

================================================================
== Vitis HLS Report for 'kernel_3mm'
================================================================
* Date:           Thu Dec 12 19:56:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_3mm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.092 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  160930037|  160930037|  0.644 sec|  0.644 sec|  160930038|  160930038|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_kernel_3mm_Pipeline_L2_fu_935                                       |kernel_3mm_Pipeline_L2                                       |    18003|    18003|  72.012 us|  72.012 us|    18003|    18003|       no|
        |grp_merlin_memcpy_0_1_fu_952                                            |merlin_memcpy_0_1                                            |    38091|    38091|   0.152 ms|   0.152 ms|    38091|    38091|       no|
        |grp_merlin_memcpy_1_1_fu_969                                            |merlin_memcpy_1_1                                            |      265|      265|   1.060 us|   1.060 us|      265|      265|       no|
        |grp_kernel_3mm_Pipeline_merlinL25_merlinL24_merlinL23_merlinL22_fu_980  |kernel_3mm_Pipeline_merlinL25_merlinL24_merlinL23_merlinL22  |  1596012|  1596012|   6.384 ms|   6.384 ms|  1596012|  1596012|       no|
        |grp_merlin_memcpy_2_1_fu_1006                                           |merlin_memcpy_2_1                                            |      262|      262|   1.048 us|   1.048 us|      262|      262|       no|
        |grp_kernel_3mm_Pipeline_L25_fu_1017                                     |kernel_3mm_Pipeline_L25                                      |    20905|    20905|  83.620 us|  83.620 us|    20905|    20905|       no|
        |grp_kernel_3mm_Pipeline_L26_fu_1034                                     |kernel_3mm_Pipeline_L26                                      |    23105|    23105|  92.420 us|  92.420 us|    23105|    23105|       no|
        |grp_kernel_3mm_Pipeline_merlinL18_L2_fu_1061                            |kernel_3mm_Pipeline_merlinL18_L2                             |      602|      602|   2.408 us|   2.408 us|      602|      602|       no|
        |grp_kernel_3mm_Pipeline_merlinL12_L3_fu_1070                            |kernel_3mm_Pipeline_merlinL12_L3                             |      599|      599|   2.396 us|   2.396 us|      599|      599|       no|
        |grp_kernel_3mm_Pipeline_merlinL14_fu_1079                               |kernel_3mm_Pipeline_merlinL14                                |     1548|     1548|   6.192 us|   6.192 us|     1548|     1548|       no|
        |grp_merlin_memcpy_3_1_fu_1118                                           |merlin_memcpy_3_1                                            |    34289|    34289|   0.137 ms|   0.137 ms|    34289|    34289|       no|
        |grp_kernel_3mm_Pipeline_L27_fu_1135                                     |kernel_3mm_Pipeline_L27                                      |    19954|    19954|  79.816 us|  79.816 us|    19954|    19954|       no|
        |grp_kernel_3mm_Pipeline_merlinL10_L2_fu_1162                            |kernel_3mm_Pipeline_merlinL10_L2                             |      634|      634|   2.536 us|   2.536 us|      634|      634|       no|
        |grp_kernel_3mm_Pipeline_merlinL6_fu_1171                                |kernel_3mm_Pipeline_merlinL6                                 |     1337|     1337|   5.348 us|   5.348 us|     1337|     1337|       no|
        |grp_kernel_3mm_Pipeline_merlinL4_L3_fu_1210                             |kernel_3mm_Pipeline_merlinL4_L3                              |      636|      636|   2.544 us|   2.544 us|      636|      636|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                  |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL27                       |  47976060|  47976060|   1599202|          -|          -|    30|        no|
        | + merlinL26                      |      1602|      1602|       267|          -|          -|     6|        no|
        | + merlinL20                      |      1584|      1584|       264|          -|          -|     6|        no|
        |- merlinL19                       |  62050390|  62050390|   1632905|          -|          -|    38|        no|
        | + merlinL17_merlinL16_merlinL15  |   1631700|   1631700|      1554|          -|          -|  1050|        no|
        |- merlinL11                       |  50807880|  50807880|   1693596|          -|          -|    30|        no|
        | + merlinL9_merlinL8_merlinL7     |   1692180|   1692180|      1343|          -|          -|  1260|        no|
        +----------------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      862|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      120|    18|    29458|    29053|    0|
|Memory               |      252|     -|        0|        0|   50|
|Multiplexer          |        -|     -|        -|     6234|    -|
|Register             |        -|     -|     1667|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      372|    20|    31125|    36149|   50|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       25|    ~0|        3|        9|   15|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        8|    ~0|        1|        3|    5|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                         |control_s_axi                                                |        0|   0|   526|   936|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U288                                     |fadd_32ns_32ns_32_7_full_dsp_1                               |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U289                                      |fmul_32ns_32ns_32_4_max_dsp_1                                |        0|   3|   143|    78|    0|
    |grp_kernel_3mm_Pipeline_L2_fu_935                                       |kernel_3mm_Pipeline_L2                                       |        0|   0|  1100|   610|    0|
    |grp_kernel_3mm_Pipeline_L25_fu_1017                                     |kernel_3mm_Pipeline_L25                                      |        0|   1|   877|   698|    0|
    |grp_kernel_3mm_Pipeline_L26_fu_1034                                     |kernel_3mm_Pipeline_L26                                      |        0|   1|   935|   907|    0|
    |grp_kernel_3mm_Pipeline_L27_fu_1135                                     |kernel_3mm_Pipeline_L27                                      |        0|   1|   660|   891|    0|
    |grp_kernel_3mm_Pipeline_merlinL10_L2_fu_1162                            |kernel_3mm_Pipeline_merlinL10_L2                             |        0|   1|   177|   526|    0|
    |grp_kernel_3mm_Pipeline_merlinL12_L3_fu_1070                            |kernel_3mm_Pipeline_merlinL12_L3                             |        0|   2|   529|  1235|    0|
    |grp_kernel_3mm_Pipeline_merlinL14_fu_1079                               |kernel_3mm_Pipeline_merlinL14                                |        0|   0|  1093|  1019|    0|
    |grp_kernel_3mm_Pipeline_merlinL18_L2_fu_1061                            |kernel_3mm_Pipeline_merlinL18_L2                             |        0|   2|   659|  1125|    0|
    |grp_kernel_3mm_Pipeline_merlinL25_merlinL24_merlinL23_merlinL22_fu_980  |kernel_3mm_Pipeline_merlinL25_merlinL24_merlinL23_merlinL22  |        0|   2|  1246|  1013|    0|
    |grp_kernel_3mm_Pipeline_merlinL4_L3_fu_1210                             |kernel_3mm_Pipeline_merlinL4_L3                              |        0|   1|   235|   686|    0|
    |grp_kernel_3mm_Pipeline_merlinL6_fu_1171                                |kernel_3mm_Pipeline_merlinL6                                 |        0|   0|  1091|  1018|    0|
    |merlin_gmem_kernel_3mm_32_0_m_axi_U                                     |merlin_gmem_kernel_3mm_32_0_m_axi                            |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_32_E_m_axi_U                                     |merlin_gmem_kernel_3mm_32_E_m_axi                            |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_0_m_axi_U                                     |merlin_gmem_kernel_3mm_64_0_m_axi                            |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_3mm_64_1_m_axi_U                                     |merlin_gmem_kernel_3mm_64_1_m_axi                            |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_2_m_axi_U                                     |merlin_gmem_kernel_3mm_64_2_m_axi                            |       16|   0|  1963|  1644|    0|
    |merlin_gmem_kernel_3mm_64_F_m_axi_U                                     |merlin_gmem_kernel_3mm_64_F_m_axi                            |        8|   0|  1181|  1117|    0|
    |merlin_gmem_kernel_3mm_64_G_m_axi_U                                     |merlin_gmem_kernel_3mm_64_G_m_axi                            |        4|   0|   878|   966|    0|
    |grp_merlin_memcpy_0_1_fu_952                                            |merlin_memcpy_0_1                                            |        0|   1|  2145|  1389|    0|
    |grp_merlin_memcpy_1_1_fu_969                                            |merlin_memcpy_1_1                                            |        0|   0|   592|  1393|    0|
    |grp_merlin_memcpy_2_1_fu_1006                                           |merlin_memcpy_2_1                                            |        0|   0|   573|  1473|    0|
    |grp_merlin_memcpy_3_1_fu_1118                                           |merlin_memcpy_3_1                                            |        0|   1|  1569|  1342|    0|
    |mul_10s_6ns_12_1_1_U285                                                 |mul_10s_6ns_12_1_1                                           |        0|   0|     0|    62|    0|
    |mul_9ns_6ns_13_1_1_U284                                                 |mul_9ns_6ns_13_1_1                                           |        0|   0|     0|    49|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                             |      120|  18| 29458| 29053|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_3ns_6ns_6ns_9_4_1_U286  |mac_muladd_3ns_6ns_6ns_9_4_1  |  i0 * i1 + i2|
    |mac_muladd_3ns_6ns_6ns_9_4_1_U287  |mac_muladd_3ns_6ns_6ns_9_4_1  |  i0 * i1 + i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_17_0_buf_U     |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_10_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_11_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_12_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_13_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_14_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_15_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_16_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_17_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |A_17_0_buf_18_U  |A_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |B_17_0_buf_U     |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |B_17_0_buf_1_U   |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |B_17_0_buf_2_U   |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |B_17_0_buf_3_U   |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |B_17_0_buf_4_U   |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |B_17_0_buf_5_U   |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |B_17_0_buf_6_U   |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |B_17_0_buf_7_U   |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |B_17_0_buf_8_U   |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |B_17_0_buf_9_U   |B_17_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3800|   32|     1|       121600|
    |C_18_0_buf_U     |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |C_18_0_buf_10_U  |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |C_18_0_buf_11_U  |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |C_18_0_buf_12_U  |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |C_18_0_buf_13_U  |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |C_18_0_buf_14_U  |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |C_18_0_buf_15_U  |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |C_18_0_buf_16_U  |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |C_18_0_buf_17_U  |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |C_18_0_buf_18_U  |C_18_0_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  4180|   32|     1|       133760|
    |D_18_0_buf_U     |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_20_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_21_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_22_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_23_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_24_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_25_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_26_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_27_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_28_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_29_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_30_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_31_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_32_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_33_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_34_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_35_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_36_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_37_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |D_18_0_buf_38_U  |D_18_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  2310|   32|     1|        73920|
    |E_19_0_buf_U     |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_1_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_2_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_3_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_4_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_5_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_6_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_7_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_8_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_19_0_buf_9_U   |E_19_0_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3420|   32|     1|       109440|
    |E_buf_U          |E_buf_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1140|   32|     1|        36480|
    |F_19_0_buf_U     |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_20_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_21_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_22_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_23_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_24_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_25_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_26_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_27_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_28_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_29_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_30_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_31_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_32_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_33_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_34_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_35_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_36_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_37_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_19_0_buf_38_U  |F_19_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1995|   32|     1|        63840|
    |F_buf_U          |F_buf_RAM_AUTO_1R1W       |        2|  0|   0|    0|   525|   32|     1|        16800|
    |F_buf_1_U        |F_buf_RAM_AUTO_1R1W       |        2|  0|   0|    0|   525|   32|     1|        16800|
    |G_buf_U          |G_buf_RAM_AUTO_1R1W       |        2|  0|   0|    0|   630|   32|     1|        20160|
    |G_buf_1_U        |G_buf_RAM_AUTO_1R1W       |        2|  0|   0|    0|   630|   32|     1|        20160|
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                          |      252|  0|   0|   50|239550| 2720|    85|      7665600|
    +-----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln207_1_fu_1255_p2             |         +|   0|  0|  23|          16|          11|
    |add_ln207_fu_1267_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln214_fu_1337_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln215_1_fu_1343_p2             |         +|   0|  0|  18|          11|           8|
    |add_ln215_fu_1353_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln264_fu_1365_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln265_1_fu_1371_p2             |         +|   0|  0|  18|          11|           8|
    |add_ln265_fu_1381_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln276_1_fu_1421_p2             |         +|   0|  0|  25|          18|          13|
    |add_ln276_fu_1433_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln280_fu_1443_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln291_1_fu_1494_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln291_fu_1500_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln297_1_fu_1662_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln297_fu_1570_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln302_fu_1657_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln307_1_fu_1640_p2             |         +|   0|  0|  18|          10|          10|
    |add_ln328_1_fu_1524_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln328_fu_1482_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln349_1_fu_1691_p2             |         +|   0|  0|  25|          18|          13|
    |add_ln349_fu_1703_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln353_fu_1713_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln364_1_fu_1776_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln364_fu_1782_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln370_1_fu_1946_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln370_fu_1856_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln375_fu_1941_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln380_1_fu_1924_p2             |         +|   0|  0|  18|          10|          10|
    |add_ln401_fu_1810_p2               |         +|   0|  0|  17|          10|          10|
    |sub_ln256_fu_1297_p2               |         -|   0|  0|  16|           9|           9|
    |sub_ln307_fu_1614_p2               |         -|   0|  0|  18|          10|          10|
    |sub_ln380_fu_1915_p2               |         -|   0|  0|  18|          10|          10|
    |sub_ln401_fu_1760_p2               |         -|   0|  0|  16|           9|           9|
    |and_ln291_fu_1564_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln364_fu_1850_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln207_fu_1261_p2              |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln214_fu_1331_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln264_fu_1359_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln276_fu_1427_p2              |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln291_fu_1488_p2              |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln297_fu_1506_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln302_fu_1558_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln349_fu_1697_p2              |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln364_fu_1770_p2              |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln370_fu_1788_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln375_fu_1844_p2              |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state153_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state235_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state81_io                |        or|   0|  0|   2|           1|           1|
    |or_ln297_fu_1588_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln370_fu_1862_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln291_1_fu_1512_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln291_fu_1537_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln297_1_fu_1576_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln297_2_fu_1668_p3          |    select|   0|  0|   9|           1|           1|
    |select_ln297_fu_1592_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln364_1_fu_1794_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln364_fu_1823_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln370_1_fu_1875_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln370_2_fu_1952_p3          |    select|   0|  0|   9|           1|           1|
    |select_ln370_fu_1867_p3            |    select|   0|  0|   3|           1|           1|
    |xor_ln291_fu_1553_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln364_fu_1839_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 862|         495|         413|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+------+-----------+-----+-----------+
    |                 Name                 |  LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+------+-----------+-----+-----------+
    |A_17_0_buf_10_address0                |    14|          3|   12|         36|
    |A_17_0_buf_10_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_10_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_11_address0                |    14|          3|   12|         36|
    |A_17_0_buf_11_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_11_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_12_address0                |    14|          3|   12|         36|
    |A_17_0_buf_12_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_12_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_13_address0                |    14|          3|   12|         36|
    |A_17_0_buf_13_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_13_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_14_address0                |    14|          3|   12|         36|
    |A_17_0_buf_14_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_14_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_15_address0                |    14|          3|   12|         36|
    |A_17_0_buf_15_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_15_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_16_address0                |    14|          3|   12|         36|
    |A_17_0_buf_16_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_16_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_17_address0                |    14|          3|   12|         36|
    |A_17_0_buf_17_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_17_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_18_address0                |    14|          3|   12|         36|
    |A_17_0_buf_18_ce0                     |    14|          3|    1|          3|
    |A_17_0_buf_18_we0                     |     9|          2|    1|          2|
    |A_17_0_buf_address0                   |    14|          3|   12|         36|
    |A_17_0_buf_ce0                        |    14|          3|    1|          3|
    |A_17_0_buf_we0                        |     9|          2|    1|          2|
    |B_17_0_buf_1_address0                 |    14|          3|   12|         36|
    |B_17_0_buf_1_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_1_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_2_address0                 |    14|          3|   12|         36|
    |B_17_0_buf_2_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_2_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_3_address0                 |    14|          3|   12|         36|
    |B_17_0_buf_3_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_3_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_4_address0                 |    14|          3|   12|         36|
    |B_17_0_buf_4_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_4_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_5_address0                 |    14|          3|   12|         36|
    |B_17_0_buf_5_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_5_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_6_address0                 |    14|          3|   12|         36|
    |B_17_0_buf_6_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_6_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_7_address0                 |    14|          3|   12|         36|
    |B_17_0_buf_7_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_7_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_8_address0                 |    14|          3|   12|         36|
    |B_17_0_buf_8_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_8_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_9_address0                 |    14|          3|   12|         36|
    |B_17_0_buf_9_ce0                      |    14|          3|    1|          3|
    |B_17_0_buf_9_we0                      |     9|          2|    1|          2|
    |B_17_0_buf_address0                   |    14|          3|   12|         36|
    |B_17_0_buf_ce0                        |    14|          3|    1|          3|
    |B_17_0_buf_we0                        |     9|          2|    1|          2|
    |C_18_0_buf_10_address0                |    14|          3|   13|         39|
    |C_18_0_buf_10_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_10_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_11_address0                |    14|          3|   13|         39|
    |C_18_0_buf_11_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_11_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_12_address0                |    14|          3|   13|         39|
    |C_18_0_buf_12_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_12_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_13_address0                |    14|          3|   13|         39|
    |C_18_0_buf_13_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_13_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_14_address0                |    14|          3|   13|         39|
    |C_18_0_buf_14_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_14_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_15_address0                |    14|          3|   13|         39|
    |C_18_0_buf_15_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_15_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_16_address0                |    14|          3|   13|         39|
    |C_18_0_buf_16_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_16_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_17_address0                |    14|          3|   13|         39|
    |C_18_0_buf_17_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_17_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_18_address0                |    14|          3|   13|         39|
    |C_18_0_buf_18_ce0                     |    14|          3|    1|          3|
    |C_18_0_buf_18_we0                     |     9|          2|    1|          2|
    |C_18_0_buf_address0                   |    14|          3|   13|         39|
    |C_18_0_buf_ce0                        |    14|          3|    1|          3|
    |C_18_0_buf_we0                        |     9|          2|    1|          2|
    |D_18_0_buf_20_address0                |    14|          3|   12|         36|
    |D_18_0_buf_20_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_20_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_21_address0                |    14|          3|   12|         36|
    |D_18_0_buf_21_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_21_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_22_address0                |    14|          3|   12|         36|
    |D_18_0_buf_22_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_22_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_23_address0                |    14|          3|   12|         36|
    |D_18_0_buf_23_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_23_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_24_address0                |    14|          3|   12|         36|
    |D_18_0_buf_24_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_24_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_25_address0                |    14|          3|   12|         36|
    |D_18_0_buf_25_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_25_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_26_address0                |    14|          3|   12|         36|
    |D_18_0_buf_26_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_26_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_27_address0                |    14|          3|   12|         36|
    |D_18_0_buf_27_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_27_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_28_address0                |    14|          3|   12|         36|
    |D_18_0_buf_28_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_28_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_29_address0                |    14|          3|   12|         36|
    |D_18_0_buf_29_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_29_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_30_address0                |    14|          3|   12|         36|
    |D_18_0_buf_30_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_30_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_31_address0                |    14|          3|   12|         36|
    |D_18_0_buf_31_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_31_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_32_address0                |    14|          3|   12|         36|
    |D_18_0_buf_32_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_32_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_33_address0                |    14|          3|   12|         36|
    |D_18_0_buf_33_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_33_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_34_address0                |    14|          3|   12|         36|
    |D_18_0_buf_34_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_34_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_35_address0                |    14|          3|   12|         36|
    |D_18_0_buf_35_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_35_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_36_address0                |    14|          3|   12|         36|
    |D_18_0_buf_36_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_36_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_37_address0                |    14|          3|   12|         36|
    |D_18_0_buf_37_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_37_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_38_address0                |    14|          3|   12|         36|
    |D_18_0_buf_38_ce0                     |    14|          3|    1|          3|
    |D_18_0_buf_38_we0                     |     9|          2|    1|          2|
    |D_18_0_buf_address0                   |    14|          3|   12|         36|
    |D_18_0_buf_ce0                        |    14|          3|    1|          3|
    |D_18_0_buf_we0                        |     9|          2|    1|          2|
    |E_19_0_buf_1_address0                 |    14|          3|   12|         36|
    |E_19_0_buf_1_ce0                      |    14|          3|    1|          3|
    |E_19_0_buf_1_we0                      |     9|          2|    1|          2|
    |E_19_0_buf_2_address0                 |    14|          3|   12|         36|
    |E_19_0_buf_2_ce0                      |    14|          3|    1|          3|
    |E_19_0_buf_2_we0                      |     9|          2|    1|          2|
    |E_19_0_buf_3_address0                 |    14|          3|   12|         36|
    |E_19_0_buf_3_ce0                      |    14|          3|    1|          3|
    |E_19_0_buf_3_we0                      |     9|          2|    1|          2|
    |E_19_0_buf_4_address0                 |    14|          3|   12|         36|
    |E_19_0_buf_4_ce0                      |    14|          3|    1|          3|
    |E_19_0_buf_4_we0                      |     9|          2|    1|          2|
    |E_19_0_buf_5_address0                 |    14|          3|   12|         36|
    |E_19_0_buf_5_ce0                      |    14|          3|    1|          3|
    |E_19_0_buf_5_we0                      |     9|          2|    1|          2|
    |E_19_0_buf_6_address0                 |    14|          3|   12|         36|
    |E_19_0_buf_6_ce0                      |    14|          3|    1|          3|
    |E_19_0_buf_6_we0                      |     9|          2|    1|          2|
    |E_19_0_buf_7_address0                 |    14|          3|   12|         36|
    |E_19_0_buf_7_ce0                      |    14|          3|    1|          3|
    |E_19_0_buf_7_we0                      |     9|          2|    1|          2|
    |E_19_0_buf_8_address0                 |    14|          3|   12|         36|
    |E_19_0_buf_8_ce0                      |    14|          3|    1|          3|
    |E_19_0_buf_8_we0                      |     9|          2|    1|          2|
    |E_19_0_buf_9_address0                 |    14|          3|   12|         36|
    |E_19_0_buf_9_ce0                      |    14|          3|    1|          3|
    |E_19_0_buf_9_we0                      |     9|          2|    1|          2|
    |E_19_0_buf_address0                   |    14|          3|   12|         36|
    |E_19_0_buf_ce0                        |    14|          3|    1|          3|
    |E_19_0_buf_we0                        |     9|          2|    1|          2|
    |E_buf_address0                        |    20|          4|   11|         44|
    |E_buf_ce0                             |    20|          4|    1|          4|
    |E_buf_d0                              |    14|          3|   32|         96|
    |E_buf_we0                             |    14|          3|    1|          3|
    |F_19_0_buf_20_address0                |    14|          3|   11|         33|
    |F_19_0_buf_20_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_20_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_21_address0                |    14|          3|   11|         33|
    |F_19_0_buf_21_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_21_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_22_address0                |    14|          3|   11|         33|
    |F_19_0_buf_22_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_22_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_23_address0                |    14|          3|   11|         33|
    |F_19_0_buf_23_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_23_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_24_address0                |    14|          3|   11|         33|
    |F_19_0_buf_24_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_24_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_25_address0                |    14|          3|   11|         33|
    |F_19_0_buf_25_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_25_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_26_address0                |    14|          3|   11|         33|
    |F_19_0_buf_26_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_26_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_27_address0                |    14|          3|   11|         33|
    |F_19_0_buf_27_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_27_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_28_address0                |    14|          3|   11|         33|
    |F_19_0_buf_28_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_28_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_29_address0                |    14|          3|   11|         33|
    |F_19_0_buf_29_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_29_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_30_address0                |    14|          3|   11|         33|
    |F_19_0_buf_30_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_30_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_31_address0                |    14|          3|   11|         33|
    |F_19_0_buf_31_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_31_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_32_address0                |    14|          3|   11|         33|
    |F_19_0_buf_32_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_32_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_33_address0                |    14|          3|   11|         33|
    |F_19_0_buf_33_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_33_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_34_address0                |    14|          3|   11|         33|
    |F_19_0_buf_34_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_34_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_35_address0                |    14|          3|   11|         33|
    |F_19_0_buf_35_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_35_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_36_address0                |    14|          3|   11|         33|
    |F_19_0_buf_36_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_36_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_37_address0                |    14|          3|   11|         33|
    |F_19_0_buf_37_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_37_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_38_address0                |    14|          3|   11|         33|
    |F_19_0_buf_38_ce0                     |    14|          3|    1|          3|
    |F_19_0_buf_38_we0                     |     9|          2|    1|          2|
    |F_19_0_buf_address0                   |    14|          3|   11|         33|
    |F_19_0_buf_ce0                        |    14|          3|    1|          3|
    |F_19_0_buf_we0                        |     9|          2|    1|          2|
    |F_buf_1_address0                      |    26|          5|   10|         50|
    |F_buf_1_ce0                           |    20|          4|    1|          4|
    |F_buf_1_d0                            |    20|          4|   32|        128|
    |F_buf_1_we0                           |    14|          3|    1|          3|
    |F_buf_address0                        |    26|          5|   10|         50|
    |F_buf_ce0                             |    20|          4|    1|          4|
    |F_buf_d0                              |    20|          4|   32|        128|
    |F_buf_we0                             |    14|          3|    1|          3|
    |G_buf_1_address0                      |    26|          5|   10|         50|
    |G_buf_1_ce0                           |    20|          4|    1|          4|
    |G_buf_1_d0                            |    20|          4|   32|        128|
    |G_buf_1_we0                           |    14|          3|    1|          3|
    |G_buf_address0                        |    26|          5|   10|         50|
    |G_buf_ce0                             |    20|          4|    1|          4|
    |G_buf_d0                              |    20|          4|   32|        128|
    |G_buf_we0                             |    14|          3|    1|          3|
    |ap_NS_fsm                             |  2043|        387|    1|        387|
    |ap_done                               |     9|          2|    1|          2|
    |grp_fu_2397_ce                        |    20|          4|    1|          4|
    |grp_fu_2397_p0                        |    20|          4|   32|        128|
    |grp_fu_2397_p1                        |    20|          4|   32|        128|
    |grp_fu_2401_ce                        |    20|          4|    1|          4|
    |grp_fu_2401_p0                        |    20|          4|   32|        128|
    |grp_fu_2401_p1                        |    20|          4|   32|        128|
    |i_12_fu_638                           |     9|          2|    5|         10|
    |i_4_fu_274                            |     9|          2|    5|         10|
    |i_8_fu_630                            |     9|          2|    6|         12|
    |i_sub_0_reg_830                       |     9|          2|    3|          6|
    |i_sub_1_1_reg_796                     |     9|          2|    3|          6|
    |i_sub_1_reg_773                       |     9|          2|    3|          6|
    |i_sub_reg_888                         |     9|          2|    3|          6|
    |indvar_flatten51_reg_841              |     9|          2|    9|         18|
    |indvar_flatten64_reg_819              |     9|          2|   11|         22|
    |indvar_flatten85_reg_899              |     9|          2|    9|         18|
    |indvar_flatten98_reg_877              |     9|          2|   11|         22|
    |j_1_reg_911                           |     9|          2|    6|         12|
    |j_reg_853                             |     9|          2|    6|         12|
    |j_sub_0_reg_865                       |     9|          2|    3|          6|
    |j_sub_reg_923                         |     9|          2|    3|          6|
    |merlin_gmem_kernel_3mm_32_0_ARVALID   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_32_E_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_32_E_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_32_E_AWVALID   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_BREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_32_E_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_32_E_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_0_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_1_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_1_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_1_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_1_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_2_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_2_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_2_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_2_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_2_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_ARADDR    |    20|          4|   64|        256|
    |merlin_gmem_kernel_3mm_64_F_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_3mm_64_F_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_3mm_64_F_AWVALID   |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_BREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_F_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_F_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_G_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_G_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_3mm_64_G_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_3mm_64_G_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_3mm_64_G_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_3mm_64_G_blk_n_B   |     9|          2|    1|          2|
    |phi_mul147_reg_808                    |     9|          2|   11|         22|
    |phi_mul149_fu_270                     |     9|          2|   16|         32|
    |phi_mul169_fu_626                     |     9|          2|   18|         36|
    |phi_mul189_fu_634                     |     9|          2|   18|         36|
    |phi_mul_reg_785                       |     9|          2|   11|         22|
    +--------------------------------------+------+-----------+-----+-----------+
    |Total                                 |  6234|       1286| 2325|       7549|
    +--------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                         Name                                        |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |B_read_reg_2014                                                                      |   64|   0|   64|          0|
    |C_read_reg_2003                                                                      |   64|   0|   64|          0|
    |D_read_reg_1998                                                                      |   64|   0|   64|          0|
    |E_read_reg_2019                                                                      |   64|   0|   64|          0|
    |F_buf_1_addr_reg_2261                                                                |   10|   0|   10|          0|
    |F_buf_addr_reg_2256                                                                  |   10|   0|   10|          0|
    |F_read_reg_2008                                                                      |   64|   0|   64|          0|
    |G_buf_1_addr_reg_2382                                                                |   10|   0|   10|          0|
    |G_buf_addr_reg_2377                                                                  |   10|   0|   10|          0|
    |G_read_reg_1993                                                                      |   64|   0|   64|          0|
    |add_ln207_1_reg_2052                                                                 |   16|   0|   16|          0|
    |add_ln207_reg_2060                                                                   |    5|   0|    5|          0|
    |add_ln214_reg_2099                                                                   |    3|   0|    3|          0|
    |add_ln215_1_reg_2104                                                                 |   11|   0|   11|          0|
    |add_ln215_reg_2109                                                                   |   16|   0|   16|          0|
    |add_ln264_reg_2117                                                                   |    3|   0|    3|          0|
    |add_ln265_1_reg_2122                                                                 |   11|   0|   11|          0|
    |add_ln265_reg_2127                                                                   |   16|   0|   16|          0|
    |add_ln276_1_reg_2145                                                                 |   18|   0|   18|          0|
    |add_ln276_reg_2153                                                                   |    6|   0|    6|          0|
    |add_ln280_reg_2158                                                                   |   64|   0|   64|          0|
    |add_ln291_1_reg_2192                                                                 |   11|   0|   11|          0|
    |add_ln328_1_reg_2215                                                                 |    9|   0|    9|          0|
    |add_ln328_reg_2184                                                                   |    9|   0|    9|          0|
    |add_ln349_1_reg_2284                                                                 |   18|   0|   18|          0|
    |add_ln349_reg_2292                                                                   |    5|   0|    5|          0|
    |add_ln364_1_reg_2317                                                                 |   11|   0|   11|          0|
    |add_ln401_reg_2340                                                                   |   10|   0|   10|          0|
    |and_ln291_reg_2225                                                                   |    1|   0|    1|          0|
    |ap_CS_fsm                                                                            |  386|   0|  386|          0|
    |ap_done_reg                                                                          |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                         |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                         |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                         |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L25_fu_1017_ap_start_reg                                     |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L26_fu_1034_ap_start_reg                                     |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L27_fu_1135_ap_start_reg                                     |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_L2_fu_935_ap_start_reg                                       |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL10_L2_fu_1162_ap_start_reg                            |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL12_L3_fu_1070_ap_start_reg                            |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL14_fu_1079_ap_start_reg                               |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL18_L2_fu_1061_ap_start_reg                            |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL25_merlinL24_merlinL23_merlinL22_fu_980_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL4_L3_fu_1210_ap_start_reg                             |    1|   0|    1|          0|
    |grp_kernel_3mm_Pipeline_merlinL6_fu_1171_ap_start_reg                                |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_952_ap_start_reg                                            |    1|   0|    1|          0|
    |grp_merlin_memcpy_1_1_fu_969_ap_start_reg                                            |    1|   0|    1|          0|
    |grp_merlin_memcpy_2_1_fu_1006_ap_start_reg                                           |    1|   0|    1|          0|
    |grp_merlin_memcpy_3_1_fu_1118_ap_start_reg                                           |    1|   0|    1|          0|
    |i_12_fu_638                                                                          |    5|   0|    5|          0|
    |i_4_fu_274                                                                           |    5|   0|    5|          0|
    |i_8_fu_630                                                                           |    6|   0|    6|          0|
    |i_sub_0_reg_830                                                                      |    3|   0|    3|          0|
    |i_sub_1_1_reg_796                                                                    |    3|   0|    3|          0|
    |i_sub_1_reg_773                                                                      |    3|   0|    3|          0|
    |i_sub_reg_888                                                                        |    3|   0|    3|          0|
    |icmp_ln297_reg_2197                                                                  |    1|   0|    1|          0|
    |icmp_ln370_reg_2322                                                                  |    1|   0|    1|          0|
    |indvar_flatten51_reg_841                                                             |    9|   0|    9|          0|
    |indvar_flatten64_reg_819                                                             |   11|   0|   11|          0|
    |indvar_flatten85_reg_899                                                             |    9|   0|    9|          0|
    |indvar_flatten98_reg_877                                                             |   11|   0|   11|          0|
    |j_1_reg_911                                                                          |    6|   0|    6|          0|
    |j_reg_853                                                                            |    6|   0|    6|          0|
    |j_sub_0_reg_865                                                                      |    3|   0|    3|          0|
    |j_sub_reg_923                                                                        |    3|   0|    3|          0|
    |lshr_ln1_reg_2371                                                                    |    2|   0|    2|          0|
    |lshr_ln_reg_2251                                                                     |    2|   0|    2|          0|
    |merlin_gmem_kernel_3mm_64_G_addr_reg_2304                                            |   64|   0|   64|          0|
    |mul_ln307_1_reg_2220                                                                 |   13|   0|   13|          0|
    |mul_ln380_1_reg_2345                                                                 |   12|   0|   12|          0|
    |phi_mul147_reg_808                                                                   |   11|   0|   11|          0|
    |phi_mul149_fu_270                                                                    |   16|   0|   16|          0|
    |phi_mul169_fu_626                                                                    |   18|   0|   18|          0|
    |phi_mul189_fu_634                                                                    |   18|   0|   18|          0|
    |phi_mul_reg_785                                                                      |   11|   0|   11|          0|
    |select_ln291_1_reg_2205                                                              |    3|   0|    3|          0|
    |select_ln297_1_reg_2230                                                              |    6|   0|    6|          0|
    |select_ln297_reg_2241                                                                |    3|   0|    3|          0|
    |select_ln364_1_reg_2330                                                              |    3|   0|    3|          0|
    |select_ln370_1_reg_2355                                                              |    6|   0|    6|          0|
    |select_ln370_reg_2350                                                                |    3|   0|    3|          0|
    |sext_ln353_reg_2309                                                                  |    9|   0|   10|          1|
    |sub_ln256_reg_2065                                                                   |    8|   0|    9|          1|
    |trunc_ln2078_1_reg_2084                                                              |   59|   0|   59|          0|
    |trunc_ln2078_2_reg_2090                                                              |   59|   0|   59|          0|
    |trunc_ln2078_3_reg_2178                                                              |   60|   0|   60|          0|
    |trunc_ln302_reg_2246                                                                 |    1|   0|    1|          0|
    |trunc_ln375_reg_2366                                                                 |    1|   0|    1|          0|
    |trunc_ln5_reg_2297                                                                   |   61|   0|   61|          0|
    |trunc_ln_reg_2038                                                                    |   58|   0|   58|          0|
    +-------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                | 1667|   0| 1669|          2|
    +-------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|    Protocol   |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+
|s_axi_control_AWVALID                       |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_AWREADY                       |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_AWADDR                        |   in|    7|          s_axi|                      control|        scalar|
|s_axi_control_WVALID                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_WREADY                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_WDATA                         |   in|   32|          s_axi|                      control|        scalar|
|s_axi_control_WSTRB                         |   in|    4|          s_axi|                      control|        scalar|
|s_axi_control_ARVALID                       |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_ARREADY                       |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_ARADDR                        |   in|    7|          s_axi|                      control|        scalar|
|s_axi_control_RVALID                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_RREADY                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_RDATA                         |  out|   32|          s_axi|                      control|        scalar|
|s_axi_control_RRESP                         |  out|    2|          s_axi|                      control|        scalar|
|s_axi_control_BVALID                        |  out|    1|          s_axi|                      control|        scalar|
|s_axi_control_BREADY                        |   in|    1|          s_axi|                      control|        scalar|
|s_axi_control_BRESP                         |  out|    2|          s_axi|                      control|        scalar|
|ap_clk                                      |   in|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|ap_rst_n                                    |   in|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|interrupt                                   |  out|    1|  ap_ctrl_chain|                   kernel_3mm|  return value|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_E_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_E|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_32_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_32_0|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WDATA     |  out|  128|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WSTRB     |  out|   16|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RDATA     |   in|  128|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_F_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_F|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_1|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_2_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_2|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WDATA     |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WSTRB     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RDATA     |   in|   64|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
|m_axi_merlin_gmem_kernel_3mm_64_G_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_3mm_64_G|       pointer|
+--------------------------------------------+-----+-----+---------------+-----------------------------+--------------+

