{"files":[{"patch":"@@ -1471,10 +1471,1 @@\n-\n-#undef INSN\n-\n-#define INSN(NAME, op, funct3, funct6)                                                             \\\n-  void NAME(VectorRegister Vd, VectorRegister Vs2, int32_t imm, VectorMask vm = unmasked) {        \\\n-    guarantee(is_imm_in_range(imm, 5, 0), \"imm is invalid\");                                       \\\n-    patch_VArith(op, Vd, funct3, (uint32_t)(imm & 0x1f), Vs2, vm, funct6);                         \\\n-  }\n-\n-  INSN(vrsub_vi, 0b1010111, 0b011, 0b000011);\n+  INSN(vrsub_vi,  0b1010111, 0b011, 0b000011);\n","filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp","additions":1,"deletions":10,"binary":false,"changes":11,"status":"modified"}]}