[Project]
Current Flow=Generic
VCS=0
version=3
Current Config=compile
[Configurations]
compile=work
[Library]
test_04_09=.\test_04_09\test_04_09.lib
[Settings]
AccessRead=1
AccessReadWrite=1
AccessACCB=1
AccessACCR=1
AccessReadWriteSLP=1
AccessReadTopLevel=0
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FAMILY=
AddGeneratedFilesToDesignBrowser=0
DesignStatusPath=$dsn\src\DESIGN_STATUS
DesignActivationScript=$dsn\design.do
NoTimingChecks=0
NoTchkMsg=0
EnableXtrace=0
SplitNetVectors=0
RetvalMemorySize=32
StackMemorySize=32
resolution=Auto
VsimAdditionalOptions=
NoWarningsSDF=0
ChangeSDFErrorToWarning=0
EnableSDFErrorLimit=0
SDFErrorLimit=0
DisableIEEEWarnings=0
DisableVitalMsg=0
VitalAccel=1
UnboundError=0
VitalGlitches=0
WireDelay=2
SimulationAccessReadPaths=
SimulationAccessReadModules=
SimulationAccessReadWritePaths=
SimulationAccessReadWriteModules=
SimulationAccessNetsPaths=
SimulationAccessNetsModules=
[LocalVerilogSets]
EnableSLP=1
EnableDebug=0
PriorityLibNames=pmi_work
LibNames=ovi_machxo3l
VerilogLanguage=8
WarningPrnLevel=1
OptimizationLevel=2
ProtectLevel=0
Strict=0
VerilogNoSpecify=0
AdditionalOptions=
ErrorOutputLimit=0
MonitoringOfEventsUDP=0
DisablePulseError=0
PulseErrorFilter=0
ErrorLimit=100
RejectionLimit=100
SetErrorLimit=0
SetRejectionLimit=0
InitialRegsValue=X
HasInitialRegsValue=0
[LocalVhdlSets]
CompileWithDebug=0
NetlistCompilation=1
EnableVHDL93Key=0
EnableVHDL2002Key=1
EnableVHDL2008Key=0
DisableVHDL87Key=0
Syntax RelaxLRM=0
MaxErrorsKey=100
OptimizationLevel=3
DisableRangeChecks=0
ProtectLevel=0
IncrementalCompilation=0
AdditionalOptions=
[$LibMap$]
test_04_09=.
work=.
[LocalVerilogDirs]
Count=0
[DefineMacro]
Global=
[Files]
/..\..\i2c_ss_blk.vhd=-1
/..\..\i2c_int_blk.vhd=-1
/..\..\i2c_arb_blk.vhd=-1
/..\..\i2c_cnt_blk.vhd=-1
/..\..\i2c_clk_blk.vhd=-1
/..\..\i2c_sync_blk.vhd=-1
/..\..\i2c_main_blk.vhd=-1
/..\..\i2c_mpu_blk.vhd=-1
/..\..\i2c_top.v=-1
/..\..\beamforming2.v=-1
/..\..\clasification.v=-1
/..\..\rising_edge_det.v=-1
/..\..\fifo_submean.v=-1
/..\..\submean2.v=-1
/..\..\squares.v=-1
/..\..\ste.v=-1
/..\..\zcr.v=-1
/..\..\fifo_left.v=-1
/..\..\fifo_right.v=-1
/..\..\fifo_horizontal.v=-1
/..\..\RD1171\source\Verilog\i2s_rx.v=-1
/..\..\RD1171\source\Verilog\I2S_Controller.v=-1
/..\..\pll2.v=-1
/..\..\clkdiv.v=-1
/..\..\pll1.v=-1
/..\..\top.v=-1
/..\..\my_tb.v=-1
/..\..\char_cntrl.v=-1
/..\..\beamforming.v=-1
[Files.Data]
.\..\i2c_ss_blk.vhd=VHDL Source Code
.\..\i2c_int_blk.vhd=VHDL Source Code
.\..\i2c_arb_blk.vhd=VHDL Source Code
.\..\i2c_cnt_blk.vhd=VHDL Source Code
.\..\i2c_clk_blk.vhd=VHDL Source Code
.\..\i2c_sync_blk.vhd=VHDL Source Code
.\..\i2c_main_blk.vhd=VHDL Source Code
.\..\i2c_mpu_blk.vhd=VHDL Source Code
.\..\i2c_top.v=Verilog Source Code
.\..\beamforming2.v=Verilog Source Code
.\..\clasification.v=Verilog Source Code
.\..\rising_edge_det.v=Verilog Source Code
.\..\fifo_submean.v=Verilog Source Code
.\..\submean2.v=Verilog Source Code
.\..\squares.v=Verilog Source Code
.\..\ste.v=Verilog Source Code
.\..\zcr.v=Verilog Source Code
.\..\fifo_left.v=Verilog Source Code
.\..\fifo_right.v=Verilog Source Code
.\..\fifo_horizontal.v=Verilog Source Code
.\..\RD1171\source\Verilog\i2s_rx.v=Verilog Source Code
.\..\RD1171\source\Verilog\I2S_Controller.v=Verilog Source Code
.\..\pll2.v=Verilog Source Code
.\..\clkdiv.v=Verilog Source Code
.\..\pll1.v=Verilog Source Code
.\..\top.v=Verilog Source Code
.\..\my_tb.v=Verilog Source Code
.\..\char_cntrl.v=Verilog Source Code
.\..\beamforming.v=Verilog Source Code
[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
[DesignStructure]
StateDiagram=.\src
VerilogSourceCode=.\src
BlockDiagram=.\src
SystemVerilogSourceCode=.\src
SDF=.\src
ListFile=.\src
Waveform=.\src
ExternalFile=.\src
SymbolSheet=.\src
ActiveCADTestVectors=.\src
Macro=.\src
WaveformASDBAWC=.\src
EDIFSchematic=.\src
WaveformASDBC=.\src
Text=.\src
Drawing=.\src
EDIFNetlist=.\src
PerlScript=.\src
WaveformASDB=.\src
HTMLDocument=.\src
TclScript=.\src
PslSourceCode=.\src
Cpp=.\src
adc=.\src
OvaSourceCode=.\src
MemFile=.\src
VHDLSourceCode=.\src
GenerateToCustomFolder=0
[AlintSettings]
MacroBehavior=Generate
EnableCustomLibraryCfg=0
CustomLibraryCfg=
StartDefaultRules=1
CustomScript=
[AcdbCoverage]
OutputFile=$dsn/coverage.acdb
[LoadVHPI]
Count=0
