/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_3z;
  wire [18:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [17:0] celloutsig_1_15z;
  wire [18:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_4z ? celloutsig_1_5z : in_data[181];
  assign celloutsig_0_17z = ~((celloutsig_0_6z | celloutsig_0_14z) & (in_data[75] | celloutsig_0_9z));
  assign celloutsig_0_12z = ~(celloutsig_0_10z ^ celloutsig_0_7z[2]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z ^ celloutsig_1_2z[10]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z[7] ^ celloutsig_1_8z);
  assign celloutsig_1_12z = ~(celloutsig_1_10z[1] ^ celloutsig_1_9z[3]);
  assign celloutsig_1_15z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_10z } + in_data[134:117];
  assign celloutsig_0_4z = { celloutsig_0_2z[13:8], celloutsig_0_1z, celloutsig_0_3z } + { celloutsig_0_1z[7:5], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[50:42] + in_data[57:49];
  assign celloutsig_0_0z = in_data[66:58] <= in_data[39:31];
  assign celloutsig_1_18z = { celloutsig_1_17z[17:3], celloutsig_1_14z } <= { celloutsig_1_15z[17:10], celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_4z = celloutsig_1_1z <= { in_data[150:148], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_1z[2:0] <= { in_data[174], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_19z = ! { celloutsig_1_15z[15:14], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_6z = ! { celloutsig_0_2z[9:8], celloutsig_0_5z };
  assign celloutsig_0_14z = ! { celloutsig_0_5z[7:4], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_5z = celloutsig_1_4z & ~(in_data[98]);
  assign celloutsig_1_17z = { in_data[141:126], celloutsig_1_10z } % { 1'h1, celloutsig_1_2z[3:2], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_3z = celloutsig_1_1z[2] ? { in_data[132:128], celloutsig_1_1z[3], 1'h1, celloutsig_1_1z[1:0] } : in_data[150:142];
  assign celloutsig_0_9z = | celloutsig_0_2z[14:3];
  assign celloutsig_0_10z = | celloutsig_0_2z[10:6];
  assign celloutsig_0_5z = in_data[49:41] >> { celloutsig_0_2z[7:0], celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[82:79] >> { celloutsig_0_3z[2:0], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[123:120] >> in_data[105:102];
  assign celloutsig_1_2z = in_data[191:174] >> { celloutsig_1_1z[1:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[77:63] >> { celloutsig_0_1z[8:3], celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_5z } >> { celloutsig_1_3z[3:1], celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_1_14z = { in_data[101:100], celloutsig_1_12z } >> celloutsig_1_9z[8:6];
  assign celloutsig_1_10z = { celloutsig_1_9z[8], celloutsig_1_7z, celloutsig_1_5z } >>> { celloutsig_1_9z[2:1], celloutsig_1_5z };
  assign celloutsig_1_9z = { celloutsig_1_2z[14:11], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z } ^ { celloutsig_1_3z[4:0], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_0z = ~((in_data[146] & in_data[190]) | in_data[111]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_3z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_3z = celloutsig_0_1z[8:5];
  assign celloutsig_0_16z = ~((celloutsig_0_4z[14] & celloutsig_0_4z[13]) | (in_data[82] & celloutsig_0_2z[11]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
