$date
	Mon May 18 23:21:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkff_tb $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 1 % j $end
$var reg 1 & k $end
$var reg 1 ' prn $end
$scope module jkff_1 $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 " nq $end
$var wire 1 ' prn $end
$var wire 1 ! q $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$var wire 1 + w4 $end
$var wire 1 , w5 $end
$var wire 1 - w6 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
0,
0+
1*
1)
1(
0'
0&
0%
1$
1#
0"
1!
$end
#1
1,
0#
1&
#2
0,
1#
#3
0*
1+
0)
1,
0#
1'
1%
#4
0!
1"
1)
0-
1#
0&
#5
0+
1*
0(
1-
0#
#6
0"
1(
1!
0,
1#
0'
#7
1,
0#
#8
0,
1#
0%
#9
1,
0#
1'
#10
0,
1#
#11
0*
1+
0)
1,
0#
1&
#12
0,
0+
1*
1)
1#
0'
#13
1,
0#
#14
0,
1#
#15
0*
1+
0)
1,
0#
1'
1%
#16
0!
1"
1)
0-
1#
#17
0+
1*
0(
1-
0#
#18
0"
1(
1!
0,
1#
0'
#19
1,
0#
#20
0,
1#
#21
0*
1+
0)
1,
0#
1'
#22
0!
1"
1)
0-
1#
#23
0+
1*
0(
1-
0#
