$date
	Tue Jan 16 15:58:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FSM_TestBench $end
$var wire 1 ! gen_3 $end
$var wire 1 " gen_2 $end
$var wire 1 # gen_1 $end
$var wire 1 $ gen_0 $end
$var reg 1 % clk $end
$var reg 1 & req_0 $end
$var reg 1 ' req_1 $end
$var reg 1 ( req_2 $end
$var reg 1 ) req_3 $end
$var reg 1 * reset $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & req_0 $end
$var wire 1 ' req_1 $end
$var wire 1 ( req_2 $end
$var wire 1 ) req_3 $end
$var wire 1 * reset $end
$var parameter 3 + GEN0 $end
$var parameter 3 , GEN1 $end
$var parameter 3 - GEN2 $end
$var parameter 32 . GEN3 $end
$var parameter 3 / IDLE $end
$var reg 1 $ gen_0 $end
$var reg 1 # gen_1 $end
$var reg 1 " gen_2 $end
$var reg 1 ! gen_3 $end
$var reg 3 0 next_state [2:0] $end
$var reg 3 1 state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 /
b1101111 .
b11 -
b10 ,
b1 +
$end
#0
$dumpvars
b0 1
b0 0
1*
x)
x(
x'
x&
1%
0$
0#
0"
0!
$end
#50
0%
#100
1%
0*
#150
0%
#200
b1 1
b1 0
1$
1%
1&
#250
0%
#300
0$
b0 1
b0 0
1%
0&
#350
0%
#400
b10 1
b10 0
1#
1%
1'
#450
0%
#500
0#
b0 1
b0 0
1%
0'
#550
0%
#600
b11 1
b11 0
1"
1%
1(
#650
0%
#700
0"
b0 1
b0 0
1%
0(
#750
0%
#800
b111 1
b111 0
1!
1%
1)
#850
0%
#900
1%
0)
#950
0%
#1000
1%
#1050
0%
#1100
1%
#1150
0%
#1200
1%
