#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun May 07 22:31:26 2017
# Process ID: 1900
# Current directory: C:/Users/paulm/Desktop/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14824 C:\Users\paulm\Desktop\FinalProject\FinalProject.xpr
# Log file: C:/Users/paulm/Desktop/FinalProject/vivado.log
# Journal file: C:/Users/paulm/Desktop/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/paulm/Desktop/FinalProject/FinalProject.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kbm5393/Desktop/FinalProject' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/paulm/Downloads/VivadoDemo/VivadoDemo/ZYBO_MASTER.xdc', nor could it be found using path 'C:/Users/kbm5393/Downloads/VivadoDemo/VivadoDemo/ZYBO_MASTER.xdc'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/paulm/Downloads/project_1-1/testBench_behav.wcfg', nor could it be found using path 'C:/Users/kbm5393/Downloads/project_1-1/testBench_behav.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav.wcfg', nor could it be found using path 'C:/Users/kbm5393/Downloads/project_1-1/project_1/testBench_behav.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav1.wcfg', nor could it be found using path 'C:/Users/kbm5393/Downloads/project_1-1/project_1/testBench_behav1.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav2.wcfg', nor could it be found using path 'C:/Users/kbm5393/Downloads/project_1-1/project_1/testBench_behav2.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'FinalProject.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0

open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 757.926 ; gain = 123.266
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4317] There are no IP instances in the project, so no report is generated.
update_files -from_files C:/Users/paulm/Desktop/VivadoDemo/ZYBO_MASTER.xdc -to_files C:/Users/paulm/Downloads/VivadoDemo/VivadoDemo/ZYBO_MASTER.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/paulm/Downloads/VivadoDemo/VivadoDemo/ZYBO_MASTER.xdc' with file 'C:/Users/paulm/Desktop/VivadoDemo/ZYBO_MASTER.xdc'.
update_files -from_files C:/Users/paulm/Desktop/FinalProject/ZYBO_MASTER.xdc -to_files C:/Users/paulm/Desktop/VivadoDemo/ZYBO_MASTER.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/paulm/Desktop/VivadoDemo/ZYBO_MASTER.xdc' with file 'C:/Users/paulm/Desktop/FinalProject/ZYBO_MASTER.xdc'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MUX_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v:47]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3de734f5f9e64bef8b883fbfb390af39 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.MUX_32bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim.dir/testBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim.dir/testBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 07 22:45:39 2017. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2016.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 49.816 ; gain = 0.055
INFO: [Common 17-206] Exiting Webtalk at Sun May 07 22:45:39 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 833.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav2.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav2.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 833.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 833.758 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MUX_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v:47]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3de734f5f9e64bef8b883fbfb390af39 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.MUX_32bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim.dir/testBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim.dir/testBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 07 22:48:19 2017. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 07 22:48:19 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 833.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav2.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav2.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 833.758 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 150 ns : File "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" Line 39
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 150 ns : File "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" Line 39
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 150 ns : File "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" Line 39
run 83 ns
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 83 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 851.070 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
"xvlog -m64 --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MUX_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v:47]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Control_Unit.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3de734f5f9e64bef8b883fbfb390af39 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.MUX_32bit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim.dir/testBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav/xsim.dir/testBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 07 22:53:53 2017. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 07 22:53:53 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 851.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav2.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav2.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/paulm/Desktop/FinalProject/FinalProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 150 ns : File "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 851.070 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 150 ns : File "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" Line 39
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 150 ns : File "C:/Users/paulm/Desktop/FinalProject/FinalProject.srcs/sim_1/new/testBench.v" Line 39
save_wave_config {C:/Users/paulm/Desktop/FinalProject/testBench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/paulm/Desktop/FinalProject/testBench_behav.wcfg
set_property xsim.view {C:/Users/paulm/Downloads/project_1-1/testBench_behav.wcfg C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav.wcfg C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav1.wcfg C:/Users/paulm/Downloads/project_1-1/project_1/testBench_behav2.wcfg C:/Users/paulm/Desktop/FinalProject/testBench_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 855.398 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 07 23:24:02 2017...
