Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Thu Sep 21 16:31:00 2023
| Host         : DESKTOP-OEGNRTC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              33 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |              33 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | TX/sdata_i_1_n_0     |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | TX/CS[1]             | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | RX/cntr/cnt0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                      | rst_IBUF         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | TX/f_data[8]_i_1_n_0 |                  |                2 |              8 |         4.00 |
| ~clk_IBUF_BUFG |                      | RX/cntr/AR[0]    |                4 |             13 |         3.25 |
| ~clk_IBUF_BUFG |                      | TX/en_s          |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | RX/clk_d/clk_div     |                  |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG | TX/Clk2/E[0]         | rst_IBUF         |                6 |             32 |         5.33 |
+----------------+----------------------+------------------+------------------+----------------+--------------+


