{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729645333901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729645333901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 19:02:13 2024 " "Processing started: Tue Oct 22 19:02:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729645333901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729645333901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu_p2 -c pipelined_cpu_p2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu_p2 -c pipelined_cpu_p2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729645333901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729645334298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729645334298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipfloprc.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipfloprc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipfloprc " "Found entity 1: flipfloprc" {  } { { "flipfloprc.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/flipfloprc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopr " "Found entity 1: flipflopr" {  } { { "flipflopr.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopenrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflopenrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopenrc " "Found entity 1: flipflopenrc" {  } { { "flipflopenrc.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopenrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopenr " "Found entity 1: flipflopenr" {  } { { "flipflopenr.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eqcmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file eqcmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eqcmp " "Found entity 1: eqcmp" {  } { { "eqcmp.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/eqcmp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divid.sv 1 1 " "Found 1 design units, including 1 entities, in source file divid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divid " "Found entity 1: divid" {  } { { "divid.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/divid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339753 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(10) " "Verilog HDL warning at extend.sv(10): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/extend.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1729645339754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/hazard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditional.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditional.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditional " "Found entity 1: conditional" {  } { { "conditional.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/conditional.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339760 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(40) " "Verilog HDL warning at controller.sv(40): extended using \"x\" or \"z\"" {  } { { "controller.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1729645339761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(52) " "Verilog HDL warning at controller.sv(52): extended using \"x\" or \"z\"" {  } { { "controller.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1729645339761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file rammemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAMMemory " "Found entity 1: RAMMemory" {  } { { "RAMMemory.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/ram_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_tb " "Found entity 1: pipeline_tb" {  } { { "pipeline_tb.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/pipeline_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645339771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645339771 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcGatedE controller.sv(88) " "Verilog HDL Implicit Net warning at controller.sv(88): created implicit net for \"PCSrcGatedE\"" {  } { { "controller.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1729645339771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline_tb " "Elaborating entity \"pipeline_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729645339811 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "pipeline_tb.sv(36) " "Verilog HDL warning at pipeline_tb.sv(36): ignoring unsupported system task" {  } { { "pipeline_tb.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/pipeline_tb.sv" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1729645339812 "|pipeline_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "pipeline_tb.sv(49) " "Verilog HDL warning at pipeline_tb.sv(49): ignoring unsupported system task" {  } { { "pipeline_tb.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/pipeline_tb.sv" 49 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1729645339812 "|pipeline_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:dut " "Elaborating entity \"top\" for hierarchy \"top:dut\"" {  } { { "pipeline_tb.sv" "dut" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/pipeline_tb.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu top:dut\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"top:dut\|cpu:cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:dut\|cpu:cpu\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:dut\|cpu:cpu\|controller:c\"" {  } { { "cpu.sv" "c" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipfloprc top:dut\|cpu:cpu\|controller:c\|flipfloprc:flushedregsE " "Elaborating entity \"flipfloprc\" for hierarchy \"top:dut\|cpu:cpu\|controller:c\|flipfloprc:flushedregsE\"" {  } { { "controller.sv" "flushedregsE" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopr top:dut\|cpu:cpu\|controller:c\|flipflopr:regsE " "Elaborating entity \"flipflopr\" for hierarchy \"top:dut\|cpu:cpu\|controller:c\|flipflopr:regsE\"" {  } { { "controller.sv" "regsE" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopr top:dut\|cpu:cpu\|controller:c\|flipflopr:condregE " "Elaborating entity \"flipflopr\" for hierarchy \"top:dut\|cpu:cpu\|controller:c\|flipflopr:condregE\"" {  } { { "controller.sv" "condregE" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditional top:dut\|cpu:cpu\|controller:c\|conditional:Cond " "Elaborating entity \"conditional\" for hierarchy \"top:dut\|cpu:cpu\|controller:c\|conditional:Cond\"" {  } { { "controller.sv" "Cond" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:dut\|cpu:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\"" {  } { { "cpu.sv" "dp" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|cpu:cpu\|datapath:dp\|mux2:pcnextmux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|mux2:pcnextmux\"" {  } { { "datapath.sv" "pcnextmux" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopenr top:dut\|cpu:cpu\|datapath:dp\|flipflopenr:pcreg " "Elaborating entity \"flipflopenr\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|flipflopenr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:dut\|cpu:cpu\|datapath:dp\|adder:pcadd " "Elaborating entity \"adder\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|adder:pcadd\"" {  } { { "datapath.sv" "pcadd" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopenrc top:dut\|cpu:cpu\|datapath:dp\|flipflopenrc:instrreg " "Elaborating entity \"flipflopenrc\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|flipflopenrc:instrreg\"" {  } { { "datapath.sv" "instrreg" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|cpu:cpu\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:dut\|cpu:cpu\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:dut\|cpu:cpu\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopr top:dut\|cpu:cpu\|datapath:dp\|flipflopr:rd1reg " "Elaborating entity \"flipflopr\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|flipflopr:rd1reg\"" {  } { { "datapath.sv" "rd1reg" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 top:dut\|cpu:cpu\|datapath:dp\|mux3:byp1mux " "Elaborating entity \"mux3\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|mux3:byp1mux\"" {  } { { "datapath.sv" "byp1mux" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:dut\|cpu:cpu\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 alu.sv(15) " "Verilog HDL assignment warning at alu.sv(15): truncated value with size 33 to match size of target (32)" {  } { { "alu.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/alu.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1729645339952 "|pipeline_tb|top:dut|cpu:cpu|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eqcmp top:dut\|cpu:cpu\|datapath:dp\|eqcmp:m0 " "Elaborating entity \"eqcmp\" for hierarchy \"top:dut\|cpu:cpu\|datapath:dp\|eqcmp:m0\"" {  } { { "datapath.sv" "m0" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard top:dut\|cpu:cpu\|hazard:h " "Elaborating entity \"hazard\" for hierarchy \"top:dut\|cpu:cpu\|hazard:h\"" {  } { { "cpu.sv" "h" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:dut\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:dut\|imem:imem\"" {  } { { "top.sv" "imem" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339972 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 63 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (9) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1729645339973 "|pipeline_tb|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1729645339974 "|pipeline_tb|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1729645339974 "|pipeline_tb|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1729645339974 "|pipeline_tb|top:dut|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMemory top:dut\|RAMMemory:ram1 " "Elaborating entity \"RAMMemory\" for hierarchy \"top:dut\|RAMMemory:ram1\"" {  } { { "top.sv" "ram1" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645339979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAMMemory.sv" "altsyncram_component" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAMMemory.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340036 ""}  } { { "RAMMemory.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729645340036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_naq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_naq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_naq1 " "Found entity 1: altsyncram_naq1" {  } { { "db/altsyncram_naq1.tdf" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645340078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645340078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_naq1 top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated " "Elaborating entity \"altsyncram_naq1\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dmg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dmg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dmg2 " "Found entity 1: altsyncram_dmg2" {  } { { "db/altsyncram_dmg2.tdf" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dmg2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645340190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645340190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dmg2 top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|altsyncram_dmg2:altsyncram1 " "Elaborating entity \"altsyncram_dmg2\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|altsyncram_dmg2:altsyncram1\"" {  } { { "db/altsyncram_naq1.tdf" "altsyncram1" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340190 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAM.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAM.mif -- setting all initial values to 0" {  } { { "RAMMemory.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Design Software" 0 -1 1729645340210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645340673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645340673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|altsyncram_dmg2:altsyncram1\|decode_dla:decode4 " "Elaborating entity \"decode_dla\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|altsyncram_dmg2:altsyncram1\|decode_dla:decode4\"" {  } { { "db/altsyncram_dmg2.tdf" "decode4" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dmg2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645340719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645340719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|altsyncram_dmg2:altsyncram1\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|altsyncram_dmg2:altsyncram1\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_dmg2.tdf" "rden_decode_a" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dmg2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645340768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645340768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|altsyncram_dmg2:altsyncram1\|mux_ahb:mux6 " "Elaborating entity \"mux_ahb\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|altsyncram_dmg2:altsyncram1\|mux_ahb:mux6\"" {  } { { "db/altsyncram_dmg2.tdf" "mux6" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dmg2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645340768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_naq1.tdf" "mgl_prim2" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_naq1.tdf" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729645341280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341280 ""}  } { { "db/altsyncram_naq1.tdf" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729645341280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"top:dut\|RAMMemory:ram1\|altsyncram:altsyncram_component\|altsyncram_naq1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729645341675 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1729645341980 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.22.19:02:24 Progress: Loading sld8273e28b/alt_sld_fab_wrapper_hw.tcl " "2024.10.22.19:02:24 Progress: Loading sld8273e28b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1729645344147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1729645345355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1729645345435 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1729645346391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1729645346477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1729645346565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1729645346671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1729645346675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1729645346675 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1729645347365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8273e28b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8273e28b/alt_sld_fab.v" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645347545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645347545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645347610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645347610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645347612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645347612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645347661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645347661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645347729 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645347729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645347729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729645347781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729645347781 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1729645348368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/output_files/pipelined_cpu_p2.map.smsg " "Generated suppressed messages file C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/output_files/pipelined_cpu_p2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1729645348580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729645348593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 19:02:28 2024 " "Processing ended: Tue Oct 22 19:02:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729645348593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729645348593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729645348593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729645348593 ""}
