library IEEE;
use IEEE.STD_LOGIC.1164;

entity ShiftRegisterSIPO is
   Port(
         reset    : in std_logic;
         clk      : in std_logic;
         data_in  : in std_logic;
         data_out : in std_logic_vector(3 DOWNTO 0)
        );
end ShiftRegisterSIPO;

architecture Behavioral of ShiftRegisterSIPO is

signal n1 : std_logic;
signal n2 : std_logic_vector(3 DOWNTO 0);

begin


process (clk, reset)
begin

n1 <= data_in

for I in range 0 to data_out'RANGE-1 loop

                if reset = '1' then
                        Q <= '0';
                elsif rising_edge (clk) then   
                        Q<=D;
                end if;
        end process;









end Behavioral;