
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000578                       # Number of seconds simulated
sim_ticks                                   577806285                       # Number of ticks simulated
final_tick                                  577806285                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116963                       # Simulator instruction rate (inst/s)
host_op_rate                                   136142                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              959640290                       # Simulator tick rate (ticks/s)
host_mem_usage                                1195400                       # Number of bytes of host memory used
host_seconds                                     0.60                       # Real time elapsed on the host
sim_insts                                       70422                       # Number of instructions simulated
sim_ops                                         81971                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          323328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          129792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        45888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             499008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       323328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        323328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           700                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                700                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          559578545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          224628917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      79417620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             863625082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     559578545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        559578545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        77534636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77534636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        77534636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         559578545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         224628917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     79417620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            941159718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        700                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 473280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   26784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  499008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                44800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    804                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   540                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               145                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     577675504                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 15594                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.476744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.637337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.127993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            13      0.47%      0.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1295     47.06%     47.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          478     17.37%     64.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          223      8.10%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          148      5.38%     78.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           90      3.27%     81.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           68      2.47%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           77      2.80%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          360     13.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     294.120000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    177.330514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    231.123753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              9     18.00%     18.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             2      4.00%     22.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      4.00%     26.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5     10.00%     36.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      4.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      4.00%     44.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      6.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      4.00%     54.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      4.00%     58.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      4.00%     62.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      6.00%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            7     14.00%     82.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      2.00%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      2.00%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      6.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      2.00%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            2      4.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.740000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.682707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.495708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               37     74.00%     74.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     14.00%     88.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5     10.00%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      2.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    469423219                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               765223219                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   73950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31739.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51739.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       819.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    863.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     753                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      67985.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4923030                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             2589081.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17393040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 783432                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3578640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         12461026.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         220932.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    4541783.100000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy            5283                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           46496248.200000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             80.470305                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            290362470                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       731662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      19240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1468770                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     267421534                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    288944319                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   16374                       # Number of BP lookups
system.cpu.branchPred.condPredicted              8543                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1932                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 7126                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    4968                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.716531                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2965                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                785                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                444                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              251                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       577806285                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           693646                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             178536                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          86080                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       16374                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               8377                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        114569                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  245                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           476                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         2028                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     87950                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1072                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             297856                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.336488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.530035                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   206220     69.23%     69.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83047     27.88%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8589      2.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               297856                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.023606                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.124098                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   134427                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 90684                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     64770                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  6449                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1526                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 5193                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   483                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  88905                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2794                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1526                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   143035                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   35349                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          24233                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     61875                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 31838                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  86694                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   970                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  3211                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    579                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17546                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   9923                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               85028                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                396413                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            97710                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 79379                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     5647                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                320                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            320                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     12839                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                19733                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               14165                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               872                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               93                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      85398                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 632                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     84829                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                82                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            4057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        297856                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.284799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.559420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              229299     76.98%     76.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               52285     17.55%     94.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               16272      5.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          297856                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1749     43.21%     43.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2296     56.72%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                39      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 51414     60.61%     60.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    7      0.01%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19310     22.76%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14043     16.55%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  84829                       # Type of FU issued
system.cpu.iq.rate                           0.122294                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        4048                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.047720                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             471608                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             90093                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        83678                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  35                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  88819                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      19                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1712                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1280                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          326                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1526                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1516                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 24589                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               86030                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 19733                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                14165                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                321                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 24390                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            804                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          702                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1506                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 83907                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 18771                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               921                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        32746                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    13207                       # Number of branches executed
system.cpu.iew.exec_stores                      13975                       # Number of stores executed
system.cpu.iew.exec_rate                     0.120965                       # Inst execution rate
system.cpu.iew.wb_sent                          83800                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         83694                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     33153                       # num instructions producing a value
system.cpu.iew.wb_consumers                     43288                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.120658                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.765870                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            3389                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1492                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       295424                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.277469                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.600424                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       237091     80.25%     80.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        34695     11.74%     92.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        23638      8.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       295424                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                70422                       # Number of instructions committed
system.cpu.commit.committedOps                  81971                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          32292                       # Number of memory references committed
system.cpu.commit.loads                         18453                       # Number of loads committed
system.cpu.commit.membars                         311                       # Number of memory barriers committed
system.cpu.commit.branches                      12836                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     74181                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            49675     60.60%     60.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           18453     22.51%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13823     16.86%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             81971                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 23638                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       357003                       # The number of ROB reads
system.cpu.rob.rob_writes                      173155                       # The number of ROB writes
system.cpu.timesIdled                            5528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          395790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       70422                       # Number of Instructions Simulated
system.cpu.committedOps                         81971                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               9.849848                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.849848                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.101524                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.101524                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    89168                       # number of integer regfile reads
system.cpu.int_regfile_writes                   54129                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    307781                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    24462                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   36253                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1229                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2831                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.978237                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               26289                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.286118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            199920                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.978237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998640                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998640                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            125607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           125607                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        13924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13924                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        12766                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12766                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         26690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            26690                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        26690                       # number of overall hits
system.cpu.dcache.overall_hits::total           26690                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2678                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2678                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          708                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3386                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3386                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3386                       # number of overall misses
system.cpu.dcache.overall_misses::total          3386                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    204569806                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    204569806                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     58519083                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58519083                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       254065                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       254065                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    263088889                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    263088889                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    263088889                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    263088889                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        16602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        13474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        30076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        30076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        30076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        30076                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.161306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.161306                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.052546                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052546                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009772                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009772                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.112581                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.112581                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.112581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.112581                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76389.023898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76389.023898                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82654.072034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82654.072034                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 84688.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 84688.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77699.022150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77699.022150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77699.022150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77699.022150                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2831                       # number of writebacks
system.cpu.dcache.writebacks::total              2831                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          282                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          257                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          257                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          539                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          539                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2396                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2396                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          451                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2847                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    179838036                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    179838036                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     41223504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     41223504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    221061540                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    221061540                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    221061540                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    221061540                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.144320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.144320                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.094660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.094660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094660                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75057.611018                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75057.611018                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91404.665188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91404.665188                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77647.186512                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77647.186512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77647.186512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77647.186512                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6902                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.977375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               80702                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6902                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.692553                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.977375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            182816                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           182816                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        80885                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           80885                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         80885                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            80885                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        80885                       # number of overall hits
system.cpu.icache.overall_hits::total           80885                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7064                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7064                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7064                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7064                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7064                       # number of overall misses
system.cpu.icache.overall_misses::total          7064                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    551284338                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    551284338                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    551284338                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    551284338                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    551284338                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    551284338                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        87949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        87949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        87949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        87949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        87949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        87949                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.080319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080319                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.080319                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080319                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.080319                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080319                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78041.384202                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78041.384202                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78041.384202                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78041.384202                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78041.384202                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78041.384202                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        66109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1004                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.845618                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         6902                       # number of writebacks
system.cpu.icache.writebacks::total              6902                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6918                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6918                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6918                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6918                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6918                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    536087923                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    536087923                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    536087923                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    536087923                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    536087923                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    536087923                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.078659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.078659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.078659                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.078659                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.078659                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.078659                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77491.749494                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77491.749494                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77491.749494                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77491.749494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77491.749494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77491.749494                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              844                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 844                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   132                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      7537                       # number of replacements
system.l2.tags.tagsinuse                    15.867349                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7537                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1069572                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       14.725716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     1.141632                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.920357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.071352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991709                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    318593                       # Number of tag accesses
system.l2.tags.data_accesses                   318593                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         1003                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1003                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         8505                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8505                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    71                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1861                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1861                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               740                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1861                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   811                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2672                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1861                       # number of overall hits
system.l2.overall_hits::cpu.data                  811                       # number of overall hits
system.l2.overall_hits::total                    2672                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 380                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5057                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1656                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5057                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2036                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7093                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5057                       # number of overall misses
system.l2.overall_misses::cpu.data               2036                       # number of overall misses
system.l2.overall_misses::total                  7093                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     39280948                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39280948                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    503670951                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    503670951                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    165750340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    165750340                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     503670951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     205031288                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        708702239                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    503670951                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    205031288                       # number of overall miss cycles
system.l2.overall_miss_latency::total       708702239                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1003                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1003                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         8505                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8505                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         6918                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6918                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6918                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2847                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9765                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6918                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2847                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9765                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.842572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.842572                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.730992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.730992                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.691152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.691152                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.730992                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.715139                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.726370                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.730992                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.715139                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.726370                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 103370.915789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103370.915789                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 99598.764287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99598.764287                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 100090.785024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100090.785024                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 99598.764287                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100702.990177                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99915.725222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 99598.764287                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100702.990177                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99915.725222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       696                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  700                       # number of writebacks
system.l2.writebacks::total                       700                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          719                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            719                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            380                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5052                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1648                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7080                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7799                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     82657812                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     82657812                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     35319947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35319947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    450831319                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    450831319                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    147744292                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    147744292                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    450831319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    183064239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    633895558                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    450831319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    183064239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     82657812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    716553370                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.842572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.730269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.730269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.687813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.687813                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.730269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.712329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.725038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.730269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.712329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.798669                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 114962.186370                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 114962.186370                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 92947.228947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92947.228947                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 89238.186659                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89238.186659                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89650.662621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89650.662621                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 89238.186659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 90268.362426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89533.270904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 89238.186659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 90268.362426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 114962.186370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91877.595846                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         15333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          700                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6836                       # Transaction distribution
system.membus.trans_dist::ReadExReq               380                       # Transaction distribution
system.membus.trans_dist::ReadExResp              380                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7417                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       543808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  543808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7797                       # Request fanout histogram
system.membus.reqLayer0.occupancy            24907082                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42403807                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        19498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         9733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          225                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    577806285                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8730                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6837                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             451                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6918                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2396                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 29263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       884480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       363392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1247872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8939                       # Total snoops (count)
system.tol2bus.snoopTraffic                     44800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            18704                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012136                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109498                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  18477     98.79%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    227      1.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              18704                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           32457012                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17293074                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7122141                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000199                       # Number of seconds simulated
sim_ticks                                   198542218                       # Number of ticks simulated
final_tick                                  776360165                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 323421                       # Simulator instruction rate (inst/s)
host_op_rate                                   361306                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              448005686                       # Simulator tick rate (ticks/s)
host_mem_usage                                1196424                       # Number of bytes of host memory used
host_seconds                                     0.44                       # Real time elapsed on the host
sim_insts                                      143323                       # Number of instructions simulated
sim_ops                                        160116                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           19136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           62400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       201856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             283392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        19136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         7040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         3154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           110                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                110                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           96382524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          314290838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher    1016690566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1427363927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      96382524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96382524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        35458453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35458453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        35458453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          96382524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         314290838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher   1016690566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1462822381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        4428                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        110                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      220                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 241696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  283392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    36                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     198554713                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  8856                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  220                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    393.748006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   323.929296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.521045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            13      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           64     10.21%     12.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           28      4.47%     16.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           54      8.61%     25.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           30      4.78%     30.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           10      1.59%     31.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           15      2.39%     34.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           11      1.75%     35.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          402     64.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          627                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    457.380199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    442.592363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     10.00%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     10.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1     10.00%     30.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3     30.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1     10.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1     10.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            10                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.600000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.559110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.264911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     30.00%     30.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     60.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1     10.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    284914433                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               435974433                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37765000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     37722.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57722.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1217.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1427.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       6.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43753.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1120980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             589881.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8882328                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 164736                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              1233180                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         4346926.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         98776.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1508982.450000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     5836.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           17951627.850000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             90.417182                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             97595224                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       277500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       6630000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1618710                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      94001370                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     96026300                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   11637                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4242                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               290                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 6535                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    6421                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.255547                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2685                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              38                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               24                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       198553880                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           238346                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              11497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          79888                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       11637                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               9120                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        201900                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     604                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     80184                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    79                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             213742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.400516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.540230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   133665     62.54%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74547     34.88%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5530      2.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               213742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048824                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.335177                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    14768                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                154622                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     32671                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 11422                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    259                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 6052                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    44                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  80165                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   359                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    259                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    23562                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   80412                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            645                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     34116                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 74748                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  79738                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   158                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 46048                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                  66217                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    217                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               75245                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                356773                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            85482                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                 73722                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     1524                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  6                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     24066                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                23863                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8041                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2244                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      79500                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   9                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     79229                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                44                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            1373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         2765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        213742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.370676                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.637526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              153019     71.59%     71.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               42217     19.75%     91.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18506      8.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          213742                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1749     83.25%     83.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   352     16.75%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 47437     59.87%     59.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23778     30.01%     89.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8010     10.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  79229                       # Type of FU issued
system.cpu.iq.rate                           0.332412                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2101                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026518                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             374345                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             80894                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        78886                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  81330                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             5941                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          584                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          164                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    259                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     385                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 73519                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               79509                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 23863                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 8041                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 72700                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             96                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          151                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  247                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 78979                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 23599                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               250                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        31593                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    10713                       # Number of branches executed
system.cpu.iew.exec_stores                       7994                       # Number of stores executed
system.cpu.iew.exec_rate                     0.331363                       # Inst execution rate
system.cpu.iew.wb_sent                          78931                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         78886                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     50870                       # num instructions producing a value
system.cpu.iew.wb_consumers                     67267                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.330973                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.756240                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            1108                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               7                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               247                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       213125                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.366630                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.690136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       160996     75.54%     75.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        26120     12.26%     87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        26009     12.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       213125                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                72894                       # Number of instructions committed
system.cpu.commit.committedOps                  78138                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          31156                       # Number of memory references committed
system.cpu.commit.loads                         23279                       # Number of loads committed
system.cpu.commit.membars                           2                       # Number of memory barriers committed
system.cpu.commit.branches                      10583                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     72561                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2499                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            46978     60.12%     60.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           23279     29.79%     89.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7877     10.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             78138                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 26009                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       266336                       # The number of ROB reads
system.cpu.rob.rob_writes                      159107                       # The number of ROB writes
system.cpu.timesIdled                             350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           24604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       72894                       # Number of Instructions Simulated
system.cpu.committedOps                         78138                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.269762                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.269762                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.305833                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.305833                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    80945                       # number of integer regfile reads
system.cpu.int_regfile_writes                   57138                       # number of integer regfile writes
system.cpu.cc_regfile_reads                    307572                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17182                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   31571                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      8                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1912                       # number of replacements
system.cpu.dcache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               24370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1912                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.745816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data           16                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            103996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           103996                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        15740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15740                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         7843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7843                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         23583                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            23583                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        23583                       # number of overall hits
system.cpu.dcache.overall_hits::total           23583                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1908                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           26                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1934                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1934                       # number of overall misses
system.cpu.dcache.overall_misses::total          1934                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    115547929                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    115547929                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      1744302                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1744302                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    117292231                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    117292231                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    117292231                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    117292231                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        17648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         7869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        25517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        25517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        25517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        25517                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.108114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.108114                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003304                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003304                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.075793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.075793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.075793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.075793                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60559.711216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60559.711216                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67088.538462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67088.538462                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60647.482420                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60647.482420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60647.482420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60647.482420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1912                       # number of writebacks
system.cpu.dcache.writebacks::total              1912                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           22                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1901                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1912                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1912                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    111924379                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    111924379                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       792183                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       792183                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    112716562                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    112716562                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    112716562                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    112716562                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.107718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.107718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001398                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.074930                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074930                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.074930                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074930                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58876.580221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58876.580221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72016.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72016.636364                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58952.176778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58952.176778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58952.176778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58952.176778                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               519                       # number of replacements
system.cpu.icache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79693                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            153.551060                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst           16                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            160887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           160887                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        79643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79643                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         79643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79643                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        79643                       # number of overall hits
system.cpu.icache.overall_hits::total           79643                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          541                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           541                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          541                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            541                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          541                       # number of overall misses
system.cpu.icache.overall_misses::total           541                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     34542841                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34542841                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     34542841                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34542841                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     34542841                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34542841                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        80184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        80184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        80184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        80184                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        80184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        80184                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006747                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006747                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006747                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006747                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006747                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006747                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63849.983364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63849.983364                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63849.983364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63849.983364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63849.983364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63849.983364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3625                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                48                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.520833                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          519                       # number of writebacks
system.cpu.icache.writebacks::total               519                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           23                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          518                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          518                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32697746                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32697746                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32697746                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32697746                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32697746                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32697746                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006460                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 63123.061776                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63123.061776                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 63123.061776                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63123.061776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 63123.061776                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63123.061776                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued             9083                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                9083                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3469                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      4425                       # number of replacements
system.l2.tags.tagsinuse                    15.926830                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4425                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        8.338574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     7.588256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.521161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.474266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995427                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     83293                       # Number of tag accesses
system.l2.tags.data_accesses                    83293                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          121                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              121                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2306                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2306                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                220                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               919                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   220                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   921                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1141                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  220                       # number of overall hits
system.l2.overall_hits::cpu.data                  921                       # number of overall hits
system.l2.overall_hits::total                    1141                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data                9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              298                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             982                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 298                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 991                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1289                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                298                       # number of overall misses
system.l2.overall_misses::cpu.data                991                       # number of overall misses
system.l2.overall_misses::total                  1289                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data       741370                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        741370                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     29439053                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29439053                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     97169450                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     97169450                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      29439053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      97910820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        127349873                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     29439053                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     97910820                       # number of overall miss cycles
system.l2.overall_miss_latency::total       127349873                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          121                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          121                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2306                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2306                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               518                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1912                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2430                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              518                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1912                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2430                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.818182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.818182                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.575290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.575290                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.516570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.516570                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.575290                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.518305                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.530453                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.575290                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.518305                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.530453                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82374.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82374.444444                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 98788.768456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98788.768456                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 98950.560081                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98950.560081                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 98788.768456                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 98800.020182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98797.418929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 98788.768456                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 98800.020182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98797.418929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2260                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  111                       # number of writebacks
system.l2.writebacks::total                       111                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::cpu.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3299                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3299                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          298                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          966                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1273                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4572                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    265078413                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    265078413                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data       646686                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       646686                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     26331685                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26331685                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     86428343                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     86428343                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     26331685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     87075029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    113406714                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     26331685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     87075029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    265078413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    378485127                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.818182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.575290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.575290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.508154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.508154                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.575290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.509937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.523868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.575290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.509937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.881481                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 80351.140649                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80351.140649                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        71854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        71854                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 88361.359060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88361.359060                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89470.334369                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89470.334369                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 88361.359060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 89307.722051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89086.185389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 88361.359060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 89307.722051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 80351.140649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82783.273622                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          8852                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4427                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          110                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4314                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4419                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       290432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  290432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4428                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12739067                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23967599                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         4861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            145                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    198553880                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          232                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2310                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4314                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             5454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              11                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1901                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       244736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 311168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9879                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12309                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109359                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12160     98.79%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    149      1.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12309                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8099259                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1296981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4778920                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000021                       # Number of seconds simulated
sim_ticks                                    21194852                       # Number of ticks simulated
final_tick                                  797566679                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5355136                       # Simulator instruction rate (inst/s)
host_op_rate                                  5988315                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              770965292                       # Simulator tick rate (ticks/s)
host_mem_usage                                1196424                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                      147136                       # Number of instructions simulated
sim_ops                                        164585                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              16064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            18                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 18                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          576743824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          181176070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             757919895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     576743824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        576743824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        54352821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54352821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        54352821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         576743824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         181176070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            812272716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         251                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         18                       # Number of write requests accepted
system.mem_ctrls.readBursts                       502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       36                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  15616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   16064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                10                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      21148204                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   502                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   36                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.226415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.131128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.222224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           52     49.06%     49.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           19     17.92%     66.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            8      7.55%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           10      9.43%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            3      2.83%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      2.83%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            3      2.83%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            8      7.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          106                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     423.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    417.758303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.287843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     13718498                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                23478498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28111.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48111.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       736.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    757.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      388                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      29                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate               120.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      78617.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   183855                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             99724.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  573888                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                  29952                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy               145080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy               441780                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          7711.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    173018.250000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        9.000000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1655018.250000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             78.085860                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             11003370                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        15000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN         2500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       9385666                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     11023348                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    1271                       # Number of BP lookups
system.cpu.branchPred.condPredicted               920                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               135                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                  370                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     229                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.891892                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     114                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              84                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 53                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               31                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        21206514                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            25444                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               4696                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                           4800                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        1271                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                396                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          5553                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     276                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          155                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      4932                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    80                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              10565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.528822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.583315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5459     51.67%     51.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4625     43.78%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      481      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                10565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.049953                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.188650                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     3986                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  2139                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4128                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   203                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    109                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  246                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    29                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   5059                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   158                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    109                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     4376                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     846                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            469                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      3923                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   842                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   4890                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                    60                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   268                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                    630                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                     54                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                5236                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 21357                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups             4897                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                  4724                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                      514                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 10                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       334                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1024                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 560                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 6                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       4810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      4741                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                 7                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined             367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined          652                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         10565                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.448746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.678934                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6952     65.80%     65.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2485     23.52%     89.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1128     10.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           10565                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    128     37.65%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   212     62.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  3169     66.84%     66.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.02%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1017     21.45%     88.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 554     11.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   4741                       # Type of FU issued
system.cpu.iq.rate                           0.186331                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         340                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.071715                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              20396                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes              5194                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         4654                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   5081                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               11                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads           74                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           24                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    109                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     256                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   383                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                4826                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1024                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                  560                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 10                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   372                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             17                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  107                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  4675                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                   990                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                68                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         1534                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1071                       # Number of branches executed
system.cpu.iew.exec_stores                        544                       # Number of stores executed
system.cpu.iew.exec_rate                     0.183737                       # Inst execution rate
system.cpu.iew.wb_sent                           4663                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          4654                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      1932                       # num instructions producing a value
system.cpu.iew.wb_consumers                      2640                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.182911                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.731818                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts             302                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               106                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        10358                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.430778                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.722062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         7326     70.73%     70.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1602     15.47%     86.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1430     13.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        10358                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 3806                       # Number of instructions committed
system.cpu.commit.committedOps                   4462                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1487                       # Number of memory references committed
system.cpu.commit.loads                           951                       # Number of loads committed
system.cpu.commit.membars                           6                       # Number of memory barriers committed
system.cpu.commit.branches                       1032                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      3630                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   94                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             2974     66.65%     66.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               1      0.02%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             951     21.31%     87.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            536     12.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              4462                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1430                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        13666                       # The number of ROB reads
system.cpu.rob.rob_writes                        9732                       # The number of ROB writes
system.cpu.timesIdled                             180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           14879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        3806                       # Number of Instructions Simulated
system.cpu.committedOps                          4462                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.685234                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.685234                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.149583                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.149583                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                     4599                       # number of integer regfile reads
system.cpu.int_regfile_writes                    2544                       # number of integer regfile writes
system.cpu.cc_regfile_reads                     16939                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2319                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    1574                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     24                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                75                       # number of replacements
system.cpu.dcache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1626                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                91                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.868132                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data           16                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6051                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data          876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             876                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            510                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          1386                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1386                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1386                       # number of overall hits
system.cpu.dcache.overall_hits::total            1386                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           84                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            84                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data           96                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           96                       # number of overall misses
system.cpu.dcache.overall_misses::total            96                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      7372883                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7372883                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data       514794                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       514794                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        28322                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        28322                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      7887677                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7887677                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      7887677                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7887677                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         1482                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1482                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         1482                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1482                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.087500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.087500                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022989                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064777                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.064777                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064777                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 87772.416667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87772.416667                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42899.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42899.500000                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        28322                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        28322                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 82163.302083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82163.302083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 82163.302083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82163.302083                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu.dcache.writebacks::total                75                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           21                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           21                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           68                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           75                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           75                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      6268325                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6268325                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       366520                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       366520                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      6634845                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6634845                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      6634845                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6634845                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.070833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050607                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050607                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050607                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050607                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 92181.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92181.250000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        52360                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        52360                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 88464.600000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88464.600000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 88464.600000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88464.600000                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               219                       # number of replacements
system.cpu.icache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4829                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.548936                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst           16                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10081                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10081                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         4688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4688                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4688                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4688                       # number of overall hits
system.cpu.icache.overall_hits::total            4688                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     21807104                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21807104                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     21807104                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21807104                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     21807104                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21807104                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         4931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         4931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4931                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         4931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4931                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.049280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049280                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.049280                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049280                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.049280                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049280                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 89741.168724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 89741.168724                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 89741.168724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 89741.168724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 89741.168724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 89741.168724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3696                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          219                       # number of writebacks
system.cpu.icache.writebacks::total               219                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           23                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          220                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          220                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     19873711                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19873711                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     19873711                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19873711                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     19873711                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19873711                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.044616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.044616                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044616                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.044616                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044616                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 90335.050000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90335.050000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 90335.050000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90335.050000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 90335.050000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90335.050000                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued                0                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                   0                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       238                       # number of replacements
system.l2.tags.tagsinuse                    15.972489                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       254                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       15.972489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.998281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998281                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      9480                       # Number of tag accesses
system.l2.tags.data_accesses                     9480                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           25                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               25                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          255                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              255                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data             10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                10                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       42                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   29                       # number of overall hits
system.l2.overall_hits::cpu.data                   13                       # number of overall hits
system.l2.overall_hits::total                      42                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data                4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           191                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              191                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              58                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 191                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  62                       # number of demand (read+write) misses
system.l2.demand_misses::total                    253                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                191                       # number of overall misses
system.l2.overall_misses::cpu.data                 62                       # number of overall misses
system.l2.overall_misses::total                   253                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data       316540                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        316540                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     19171495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19171495                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      5982606                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5982606                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      19171495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       6299146                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         25470641                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     19171495                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      6299146                       # number of overall miss cycles
system.l2.overall_miss_latency::total        25470641                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           25                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           25                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          255                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          255                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            68                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               220                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                75                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  295                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              220                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               75                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 295                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.571429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571429                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.868182                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868182                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.852941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852941                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.868182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.826667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.857627                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.868182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.826667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.857627                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data        79135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        79135                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100374.319372                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100374.319372                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 103148.379310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103148.379310                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100374.319372                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101599.129032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100674.470356                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100374.319372                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101599.129032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100674.470356                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                   18                       # number of writebacks
system.l2.writebacks::total                        18                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           56                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             60                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               251                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              251                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data       274424                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       274424                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     17197137                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17197137                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      5239778                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5239778                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     17197137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      5514202                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     22711339                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     17197137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      5514202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     22711339                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.868182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868182                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.823529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.868182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.800000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.850847                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.868182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.800000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.850847                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        68606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        68606                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90037.366492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90037.366492                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93567.464286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93567.464286                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 90037.366492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91903.366667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90483.422311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 90037.366492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91903.366667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90483.422311                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           489                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              220                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 251                       # Request fanout histogram
system.membus.reqLayer0.occupancy              783742                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1363251                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     21206514                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          269                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           220                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           68                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  37632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             238                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              533                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028143                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165535                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    518     97.19%     97.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      2.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                533                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             980441                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            547281                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            189089                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
