Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cleverRst_tb_behav xil_defaultlib.cleverRst_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling architecture fsm_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture rsp of entity xil_defaultlib.Reg_In [reg_in_default]
Compiling architecture dmx_arc of entity xil_defaultlib.demux [demux_default]
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture cleverrst_tb_arch of entity xil_defaultlib.cleverrst_tb
Built simulation snapshot cleverRst_tb_behav
