Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Tue Nov 27 17:57:21 2018
| Host         : LAPTOP-8RH9CDEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8691 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.319     -189.464                     96                19568        0.029        0.000                      0                19568        3.000        0.000                       0                  8701  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0    {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
clk_virt                {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0_1  {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
tck                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.213        0.000                      0                18803        0.119        0.000                      0                18803        8.750        0.000                       0                  8487  
  clk_out2_clk_wiz_0          3.816        0.000                      0                  361        0.175        0.000                      0                  361        6.167        0.000                       0                   149  
  clk_out3_clk_wiz_0         90.101        0.000                      0                  104        0.175        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.215        0.000                      0                18803        0.119        0.000                      0                18803        8.750        0.000                       0                  8487  
  clk_out2_clk_wiz_0_1        3.818        0.000                      0                  361        0.175        0.000                      0                  361        6.167        0.000                       0                   149  
  clk_out3_clk_wiz_0_1       90.106        0.000                      0                  104        0.175        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          2.729        0.000                      0                   22        0.215        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0         -1.831      -62.530                     37                   37        0.064        0.000                      0                   37  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.213        0.000                      0                18803        0.029        0.000                      0                18803  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          2.729        0.000                      0                   22        0.215        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.826      -62.367                     37                   37        0.069        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          0.869        0.000                      0                  214        0.139        0.000                      0                  214  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          0.871        0.000                      0                  214        0.140        0.000                      0                  214  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          3.816        0.000                      0                  361        0.091        0.000                      0                  361  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0         -2.319     -126.934                     59                   59        0.104        0.000                      0                   59  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0         -2.319     -126.934                     59                   59        0.104        0.000                      0                   59  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         90.101        0.000                      0                  104        0.041        0.000                      0                  104  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.213        0.000                      0                18803        0.029        0.000                      0                18803  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        2.731        0.000                      0                   22        0.217        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.831      -62.530                     37                   37        0.064        0.000                      0                   37  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        2.731        0.000                      0                   22        0.217        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -1.826      -62.367                     37                   37        0.069        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        0.869        0.000                      0                  214        0.139        0.000                      0                  214  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        3.816        0.000                      0                  361        0.091        0.000                      0                  361  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        0.871        0.000                      0                  214        0.140        0.000                      0                  214  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1       -2.314     -126.673                     59                   59        0.109        0.000                      0                   59  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       90.101        0.000                      0                  104        0.041        0.000                      0                  104  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1       -2.314     -126.673                     59                   59        0.109        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         12.545        0.000                      0                  179        0.996        0.000                      0                  179  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.545        0.000                      0                  179        0.906        0.000                      0                  179  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.545        0.000                      0                  179        0.906        0.000                      0                  179  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       12.547        0.000                      0                  179        0.996        0.000                      0                  179  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.120ns  (logic 4.040ns (21.130%)  route 15.080ns (78.870%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.735    17.038    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.162 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.204    18.365    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.102ns  (logic 4.040ns (21.150%)  route 15.062ns (78.850%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.735    17.038    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.162 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.185    18.347    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.347    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 4.040ns (21.195%)  route 15.021ns (78.805%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.655    16.958    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X40Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.082 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.225    18.306    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 4.040ns (21.195%)  route 15.021ns (78.805%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.655    16.958    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X40Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.082 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.225    18.306    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.768ns  (logic 4.112ns (21.909%)  route 14.656ns (78.091%))
  Logic Levels:           26  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.326    15.714 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.431    16.146    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124    16.270 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.744    18.014    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[6][5]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.544    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                         -18.014    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.768ns  (logic 4.112ns (21.909%)  route 14.656ns (78.091%))
  Logic Levels:           26  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.326    15.714 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.431    16.146    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124    16.270 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.744    18.014    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[6][5]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.544    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                         -18.014    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.852ns  (logic 4.040ns (21.431%)  route 14.812ns (78.569%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.958    17.261    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X59Y10         LUT4 (Prop_lut4_I3_O)        0.124    17.385 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.712    18.097    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.090    19.171    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.639    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 4.340ns (23.125%)  route 14.427ns (76.875%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.352    15.740 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.794    16.534    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326    16.860 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           1.152    18.013    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.259    
                         clock uncertainty           -0.090    19.169    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.603    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 4.340ns (23.125%)  route 14.427ns (76.875%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.352    15.740 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.794    16.534    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326    16.860 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           1.152    18.013    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.259    
                         clock uncertainty           -0.090    19.169    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.603    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 4.040ns (21.492%)  route 14.757ns (78.507%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.562    16.865    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.053    18.043    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.302    
                         clock uncertainty           -0.090    19.212    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.680    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                         -18.043    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.659    -0.505    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/clk_out1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]_1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.933    -0.740    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/clk_out1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/C
                         clock pessimism              0.236    -0.505    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.078    -0.427    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.627    -0.537    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.340    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.238    -0.537    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.075    -0.462    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.905    -0.768    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.622    -0.542    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.345    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.895    -0.778    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.542    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.071    -0.471    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.905    -0.768    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.071    -0.462    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 debounce/shift_swtch3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y8           FDRE                                         r  debounce/shift_swtch3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_swtch3_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.301    debounce/shift_swtch3[3]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/swtch_db[3]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  debounce/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y8           FDRE                                         r  debounce/swtch_db_reg[3]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.092    -0.390    debounce/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.165%)  route 0.339ns (61.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.571    -0.593    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y50         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=2, routed)           0.172    -0.258    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[12]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.213 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[12]_i_1__53/O
                         net (fo=2, routed)           0.167    -0.046    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[12]
    SLICE_X31Y49         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.913    -0.760    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X31Y49         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.075    -0.181    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X4Y8           FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.301    debounce/shift_pb4[3]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X5Y8           FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.091    -0.392    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.572    -0.592    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y53         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.397    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/D[5]
    SLICE_X29Y53         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.842    -0.831    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X29Y53         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.046    -0.533    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X29Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[1]
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[9]_i_1__72/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[9]
    SLICE_X28Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.092    -0.425    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y28     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y29     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 1.678ns (17.818%)  route 7.739ns (82.182%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.809     5.775    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.899 r  maze_bot/map_col[0]_i_7/O
                         net (fo=1, routed)           0.701     6.600    maze_bot/map_col[0]_i_7_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  maze_bot/map_col[0]_i_3/O
                         net (fo=3, routed)           0.599     7.323    maze_bot/map_col[0]_i_3_n_0
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.124     7.447 f  maze_bot/map_col[3]_i_10/O
                         net (fo=3, routed)           1.125     8.572    maze_bot/map_col_reg[2]
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.696 r  maze_bot/read2_i_1/O
                         net (fo=1, routed)           0.000     8.696    icon1/pixel_column_reg[9]
    SLICE_X32Y5          FDRE                                         r  icon1/read2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X32Y5          FDRE                                         r  icon1/read2_reg/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)        0.029    12.512    icon1/read2_reg
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 1.704ns (18.586%)  route 7.464ns (81.414%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.360     1.096    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.220 f  maze_bot/map_col[3]_i_22/O
                         net (fo=2, routed)           0.885     2.105    maze_bot/map_col[3]_i_22_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.229 f  maze_bot/map_row[3]_i_8/O
                         net (fo=94, routed)          0.856     3.085    maze_bot/p_0_in_0[0]
    SLICE_X18Y1          LUT3 (Prop_lut3_I2_O)        0.124     3.209 r  maze_bot/map_row[1]_i_39/O
                         net (fo=19, routed)          0.931     4.140    maze_bot/map_row_reg[1]_3
    SLICE_X20Y1          LUT6 (Prop_lut6_I2_O)        0.124     4.264 r  maze_bot/map_row[3]_i_43/O
                         net (fo=2, routed)           0.997     5.261    maze_bot/map_row[3]_i_43_n_0
    SLICE_X20Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.385 f  maze_bot/map_row[3]_i_20/O
                         net (fo=1, routed)           0.734     6.119    dtg/pixel_row_reg[7]_1
    SLICE_X22Y4          LUT5 (Prop_lut5_I1_O)        0.150     6.269 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.594     6.863    maze_bot/pixel_row_reg[11]_2
    SLICE_X24Y4          LUT4 (Prop_lut4_I1_O)        0.326     7.189 r  maze_bot/map_row[3]_i_2/O
                         net (fo=2, routed)           1.107     8.296    maze_bot/map_row[3]_i_2_n_0
    SLICE_X26Y4          LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  maze_bot/map_row[3]_i_1/O
                         net (fo=1, routed)           0.000     8.448    icon1/pixel_row_reg[9][3]
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[3]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.075    12.560    icon1/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 1.678ns (18.489%)  route 7.398ns (81.511%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 f  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 r  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          1.081     4.772    maze_bot/map_row_reg[1]_0
    SLICE_X25Y1          LUT6 (Prop_lut6_I2_O)        0.326     5.098 f  maze_bot/map_row[1]_i_30/O
                         net (fo=4, routed)           1.009     6.107    maze_bot/map_row[1]_i_30_n_0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.231 f  maze_bot/read1_i_7/O
                         net (fo=1, routed)           0.659     6.890    maze_bot/read1_i_7_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.014 r  maze_bot/read1_i_4/O
                         net (fo=1, routed)           0.443     7.457    maze_bot/read1_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.581 r  maze_bot/read1_i_2/O
                         net (fo=1, routed)           0.651     8.232    maze_bot/read1_i_2_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  maze_bot/read1_i_1/O
                         net (fo=1, routed)           0.000     8.356    icon1/pixel_row_reg[11]
    SLICE_X26Y4          FDRE                                         r  icon1/read1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/read1_reg/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/read1_reg
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 1.678ns (18.752%)  route 7.270ns (81.248%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 f  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          0.715     4.405    maze_bot/map_row_reg[1]_0
    SLICE_X23Y3          LUT5 (Prop_lut5_I3_O)        0.326     4.731 f  maze_bot/map_row[1]_i_43/O
                         net (fo=2, routed)           0.862     5.594    maze_bot/map_row[1]_i_43_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.718 f  maze_bot/map_row[1]_i_28/O
                         net (fo=1, routed)           0.639     6.357    dtg/pixel_row_reg[7]_2
    SLICE_X23Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.481 r  dtg/map_row[1]_i_12/O
                         net (fo=2, routed)           0.833     7.314    maze_bot/pixel_row_reg[11]_3
    SLICE_X25Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  maze_bot/map_row[0]_i_4/O
                         net (fo=1, routed)           0.667     8.105    maze_bot/map_row[0]_i_4_n_0
    SLICE_X25Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.229 r  maze_bot/map_row[0]_i_1/O
                         net (fo=1, routed)           0.000     8.229    icon1/pixel_row_reg[9][0]
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[0]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 1.678ns (18.806%)  route 7.245ns (81.194%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 f  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          0.715     4.405    maze_bot/map_row_reg[1]_0
    SLICE_X23Y3          LUT5 (Prop_lut5_I3_O)        0.326     4.731 f  maze_bot/map_row[1]_i_43/O
                         net (fo=2, routed)           0.862     5.594    maze_bot/map_row[1]_i_43_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.718 f  maze_bot/map_row[1]_i_28/O
                         net (fo=1, routed)           0.639     6.357    dtg/pixel_row_reg[7]_2
    SLICE_X23Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.481 r  dtg/map_row[1]_i_12/O
                         net (fo=2, routed)           0.831     7.312    dtg/map_row_reg[1]_1
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  dtg/map_row[1]_i_4/O
                         net (fo=1, routed)           0.643     8.079    maze_bot/pixel_row_reg[11]_1
    SLICE_X25Y4          LUT5 (Prop_lut5_I3_O)        0.124     8.203 r  maze_bot/map_row[1]_i_1/O
                         net (fo=1, routed)           0.000     8.203    icon1/pixel_row_reg[9][1]
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[1]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.029    12.514    icon1/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 1.448ns (16.408%)  route 7.377ns (83.592%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.360     1.096    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  maze_bot/map_col[3]_i_22/O
                         net (fo=2, routed)           0.885     2.105    maze_bot/map_col[3]_i_22_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.229 r  maze_bot/map_row[3]_i_8/O
                         net (fo=94, routed)          0.798     3.027    dtg/p_0_in_0[0]
    SLICE_X19Y0          LUT6 (Prop_lut6_I2_O)        0.124     3.151 f  dtg/map_row[3]_i_88/O
                         net (fo=2, routed)           0.857     4.008    dtg/read1_reg_8
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124     4.132 f  dtg/map_row[2]_i_24/O
                         net (fo=1, routed)           0.953     5.084    maze_bot/pixel_row_reg[4]_0
    SLICE_X20Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.208 f  maze_bot/map_row[2]_i_10/O
                         net (fo=1, routed)           0.706     5.914    dtg/pixel_row_reg[7]_3
    SLICE_X21Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.038 f  dtg/map_row[2]_i_3/O
                         net (fo=4, routed)           1.002     7.040    dtg/read1_reg_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  dtg/map_row[2]_i_2/O
                         net (fo=2, routed)           0.817     7.981    maze_bot/pixel_row_reg[9]
    SLICE_X26Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.105 r  maze_bot/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000     8.105    icon1/pixel_row_reg[9][2]
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[2]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.678ns (19.038%)  route 7.136ns (80.962%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 f  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.603     5.569    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.693 f  maze_bot/map_col[0]_i_15/O
                         net (fo=1, routed)           0.611     6.305    dtg/pixel_column_reg[8]_5
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.429 f  dtg/map_col[0]_i_6/O
                         net (fo=4, routed)           0.587     7.016    dtg/map_col_reg[0]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.140 f  dtg/map_col[3]_i_8/O
                         net (fo=2, routed)           0.829     7.968    maze_bot/pixel_column_reg[11]
    SLICE_X31Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.092 r  maze_bot/map_col[2]_i_1/O
                         net (fo=1, routed)           0.000     8.092    icon1/D[2]
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[2]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.031    12.514    icon1/map_col_reg[2]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 1.678ns (19.142%)  route 7.088ns (80.858%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.809     5.775    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.899 r  maze_bot/map_col[0]_i_7/O
                         net (fo=1, routed)           0.701     6.600    maze_bot/map_col[0]_i_7_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  maze_bot/map_col[0]_i_3/O
                         net (fo=3, routed)           0.599     7.323    maze_bot/map_col[0]_i_3_n_0
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.124     7.447 f  maze_bot/map_col[3]_i_10/O
                         net (fo=3, routed)           0.473     7.920    dtg/pixel_column_reg[9]_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.124     8.044 r  dtg/map_col[3]_i_2/O
                         net (fo=1, routed)           0.000     8.044    icon1/D[3]
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[3]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.029    12.512    icon1/map_col_reg[3]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.678ns (19.297%)  route 7.018ns (80.703%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.623     5.590    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.714 r  maze_bot/map_col[3]_i_34/O
                         net (fo=3, routed)           0.624     6.338    dtg/pixel_column_reg[8]_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.462 f  dtg/map_col[1]_i_14/O
                         net (fo=2, routed)           0.815     7.277    dtg/map_col[1]_i_14_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.401 f  dtg/map_col[1]_i_5/O
                         net (fo=1, routed)           0.449     7.850    maze_bot/pixel_column_reg[8]
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  maze_bot/map_col[1]_i_1/O
                         net (fo=1, routed)           0.000     7.974    icon1/D[1]
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[1]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X33Y5          FDSE (Setup_fdse_C_D)        0.031    12.514    icon1/map_col_reg[1]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.750ns (21.937%)  route 6.228ns (78.063%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 f  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 r  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 r  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         0.942     3.323    maze_bot/map_col_reg[3]
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.447 f  maze_bot/map_col[3]_i_19/O
                         net (fo=14, routed)          0.832     4.279    maze_bot/map_col_reg[3]_6
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.403 r  maze_bot/map_col[3]_i_11/O
                         net (fo=6, routed)           0.608     5.010    dtg/LocX_reg_reg[6]_0
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.124     5.134 r  dtg/map_col[3]_i_30/O
                         net (fo=1, routed)           0.000     5.134    dtg/map_col[3]_i_30_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.684 f  dtg/map_col_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.759     6.443    dtg/map_col_reg[3]_i_7_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.567 r  dtg/map_col[3]_i_1/O
                         net (fo=5, routed)           0.688     7.256    icon1/SS[0]
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[0]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X33Y5          FDSE (Setup_fdse_C_S)       -0.429    12.054    icon1/map_col_reg[0]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  4.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocY_reg_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.285    maze_bot/prev_LocY_reg[3]
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  maze_bot/LocY_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    maze_bot/p_0_in__0__0[3]
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X15Y6          FDRE (Hold_fdre_C_D)         0.091    -0.416    maze_bot/LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/prev_LocX_reg_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.274    maze_bot/prev_LocX_reg[1]
    SLICE_X17Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  maze_bot/LocX_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    maze_bot/p_0_in__1[1]
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X17Y6          FDRE (Hold_fdre_C_D)         0.092    -0.416    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.425%)  route 0.150ns (51.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          0.150    -0.233    maze_bot/HRDATA_reg[22][3]
    SLICE_X17Y9          FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y9          FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X17Y9          FDRE (Hold_fdre_C_D)         0.070    -0.439    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.582%)  route 0.162ns (53.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          0.162    -0.220    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X13Y6          FDRE (Hold_fdre_C_D)         0.072    -0.435    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.906%)  route 0.141ns (43.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X18Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/prev_LocX_reg_reg[6]/Q
                         net (fo=2, routed)           0.141    -0.243    maze_bot/prev_LocX_reg[6]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  maze_bot/LocX_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    maze_bot/p_0_in__1[6]
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X17Y7          FDSE (Hold_fdse_C_D)         0.092    -0.417    maze_bot/LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  maze_bot/prev_LocX_reg_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.289    maze_bot/prev_LocX_reg[5]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.099    -0.190 r  maze_bot/LocX_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    maze_bot/p_0_in__1[5]
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.092    -0.417    maze_bot/LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.969%)  route 0.179ns (49.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocY_reg_reg[2]/Q
                         net (fo=1, routed)           0.179    -0.203    maze_bot/prev_LocY_reg[2]
    SLICE_X16Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  maze_bot/LocY_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    maze_bot/p_0_in__0__0[2]
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X16Y4          FDRE (Hold_fdre_C_D)         0.092    -0.394    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.065%)  route 0.186ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.186    -0.197    maze_bot/HRDATA_reg[22][5]
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.075    -0.434    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    dtg/CLK
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  dtg/pixel_column_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.215    dtg/pixel_column[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I1_O)        0.042    -0.173 r  dtg/pixel_column[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    dtg/pixel_column_0[1]
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    dtg/CLK
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.107    -0.418    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.028%)  route 0.158ns (45.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=13, routed)          0.158    -0.223    maze_bot/ball_direction_internal[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.178 r  maze_bot/internal_ball_direction[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    maze_bot/internal_ball_direction[1]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.235    -0.523    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.092    -0.431    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y1       delayWorldPixel/douta_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y2       delayWorldPixel/douta_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X24Y7      delayWorldPixel/doutb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X24Y7      delayWorldPixel/doutb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X29Y4      dtg/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X27Y3      dtg/pixel_column_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X27Y3      dtg/pixel_column_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X27Y3      dtg/pixel_column_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y5      dtg/video_on_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X25Y4      icon1/map_row_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X25Y4      icon1/map_row_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y4      icon1/map_row_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y4      icon1/map_row_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y4      icon1/read1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X17Y5      maze_bot/LocX_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X17Y6      maze_bot/LocX_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X24Y7      delayWorldPixel/doutb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X24Y7      delayWorldPixel/doutb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X27Y3      dtg/pixel_column_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X29Y2      dtg/pixel_column_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X27Y3      dtg/pixel_column_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X28Y2      dtg/pixel_column_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X28Y2      dtg/pixel_column_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X28Y2      dtg/pixel_column_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y5      dtg/video_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y7      icon1/icon_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.101ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.890ns (19.194%)  route 3.747ns (80.806%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 93.565 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.959     1.836    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.960 f  mhp_axd1362/SPI_driver/MOSI_i_8/O
                         net (fo=1, routed)           0.774     2.734    mhp_axd1362/SPI_driver/MOSI_i_8_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.858 r  mhp_axd1362/SPI_driver/MOSI_i_5/O
                         net (fo=1, routed)           1.014     3.872    mhp_axd1362/SPI_driver/MOSI_i_5_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     3.996 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.996    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771    93.565    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.149    
                         clock uncertainty           -0.134    94.015    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.082    94.097    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.097    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 90.101    

Slack (MET) :             92.065ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.715ns (29.660%)  route 1.696ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 93.565 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.419    -0.222 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.075     0.853    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.296     1.149 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.621     1.770    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771    93.565    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.133    
                         clock uncertainty           -0.134    93.999    
    SLICE_X2Y5           FDRE (Setup_fdre_C_CE)      -0.164    93.835    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.835    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                 92.065    

Slack (MET) :             185.415ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.766ns (19.256%)  route 3.212ns (80.744%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 f  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.741     1.618    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.742 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2/O
                         net (fo=2, routed)           0.950     2.693    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I1_O)        0.124     2.817 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.520     3.337    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X5Y2           FDSE (Setup_fdse_C_D)       -0.062   188.752    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                        188.752    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                185.415    

Slack (MET) :             185.496ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.760ns (20.082%)  route 3.025ns (79.918%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 f  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.741     1.618    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.742 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2/O
                         net (fo=2, routed)           0.767     2.509    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.118     2.627 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1/O
                         net (fo=1, routed)           0.517     3.144    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1_n_0
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.609   188.989    
                         clock uncertainty           -0.134   188.855    
    SLICE_X2Y3           FDSE (Setup_fdse_C_D)       -0.215   188.640    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                        188.640    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                185.496    

Slack (MET) :             185.502ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.704ns (18.095%)  route 3.187ns (81.905%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           1.340     2.596    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.720 r  mhp_axd1362/SPI_driver/accel_data[0]_i_1/O
                         net (fo=1, routed)           0.530     3.250    mhp_axd1362/SPI_driver/accel_data[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.062   188.752    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.752    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                185.502    

Slack (MET) :             185.895ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.704ns (20.038%)  route 2.809ns (79.962%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           1.150     2.406    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.530 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.343     2.873    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.047   188.767    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.767    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                185.895    

Slack (MET) :             185.959ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.704ns (20.390%)  route 2.749ns (79.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           0.649     1.905    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.029 r  mhp_axd1362/SPI_driver/accel_data[3]_i_1/O
                         net (fo=1, routed)           0.783     2.812    mhp_axd1362/SPI_driver/accel_data[3]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.043   188.771    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.771    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                185.959    

Slack (MET) :             185.973ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.704ns (19.780%)  route 2.855ns (80.220%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.678     1.493    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2/O
                         net (fo=5, routed)           1.177     2.794    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     2.918 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.000     2.918    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.077   188.891    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                        188.891    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                185.973    

Slack (MET) :             185.988ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.730ns (20.362%)  route 2.855ns (79.638%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.678     1.493    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2/O
                         net (fo=5, routed)           1.177     2.794    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I2_O)        0.150     2.944 r  mhp_axd1362/SPI_driver/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.944    mhp_axd1362/SPI_driver/instruction_reg[0]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.118   188.932    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        188.932    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                185.988    

Slack (MET) :             186.169ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.733%)  route 2.516ns (81.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.871     1.686    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.810 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.645     2.455    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.584   188.963    
                         clock uncertainty           -0.134   188.829    
    SLICE_X5Y4           FDRE (Setup_fdre_C_CE)      -0.205   188.624    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                186.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.782%)  route 0.126ns (47.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.126    -0.227    mhp_axd1362/SPI_driver/roundDone
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.272    -0.455    
    SLICE_X2Y3           FDSE (Hold_fdse_C_D)         0.053    -0.402    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.681%)  route 0.149ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.149    -0.204    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.071    -0.407    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.481%)  route 0.183ns (56.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.183    -0.169    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.075    -0.381    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.793%)  route 0.131ns (48.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.131    -0.221    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.047    -0.434    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.401%)  route 0.170ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.170    -0.183    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.071    -0.410    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.047%)  route 0.172ns (54.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.181    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.047    -0.409    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=17, routed)          0.101    -0.265    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.098    -0.167 r  mhp_axd1362/SPI_driver/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    mhp_axd1362/SPI_driver/counter[2]_i_1_n_0
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
                         clock pessimism              0.233    -0.494    
    SLICE_X5Y2           FDSE (Hold_fdse_C_D)         0.091    -0.403    mhp_axd1362/SPI_driver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/rw_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.164    -0.330 r  mhp_axd1362/SPI_driver/rw_reg/Q
                         net (fo=3, routed)           0.149    -0.180    mhp_axd1362/SPI_driver/rw_reg_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.135 r  mhp_axd1362/SPI_driver/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.135    mhp_axd1362/SPI_driver/rw_i_1_n_0
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.233    -0.494    
    SLICE_X2Y3           FDSE (Hold_fdse_C_D)         0.121    -0.373    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.238%)  route 0.193ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.193    -0.160    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.071    -0.407    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.038%)  route 0.203ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.203    -0.150    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.075    -0.406    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y5       mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y5       mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y5       mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.120ns  (logic 4.040ns (21.130%)  route 15.080ns (78.870%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.735    17.038    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.162 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.204    18.365    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.088    19.112    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.102ns  (logic 4.040ns (21.150%)  route 15.062ns (78.850%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.735    17.038    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.162 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.185    18.347    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.088    19.112    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.347    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 4.040ns (21.195%)  route 15.021ns (78.805%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.655    16.958    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X40Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.082 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.225    18.306    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.088    19.112    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 4.040ns (21.195%)  route 15.021ns (78.805%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.655    16.958    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X40Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.082 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.225    18.306    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.088    19.112    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.768ns  (logic 4.112ns (21.909%)  route 14.656ns (78.091%))
  Logic Levels:           26  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.326    15.714 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.431    16.146    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124    16.270 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.744    18.014    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[6][5]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.088    19.112    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.546    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -18.014    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.768ns  (logic 4.112ns (21.909%)  route 14.656ns (78.091%))
  Logic Levels:           26  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.326    15.714 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.431    16.146    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124    16.270 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.744    18.014    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[6][5]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.088    19.112    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.546    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -18.014    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.852ns  (logic 4.040ns (21.431%)  route 14.812ns (78.569%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.958    17.261    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X59Y10         LUT4 (Prop_lut4_I3_O)        0.124    17.385 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.712    18.097    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.088    19.173    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 4.340ns (23.125%)  route 14.427ns (76.875%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.352    15.740 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.794    16.534    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326    16.860 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           1.152    18.013    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.259    
                         clock uncertainty           -0.088    19.171    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.605    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 4.340ns (23.125%)  route 14.427ns (76.875%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.352    15.740 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.794    16.534    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326    16.860 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           1.152    18.013    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.259    
                         clock uncertainty           -0.088    19.171    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.605    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.605    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 4.040ns (21.492%)  route 14.757ns (78.507%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.562    16.865    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.053    18.043    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.302    
                         clock uncertainty           -0.088    19.214    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.682    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                         -18.043    
  -------------------------------------------------------------------
                         slack                                  0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.659    -0.505    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/clk_out1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]_1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.933    -0.740    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/clk_out1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/C
                         clock pessimism              0.236    -0.505    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.078    -0.427    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.627    -0.537    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.340    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.238    -0.537    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.075    -0.462    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.905    -0.768    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.622    -0.542    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.345    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.895    -0.778    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.542    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.071    -0.471    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.905    -0.768    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.071    -0.462    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 debounce/shift_swtch3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y8           FDRE                                         r  debounce/shift_swtch3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_swtch3_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.301    debounce/shift_swtch3[3]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/swtch_db[3]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  debounce/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y8           FDRE                                         r  debounce/swtch_db_reg[3]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.092    -0.390    debounce/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.165%)  route 0.339ns (61.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.571    -0.593    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y50         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=2, routed)           0.172    -0.258    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[12]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.213 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[12]_i_1__53/O
                         net (fo=2, routed)           0.167    -0.046    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[12]
    SLICE_X31Y49         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.913    -0.760    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X31Y49         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.075    -0.181    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X4Y8           FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.301    debounce/shift_pb4[3]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X5Y8           FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.091    -0.392    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.572    -0.592    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y53         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.397    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/D[5]
    SLICE_X29Y53         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.842    -0.831    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X29Y53         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.046    -0.533    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X29Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[1]
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[9]_i_1__72/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[9]
    SLICE_X28Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.092    -0.425    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y28     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y29     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 1.678ns (17.818%)  route 7.739ns (82.182%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.809     5.775    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.899 r  maze_bot/map_col[0]_i_7/O
                         net (fo=1, routed)           0.701     6.600    maze_bot/map_col[0]_i_7_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  maze_bot/map_col[0]_i_3/O
                         net (fo=3, routed)           0.599     7.323    maze_bot/map_col[0]_i_3_n_0
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.124     7.447 f  maze_bot/map_col[3]_i_10/O
                         net (fo=3, routed)           1.125     8.572    maze_bot/map_col_reg[2]
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.696 r  maze_bot/read2_i_1/O
                         net (fo=1, routed)           0.000     8.696    icon1/pixel_column_reg[9]
    SLICE_X32Y5          FDRE                                         r  icon1/read2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X32Y5          FDRE                                         r  icon1/read2_reg/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.082    12.484    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)        0.029    12.513    icon1/read2_reg
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 1.704ns (18.586%)  route 7.464ns (81.414%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.360     1.096    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.220 f  maze_bot/map_col[3]_i_22/O
                         net (fo=2, routed)           0.885     2.105    maze_bot/map_col[3]_i_22_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.229 f  maze_bot/map_row[3]_i_8/O
                         net (fo=94, routed)          0.856     3.085    maze_bot/p_0_in_0[0]
    SLICE_X18Y1          LUT3 (Prop_lut3_I2_O)        0.124     3.209 r  maze_bot/map_row[1]_i_39/O
                         net (fo=19, routed)          0.931     4.140    maze_bot/map_row_reg[1]_3
    SLICE_X20Y1          LUT6 (Prop_lut6_I2_O)        0.124     4.264 r  maze_bot/map_row[3]_i_43/O
                         net (fo=2, routed)           0.997     5.261    maze_bot/map_row[3]_i_43_n_0
    SLICE_X20Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.385 f  maze_bot/map_row[3]_i_20/O
                         net (fo=1, routed)           0.734     6.119    dtg/pixel_row_reg[7]_1
    SLICE_X22Y4          LUT5 (Prop_lut5_I1_O)        0.150     6.269 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.594     6.863    maze_bot/pixel_row_reg[11]_2
    SLICE_X24Y4          LUT4 (Prop_lut4_I1_O)        0.326     7.189 r  maze_bot/map_row[3]_i_2/O
                         net (fo=2, routed)           1.107     8.296    maze_bot/map_row[3]_i_2_n_0
    SLICE_X26Y4          LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  maze_bot/map_row[3]_i_1/O
                         net (fo=1, routed)           0.000     8.448    icon1/pixel_row_reg[9][3]
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[3]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.082    12.486    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.075    12.561    icon1/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 1.678ns (18.489%)  route 7.398ns (81.511%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 f  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 r  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          1.081     4.772    maze_bot/map_row_reg[1]_0
    SLICE_X25Y1          LUT6 (Prop_lut6_I2_O)        0.326     5.098 f  maze_bot/map_row[1]_i_30/O
                         net (fo=4, routed)           1.009     6.107    maze_bot/map_row[1]_i_30_n_0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.231 f  maze_bot/read1_i_7/O
                         net (fo=1, routed)           0.659     6.890    maze_bot/read1_i_7_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.014 r  maze_bot/read1_i_4/O
                         net (fo=1, routed)           0.443     7.457    maze_bot/read1_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.581 r  maze_bot/read1_i_2/O
                         net (fo=1, routed)           0.651     8.232    maze_bot/read1_i_2_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  maze_bot/read1_i_1/O
                         net (fo=1, routed)           0.000     8.356    icon1/pixel_row_reg[11]
    SLICE_X26Y4          FDRE                                         r  icon1/read1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/read1_reg/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.082    12.486    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.031    12.517    icon1/read1_reg
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 1.678ns (18.752%)  route 7.270ns (81.248%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 f  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          0.715     4.405    maze_bot/map_row_reg[1]_0
    SLICE_X23Y3          LUT5 (Prop_lut5_I3_O)        0.326     4.731 f  maze_bot/map_row[1]_i_43/O
                         net (fo=2, routed)           0.862     5.594    maze_bot/map_row[1]_i_43_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.718 f  maze_bot/map_row[1]_i_28/O
                         net (fo=1, routed)           0.639     6.357    dtg/pixel_row_reg[7]_2
    SLICE_X23Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.481 r  dtg/map_row[1]_i_12/O
                         net (fo=2, routed)           0.833     7.314    maze_bot/pixel_row_reg[11]_3
    SLICE_X25Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  maze_bot/map_row[0]_i_4/O
                         net (fo=1, routed)           0.667     8.105    maze_bot/map_row[0]_i_4_n_0
    SLICE_X25Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.229 r  maze_bot/map_row[0]_i_1/O
                         net (fo=1, routed)           0.000     8.229    icon1/pixel_row_reg[9][0]
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[0]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.082    12.486    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.031    12.517    icon1/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 1.678ns (18.806%)  route 7.245ns (81.194%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 f  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          0.715     4.405    maze_bot/map_row_reg[1]_0
    SLICE_X23Y3          LUT5 (Prop_lut5_I3_O)        0.326     4.731 f  maze_bot/map_row[1]_i_43/O
                         net (fo=2, routed)           0.862     5.594    maze_bot/map_row[1]_i_43_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.718 f  maze_bot/map_row[1]_i_28/O
                         net (fo=1, routed)           0.639     6.357    dtg/pixel_row_reg[7]_2
    SLICE_X23Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.481 r  dtg/map_row[1]_i_12/O
                         net (fo=2, routed)           0.831     7.312    dtg/map_row_reg[1]_1
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  dtg/map_row[1]_i_4/O
                         net (fo=1, routed)           0.643     8.079    maze_bot/pixel_row_reg[11]_1
    SLICE_X25Y4          LUT5 (Prop_lut5_I3_O)        0.124     8.203 r  maze_bot/map_row[1]_i_1/O
                         net (fo=1, routed)           0.000     8.203    icon1/pixel_row_reg[9][1]
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[1]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.082    12.486    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.029    12.515    icon1/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 1.448ns (16.408%)  route 7.377ns (83.592%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.360     1.096    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  maze_bot/map_col[3]_i_22/O
                         net (fo=2, routed)           0.885     2.105    maze_bot/map_col[3]_i_22_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.229 r  maze_bot/map_row[3]_i_8/O
                         net (fo=94, routed)          0.798     3.027    dtg/p_0_in_0[0]
    SLICE_X19Y0          LUT6 (Prop_lut6_I2_O)        0.124     3.151 f  dtg/map_row[3]_i_88/O
                         net (fo=2, routed)           0.857     4.008    dtg/read1_reg_8
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124     4.132 f  dtg/map_row[2]_i_24/O
                         net (fo=1, routed)           0.953     5.084    maze_bot/pixel_row_reg[4]_0
    SLICE_X20Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.208 f  maze_bot/map_row[2]_i_10/O
                         net (fo=1, routed)           0.706     5.914    dtg/pixel_row_reg[7]_3
    SLICE_X21Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.038 f  dtg/map_row[2]_i_3/O
                         net (fo=4, routed)           1.002     7.040    dtg/read1_reg_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  dtg/map_row[2]_i_2/O
                         net (fo=2, routed)           0.817     7.981    maze_bot/pixel_row_reg[9]
    SLICE_X26Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.105 r  maze_bot/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000     8.105    icon1/pixel_row_reg[9][2]
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[2]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.082    12.486    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.031    12.517    icon1/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.678ns (19.038%)  route 7.136ns (80.962%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 f  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.603     5.569    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.693 f  maze_bot/map_col[0]_i_15/O
                         net (fo=1, routed)           0.611     6.305    dtg/pixel_column_reg[8]_5
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.429 f  dtg/map_col[0]_i_6/O
                         net (fo=4, routed)           0.587     7.016    dtg/map_col_reg[0]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.140 f  dtg/map_col[3]_i_8/O
                         net (fo=2, routed)           0.829     7.968    maze_bot/pixel_column_reg[11]
    SLICE_X31Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.092 r  maze_bot/map_col[2]_i_1/O
                         net (fo=1, routed)           0.000     8.092    icon1/D[2]
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[2]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.082    12.484    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.031    12.515    icon1/map_col_reg[2]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 1.678ns (19.142%)  route 7.088ns (80.858%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.809     5.775    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.899 r  maze_bot/map_col[0]_i_7/O
                         net (fo=1, routed)           0.701     6.600    maze_bot/map_col[0]_i_7_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  maze_bot/map_col[0]_i_3/O
                         net (fo=3, routed)           0.599     7.323    maze_bot/map_col[0]_i_3_n_0
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.124     7.447 f  maze_bot/map_col[3]_i_10/O
                         net (fo=3, routed)           0.473     7.920    dtg/pixel_column_reg[9]_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.124     8.044 r  dtg/map_col[3]_i_2/O
                         net (fo=1, routed)           0.000     8.044    icon1/D[3]
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[3]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.082    12.484    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.029    12.513    icon1/map_col_reg[3]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.678ns (19.297%)  route 7.018ns (80.703%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.623     5.590    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.714 r  maze_bot/map_col[3]_i_34/O
                         net (fo=3, routed)           0.624     6.338    dtg/pixel_column_reg[8]_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.462 f  dtg/map_col[1]_i_14/O
                         net (fo=2, routed)           0.815     7.277    dtg/map_col[1]_i_14_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.401 f  dtg/map_col[1]_i_5/O
                         net (fo=1, routed)           0.449     7.850    maze_bot/pixel_column_reg[8]
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  maze_bot/map_col[1]_i_1/O
                         net (fo=1, routed)           0.000     7.974    icon1/D[1]
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[1]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.082    12.484    
    SLICE_X33Y5          FDSE (Setup_fdse_C_D)        0.031    12.515    icon1/map_col_reg[1]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.750ns (21.937%)  route 6.228ns (78.063%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 f  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 r  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 r  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         0.942     3.323    maze_bot/map_col_reg[3]
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.447 f  maze_bot/map_col[3]_i_19/O
                         net (fo=14, routed)          0.832     4.279    maze_bot/map_col_reg[3]_6
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.403 r  maze_bot/map_col[3]_i_11/O
                         net (fo=6, routed)           0.608     5.010    dtg/LocX_reg_reg[6]_0
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.124     5.134 r  dtg/map_col[3]_i_30/O
                         net (fo=1, routed)           0.000     5.134    dtg/map_col[3]_i_30_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.684 f  dtg/map_col_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.759     6.443    dtg/map_col_reg[3]_i_7_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.567 r  dtg/map_col[3]_i_1/O
                         net (fo=5, routed)           0.688     7.256    icon1/SS[0]
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[0]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.082    12.484    
    SLICE_X33Y5          FDSE (Setup_fdse_C_S)       -0.429    12.055    icon1/map_col_reg[0]
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  4.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocY_reg_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.285    maze_bot/prev_LocY_reg[3]
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  maze_bot/LocY_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    maze_bot/p_0_in__0__0[3]
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X15Y6          FDRE (Hold_fdre_C_D)         0.091    -0.416    maze_bot/LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/prev_LocX_reg_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.274    maze_bot/prev_LocX_reg[1]
    SLICE_X17Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  maze_bot/LocX_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    maze_bot/p_0_in__1[1]
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X17Y6          FDRE (Hold_fdre_C_D)         0.092    -0.416    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.425%)  route 0.150ns (51.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          0.150    -0.233    maze_bot/HRDATA_reg[22][3]
    SLICE_X17Y9          FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y9          FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X17Y9          FDRE (Hold_fdre_C_D)         0.070    -0.439    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.582%)  route 0.162ns (53.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          0.162    -0.220    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.251    -0.507    
    SLICE_X13Y6          FDRE (Hold_fdre_C_D)         0.072    -0.435    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.906%)  route 0.141ns (43.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X18Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/prev_LocX_reg_reg[6]/Q
                         net (fo=2, routed)           0.141    -0.243    maze_bot/prev_LocX_reg[6]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  maze_bot/LocX_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    maze_bot/p_0_in__1[6]
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X17Y7          FDSE (Hold_fdse_C_D)         0.092    -0.417    maze_bot/LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  maze_bot/prev_LocX_reg_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.289    maze_bot/prev_LocX_reg[5]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.099    -0.190 r  maze_bot/LocX_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    maze_bot/p_0_in__1[5]
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.092    -0.417    maze_bot/LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.969%)  route 0.179ns (49.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocY_reg_reg[2]/Q
                         net (fo=1, routed)           0.179    -0.203    maze_bot/prev_LocY_reg[2]
    SLICE_X16Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  maze_bot/LocY_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    maze_bot/p_0_in__0__0[2]
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X16Y4          FDRE (Hold_fdre_C_D)         0.092    -0.394    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.065%)  route 0.186ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.186    -0.197    maze_bot/HRDATA_reg[22][5]
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.075    -0.434    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    dtg/CLK
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  dtg/pixel_column_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.215    dtg/pixel_column[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I1_O)        0.042    -0.173 r  dtg/pixel_column[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    dtg/pixel_column_0[1]
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    dtg/CLK
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.107    -0.418    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.028%)  route 0.158ns (45.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=13, routed)          0.158    -0.223    maze_bot/ball_direction_internal[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.178 r  maze_bot/internal_ball_direction[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    maze_bot/internal_ball_direction[1]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.235    -0.523    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.092    -0.431    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y1       delayWorldPixel/douta_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y2       delayWorldPixel/douta_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X24Y7      delayWorldPixel/doutb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X24Y7      delayWorldPixel/doutb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X29Y4      dtg/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X27Y3      dtg/pixel_column_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X27Y3      dtg/pixel_column_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X27Y3      dtg/pixel_column_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y5      dtg/video_on_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X25Y4      icon1/map_row_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X25Y4      icon1/map_row_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y4      icon1/map_row_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y4      icon1/map_row_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y4      icon1/read1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X17Y5      maze_bot/LocX_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X17Y6      maze_bot/LocX_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X24Y7      delayWorldPixel/doutb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X24Y7      delayWorldPixel/doutb_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X27Y3      dtg/pixel_column_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X29Y2      dtg/pixel_column_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X27Y3      dtg/pixel_column_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X28Y2      dtg/pixel_column_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X28Y2      dtg/pixel_column_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X28Y2      dtg/pixel_column_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y5      dtg/video_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X26Y7      icon1/icon_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.106ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.890ns (19.194%)  route 3.747ns (80.806%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 93.565 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.959     1.836    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.960 f  mhp_axd1362/SPI_driver/MOSI_i_8/O
                         net (fo=1, routed)           0.774     2.734    mhp_axd1362/SPI_driver/MOSI_i_8_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.858 r  mhp_axd1362/SPI_driver/MOSI_i_5/O
                         net (fo=1, routed)           1.014     3.872    mhp_axd1362/SPI_driver/MOSI_i_5_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     3.996 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.996    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771    93.565    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.149    
                         clock uncertainty           -0.129    94.020    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.082    94.102    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.102    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 90.106    

Slack (MET) :             92.070ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.715ns (29.660%)  route 1.696ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 93.565 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.419    -0.222 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.075     0.853    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.296     1.149 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.621     1.770    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771    93.565    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.133    
                         clock uncertainty           -0.129    94.004    
    SLICE_X2Y5           FDRE (Setup_fdre_C_CE)      -0.164    93.840    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.840    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                 92.070    

Slack (MET) :             185.419ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.766ns (19.256%)  route 3.212ns (80.744%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 f  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.741     1.618    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.742 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2/O
                         net (fo=2, routed)           0.950     2.693    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I1_O)        0.124     2.817 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.520     3.337    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.129   188.819    
    SLICE_X5Y2           FDSE (Setup_fdse_C_D)       -0.062   188.757    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                        188.757    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                185.419    

Slack (MET) :             185.501ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.760ns (20.082%)  route 3.025ns (79.918%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 f  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.741     1.618    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.742 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2/O
                         net (fo=2, routed)           0.767     2.509    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.118     2.627 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1/O
                         net (fo=1, routed)           0.517     3.144    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1_n_0
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.609   188.989    
                         clock uncertainty           -0.129   188.860    
    SLICE_X2Y3           FDSE (Setup_fdse_C_D)       -0.215   188.645    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                        188.645    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                185.501    

Slack (MET) :             185.507ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.704ns (18.095%)  route 3.187ns (81.905%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           1.340     2.596    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.720 r  mhp_axd1362/SPI_driver/accel_data[0]_i_1/O
                         net (fo=1, routed)           0.530     3.250    mhp_axd1362/SPI_driver/accel_data[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.129   188.819    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.062   188.757    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.757    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                185.507    

Slack (MET) :             185.899ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.704ns (20.038%)  route 2.809ns (79.962%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           1.150     2.406    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.530 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.343     2.873    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.129   188.819    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.047   188.772    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.772    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                185.899    

Slack (MET) :             185.964ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.704ns (20.390%)  route 2.749ns (79.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           0.649     1.905    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.029 r  mhp_axd1362/SPI_driver/accel_data[3]_i_1/O
                         net (fo=1, routed)           0.783     2.812    mhp_axd1362/SPI_driver/accel_data[3]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.129   188.819    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.043   188.776    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.776    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                185.964    

Slack (MET) :             185.977ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.704ns (19.780%)  route 2.855ns (80.220%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.678     1.493    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2/O
                         net (fo=5, routed)           1.177     2.794    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     2.918 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.000     2.918    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.129   188.819    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.077   188.896    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                        188.896    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                185.977    

Slack (MET) :             185.992ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.730ns (20.362%)  route 2.855ns (79.638%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.678     1.493    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2/O
                         net (fo=5, routed)           1.177     2.794    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I2_O)        0.150     2.944 r  mhp_axd1362/SPI_driver/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.944    mhp_axd1362/SPI_driver/instruction_reg[0]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.129   188.819    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.118   188.937    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        188.937    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                185.992    

Slack (MET) :             186.173ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.733%)  route 2.516ns (81.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.871     1.686    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.810 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.645     2.455    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.584   188.963    
                         clock uncertainty           -0.129   188.834    
    SLICE_X5Y4           FDRE (Setup_fdre_C_CE)      -0.205   188.629    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.629    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                186.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.782%)  route 0.126ns (47.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.126    -0.227    mhp_axd1362/SPI_driver/roundDone
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.272    -0.455    
    SLICE_X2Y3           FDSE (Hold_fdse_C_D)         0.053    -0.402    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.681%)  route 0.149ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.149    -0.204    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.071    -0.407    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.481%)  route 0.183ns (56.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.183    -0.169    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.075    -0.381    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.793%)  route 0.131ns (48.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.131    -0.221    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.047    -0.434    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.401%)  route 0.170ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.170    -0.183    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.071    -0.410    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.047%)  route 0.172ns (54.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.181    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.047    -0.409    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=17, routed)          0.101    -0.265    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.098    -0.167 r  mhp_axd1362/SPI_driver/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    mhp_axd1362/SPI_driver/counter[2]_i_1_n_0
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
                         clock pessimism              0.233    -0.494    
    SLICE_X5Y2           FDSE (Hold_fdse_C_D)         0.091    -0.403    mhp_axd1362/SPI_driver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/rw_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.164    -0.330 r  mhp_axd1362/SPI_driver/rw_reg/Q
                         net (fo=3, routed)           0.149    -0.180    mhp_axd1362/SPI_driver/rw_reg_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.135 r  mhp_axd1362/SPI_driver/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.135    mhp_axd1362/SPI_driver/rw_i_1_n_0
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.233    -0.494    
    SLICE_X2Y3           FDSE (Hold_fdse_C_D)         0.121    -0.373    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.238%)  route 0.193ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.193    -0.160    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.071    -0.407    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.038%)  route 0.203ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.203    -0.150    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.075    -0.406    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y5       mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y5       mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y5       mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y3       mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y2       mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X0Y3       mhp_axd1362/SPI_driver/accel_data_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.673ns  (logic 0.842ns (22.923%)  route 2.831ns (77.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.419    13.033 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=82, routed)          1.894    14.927    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][0]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.299    15.226 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.937    16.163    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[8]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    16.287 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    16.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.081    19.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.334ns  (logic 0.704ns (21.113%)  route 2.630ns (78.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=13, routed)          1.929    14.999    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.701    15.824    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.124    15.948 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.948    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.029    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -15.948    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.203ns  (logic 0.580ns (18.110%)  route 2.623ns (81.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=37, routed)          2.623    15.691    maze_bot/HRDATA_reg[22][4]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.815 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X12Y8          FDCE (Setup_fdce_C_D)        0.077    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.704%)  route 2.266ns (76.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y5          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=74, routed)          1.542    14.612    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][1]
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124    14.736 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[9]_i_2/O
                         net (fo=1, routed)           0.724    15.460    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[9]
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.584 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.747%)  route 2.141ns (75.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=13, routed)          1.383    14.452    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I1_O)        0.124    14.576 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_2/O
                         net (fo=1, routed)           0.758    15.334    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.124    15.458 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.458    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.079    19.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.575%)  route 2.108ns (78.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    13.068 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          2.108    15.176    maze_bot/HRDATA_reg[22][3]
    SLICE_X13Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.300 r  maze_bot/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    15.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][19]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X13Y8          FDCE (Setup_fdce_C_D)        0.029    18.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.636ns  (logic 0.704ns (26.707%)  route 1.932ns (73.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=12, routed)          1.142    14.212    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[2]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.124    14.336 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_2/O
                         net (fo=1, routed)           0.790    15.126    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_2_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124    15.250 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.032    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.634ns  (logic 0.704ns (26.724%)  route 1.930ns (73.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.244    14.313    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][3]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    14.437 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_4/O
                         net (fo=1, routed)           0.687    15.124    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_4_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.248 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    15.248    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][11]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.673ns  (logic 0.704ns (26.339%)  route 1.969ns (73.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=69, routed)          1.409    14.478    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124    14.602 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[10]_i_2/O
                         net (fo=1, routed)           0.560    15.161    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[10]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.285 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.285    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.077    19.012    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.589ns  (logic 0.580ns (22.398%)  route 2.009ns (77.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X16Y5          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=22, routed)          2.009    15.078    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][5]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.202 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    15.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][13]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.210    18.933    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.029    18.962    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.962    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  3.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.176%)  route 0.653ns (77.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y5          FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=66, routed)          0.653     0.270    maze_bot/HRDATA_reg[22][2]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.315 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.140%)  route 0.654ns (77.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.654     0.270    maze_bot/HRDATA_reg[22][5]
    SLICE_X13Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.315 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.213%)  route 0.691ns (78.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X16Y5          FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=20, routed)          0.691     0.308    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][6]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.045     0.353 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.353    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][14]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.210     0.037    
    SLICE_X7Y10          FDCE (Hold_fdce_C_D)         0.092     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.254ns (28.834%)  route 0.627ns (71.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.398     0.039    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/mazeEnd
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.084 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.229     0.313    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[5]
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.091     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.254ns (28.550%)  route 0.636ns (71.450%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/deadlock_reg/Q
                         net (fo=5, routed)           0.416     0.057    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/deadlock
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.045     0.102 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.220     0.322    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X4Y7           FDCE (Hold_fdce_C_D)         0.092     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.201%)  route 0.691ns (78.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X16Y5          FDRE                                         r  maze_bot/LocY_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocY_reg_reg[4]/Q
                         net (fo=45, routed)          0.691     0.309    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][4]
    SLICE_X11Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.354 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.354    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][12]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.298%)  route 0.730ns (79.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=19, routed)          0.730     0.347    maze_bot/HRDATA_reg[22][6]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.392    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.730%)  route 0.711ns (79.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=76, routed)          0.711     0.329    maze_bot/HRDATA_reg[22][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.374 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.374    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.091     0.099    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.287%)  route 0.731ns (79.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y5          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=57, routed)          0.731     0.348    maze_bot/HRDATA_reg[22][0]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.393 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.393    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.254ns (26.371%)  route 0.709ns (73.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.411     0.052    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/hitMazeWall
    SLICE_X6Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.097 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_4/O
                         net (fo=1, routed)           0.298     0.396    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.441 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X5Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.091     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.831ns,  Total Violation      -62.530ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.831ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.889ns  (logic 0.419ns (22.183%)  route 1.470ns (77.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.470   380.507    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.215   378.677    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.507    
  -------------------------------------------------------------------
                         slack                                 -1.831    

Slack (VIOLATED) :        -1.791ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.850ns  (logic 0.419ns (22.643%)  route 1.431ns (77.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 378.751 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.431   380.469    mhp_axd1362/spi_sync/D[7]
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.772   378.751    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.147    
                         clock uncertainty           -0.254   378.893    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)       -0.215   378.678    mhp_axd1362/spi_sync/y_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.678    
                         arrival time                        -380.469    
  -------------------------------------------------------------------
                         slack                                 -1.791    

Slack (VIOLATED) :        -1.789ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.843ns  (logic 0.478ns (25.933%)  route 1.365ns (74.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478   379.097 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.365   380.462    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.219   378.673    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.673    
                         arrival time                        -380.462    
  -------------------------------------------------------------------
                         slack                                 -1.789    

Slack (VIOLATED) :        -1.779ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.835ns  (logic 0.478ns (26.046%)  route 1.357ns (73.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.478   379.097 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           1.357   380.454    mhp_axd1362/spi_sync/roundDD
    SLICE_X3Y3           FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y3           FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)       -0.217   378.675    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                        378.675    
                         arrival time                        -380.454    
  -------------------------------------------------------------------
                         slack                                 -1.779    

Slack (VIOLATED) :        -1.760ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.813ns  (logic 0.419ns (23.105%)  route 1.394ns (76.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.394   380.432    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X3Y6           FDRE (Setup_fdre_C_D)       -0.220   378.672    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.672    
                         arrival time                        -380.432    
  -------------------------------------------------------------------
                         slack                                 -1.760    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.092%)  route 1.396ns (76.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y1           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.396   380.433    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.215   378.677    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.433    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.798ns  (logic 0.419ns (23.300%)  route 1.379ns (76.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.379   380.417    mhp_axd1362/spi_sync/D[9]
    SLICE_X7Y3           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y3           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.215   378.676    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.417    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.795ns  (logic 0.419ns (23.336%)  route 1.376ns (76.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.376   380.414    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][10]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.215   378.677    mhp_axd1362/spi_sync/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.414    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.648%)  route 1.353ns (76.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.353   380.390    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][8]
    SLICE_X4Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)       -0.237   378.654    mhp_axd1362/spi_sync/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.654    
                         arrival time                        -380.390    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.796ns  (logic 0.419ns (23.323%)  route 1.377ns (76.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.377   380.414    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)       -0.212   378.679    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.679    
                         arrival time                        -380.414    
  -------------------------------------------------------------------
                         slack                                 -1.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.665%)  route 0.576ns (80.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.576     0.222    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.075     0.158    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.148ns (22.122%)  route 0.521ns (77.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.521     0.175    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.023     0.107    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.553%)  route 0.580ns (80.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.580     0.227    mhp_axd1362/spi_sync/D[2]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.071     0.155    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.630%)  route 0.616ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.616     0.262    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.078     0.161    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.194%)  route 0.634ns (81.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.634     0.281    mhp_axd1362/spi_sync/D[0]
    SLICE_X2Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.254     0.085    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.064     0.149    mhp_axd1362/spi_sync/y_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.180%)  route 0.617ns (82.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.617     0.251    mhp_axd1362/spi_sync/D[5]
    SLICE_X1Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.254     0.085    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.025     0.110    mhp_axd1362/spi_sync/y_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.148ns (20.289%)  route 0.581ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.581     0.236    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X6Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X6Y3           FDRE (Hold_fdre_C_D)         0.010     0.093    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.285%)  route 0.630ns (81.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.630     0.277    mhp_axd1362/spi_sync/D[11]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.046     0.130    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.461%)  route 0.666ns (82.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y5           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.666     0.314    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][0]
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.078     0.162    mhp_axd1362/spi_sync/z_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.928%)  route 0.628ns (83.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.628     0.262    mhp_axd1362/spi_sync/D[4]
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.254     0.085    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.022     0.107    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.120ns  (logic 4.040ns (21.130%)  route 15.080ns (78.870%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.735    17.038    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.162 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.204    18.365    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.102ns  (logic 4.040ns (21.150%)  route 15.062ns (78.850%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.735    17.038    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.162 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.185    18.347    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.347    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 4.040ns (21.195%)  route 15.021ns (78.805%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.655    16.958    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X40Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.082 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.225    18.306    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 4.040ns (21.195%)  route 15.021ns (78.805%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.655    16.958    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X40Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.082 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.225    18.306    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.768ns  (logic 4.112ns (21.909%)  route 14.656ns (78.091%))
  Logic Levels:           26  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.326    15.714 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.431    16.146    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124    16.270 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.744    18.014    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[6][5]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.544    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                         -18.014    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.768ns  (logic 4.112ns (21.909%)  route 14.656ns (78.091%))
  Logic Levels:           26  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.326    15.714 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.431    16.146    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124    16.270 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.744    18.014    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[6][5]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.544    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                         -18.014    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.852ns  (logic 4.040ns (21.431%)  route 14.812ns (78.569%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.958    17.261    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X59Y10         LUT4 (Prop_lut4_I3_O)        0.124    17.385 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.712    18.097    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.090    19.171    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.639    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 4.340ns (23.125%)  route 14.427ns (76.875%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.352    15.740 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.794    16.534    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326    16.860 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           1.152    18.013    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.259    
                         clock uncertainty           -0.090    19.169    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.603    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 4.340ns (23.125%)  route 14.427ns (76.875%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.352    15.740 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.794    16.534    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326    16.860 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           1.152    18.013    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.259    
                         clock uncertainty           -0.090    19.169    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.603    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 4.040ns (21.492%)  route 14.757ns (78.507%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.562    16.865    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.053    18.043    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.302    
                         clock uncertainty           -0.090    19.212    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.680    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                         -18.043    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.659    -0.505    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/clk_out1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]_1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.933    -0.740    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/clk_out1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/C
                         clock pessimism              0.236    -0.505    
                         clock uncertainty            0.090    -0.415    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.078    -0.337    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.627    -0.537    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.340    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.238    -0.537    
                         clock uncertainty            0.090    -0.447    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.075    -0.372    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.905    -0.768    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.533    
                         clock uncertainty            0.090    -0.443    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.075    -0.368    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.622    -0.542    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.345    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.895    -0.778    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.542    
                         clock uncertainty            0.090    -0.452    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.071    -0.381    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.905    -0.768    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.533    
                         clock uncertainty            0.090    -0.443    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.071    -0.372    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 debounce/shift_swtch3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y8           FDRE                                         r  debounce/shift_swtch3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_swtch3_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.301    debounce/shift_swtch3[3]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/swtch_db[3]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  debounce/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y8           FDRE                                         r  debounce/swtch_db_reg[3]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.090    -0.392    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.092    -0.300    debounce/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.165%)  route 0.339ns (61.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.571    -0.593    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y50         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=2, routed)           0.172    -0.258    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[12]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.213 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[12]_i_1__53/O
                         net (fo=2, routed)           0.167    -0.046    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[12]
    SLICE_X31Y49         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.913    -0.760    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X31Y49         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.504    -0.256    
                         clock uncertainty            0.090    -0.167    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.075    -0.092    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.572    -0.592    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y53         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.397    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/D[5]
    SLICE_X29Y53         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.842    -0.831    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X29Y53         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.090    -0.490    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.046    -0.444    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X4Y8           FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.301    debounce/shift_pb4[3]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X5Y8           FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.090    -0.393    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.091    -0.302    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X29Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[1]
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[9]_i_1__72/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[9]
    SLICE_X28Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.090    -0.427    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.092    -0.335    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.673ns  (logic 0.842ns (22.923%)  route 2.831ns (77.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.419    13.033 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=82, routed)          1.894    14.927    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][0]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.299    15.226 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.937    16.163    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[8]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    16.287 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    16.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.081    19.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.334ns  (logic 0.704ns (21.113%)  route 2.630ns (78.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=13, routed)          1.929    14.999    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.701    15.824    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.124    15.948 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.948    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.029    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -15.948    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.203ns  (logic 0.580ns (18.110%)  route 2.623ns (81.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=37, routed)          2.623    15.691    maze_bot/HRDATA_reg[22][4]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.815 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X12Y8          FDCE (Setup_fdce_C_D)        0.077    18.933    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.933    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.704%)  route 2.266ns (76.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y5          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=74, routed)          1.542    14.612    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][1]
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124    14.736 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[9]_i_2/O
                         net (fo=1, routed)           0.724    15.460    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[9]
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.584 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.747%)  route 2.141ns (75.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=13, routed)          1.383    14.452    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I1_O)        0.124    14.576 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_2/O
                         net (fo=1, routed)           0.758    15.334    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.124    15.458 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.458    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.079    19.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.575%)  route 2.108ns (78.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    13.068 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          2.108    15.176    maze_bot/HRDATA_reg[22][3]
    SLICE_X13Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.300 r  maze_bot/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    15.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][19]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.210    18.856    
    SLICE_X13Y8          FDCE (Setup_fdce_C_D)        0.029    18.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.636ns  (logic 0.704ns (26.707%)  route 1.932ns (73.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=12, routed)          1.142    14.212    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[2]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.124    14.336 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_2/O
                         net (fo=1, routed)           0.790    15.126    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_2_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124    15.250 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.032    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.634ns  (logic 0.704ns (26.724%)  route 1.930ns (73.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.244    14.313    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][3]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    14.437 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_4/O
                         net (fo=1, routed)           0.687    15.124    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_4_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.248 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    15.248    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][11]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.673ns  (logic 0.704ns (26.339%)  route 1.969ns (73.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=69, routed)          1.409    14.478    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124    14.602 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[10]_i_2/O
                         net (fo=1, routed)           0.560    15.161    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[10]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.285 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.285    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.210    18.935    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.077    19.012    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.589ns  (logic 0.580ns (22.398%)  route 2.009ns (77.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X16Y5          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=22, routed)          2.009    15.078    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][5]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.202 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    15.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][13]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.210    18.933    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.029    18.962    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.962    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  3.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.176%)  route 0.653ns (77.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y5          FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=66, routed)          0.653     0.270    maze_bot/HRDATA_reg[22][2]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.315 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.140%)  route 0.654ns (77.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.654     0.270    maze_bot/HRDATA_reg[22][5]
    SLICE_X13Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.315 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.213%)  route 0.691ns (78.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X16Y5          FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=20, routed)          0.691     0.308    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][6]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.045     0.353 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.353    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][14]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.210     0.037    
    SLICE_X7Y10          FDCE (Hold_fdce_C_D)         0.092     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.254ns (28.834%)  route 0.627ns (71.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.398     0.039    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/mazeEnd
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.084 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.229     0.313    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[5]
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.091     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.254ns (28.550%)  route 0.636ns (71.450%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/deadlock_reg/Q
                         net (fo=5, routed)           0.416     0.057    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/deadlock
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.045     0.102 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.220     0.322    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X4Y7           FDCE (Hold_fdce_C_D)         0.092     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.201%)  route 0.691ns (78.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X16Y5          FDRE                                         r  maze_bot/LocY_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocY_reg_reg[4]/Q
                         net (fo=45, routed)          0.691     0.309    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][4]
    SLICE_X11Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.354 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.354    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][12]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.298%)  route 0.730ns (79.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=19, routed)          0.730     0.347    maze_bot/HRDATA_reg[22][6]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.392    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.730%)  route 0.711ns (79.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=76, routed)          0.711     0.329    maze_bot/HRDATA_reg[22][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.374 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.374    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.091     0.099    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.287%)  route 0.731ns (79.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y5          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=57, routed)          0.731     0.348    maze_bot/HRDATA_reg[22][0]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.393 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.393    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.100    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.254ns (26.371%)  route 0.709ns (73.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.411     0.052    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/hitMazeWall
    SLICE_X6Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.097 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_4/O
                         net (fo=1, routed)           0.298     0.396    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.441 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X5Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.091     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.826ns,  Total Violation      -62.367ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.889ns  (logic 0.419ns (22.183%)  route 1.470ns (77.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.470   380.507    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.215   378.681    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.681    
                         arrival time                        -380.507    
  -------------------------------------------------------------------
                         slack                                 -1.826    

Slack (VIOLATED) :        -1.787ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.850ns  (logic 0.419ns (22.643%)  route 1.431ns (77.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 378.751 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.431   380.469    mhp_axd1362/spi_sync/D[7]
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.772   378.751    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.147    
                         clock uncertainty           -0.249   378.897    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)       -0.215   378.682    mhp_axd1362/spi_sync/y_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.682    
                         arrival time                        -380.469    
  -------------------------------------------------------------------
                         slack                                 -1.787    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.843ns  (logic 0.478ns (25.933%)  route 1.365ns (74.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478   379.097 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.365   380.462    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.219   378.677    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.462    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.835ns  (logic 0.478ns (26.046%)  route 1.357ns (73.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.478   379.097 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           1.357   380.454    mhp_axd1362/spi_sync/roundDD
    SLICE_X3Y3           FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y3           FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)       -0.217   378.679    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                        378.679    
                         arrival time                        -380.454    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.813ns  (logic 0.419ns (23.105%)  route 1.394ns (76.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.394   380.432    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X3Y6           FDRE (Setup_fdre_C_D)       -0.220   378.676    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.432    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.092%)  route 1.396ns (76.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y1           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.396   380.433    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.215   378.681    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.681    
                         arrival time                        -380.433    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.798ns  (logic 0.419ns (23.300%)  route 1.379ns (76.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.379   380.417    mhp_axd1362/spi_sync/D[9]
    SLICE_X7Y3           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y3           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.215   378.680    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.680    
                         arrival time                        -380.417    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.795ns  (logic 0.419ns (23.336%)  route 1.376ns (76.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.376   380.414    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][10]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.215   378.681    mhp_axd1362/spi_sync/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.681    
                         arrival time                        -380.414    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.648%)  route 1.353ns (76.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.353   380.390    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][8]
    SLICE_X4Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)       -0.237   378.658    mhp_axd1362/spi_sync/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.658    
                         arrival time                        -380.390    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.796ns  (logic 0.419ns (23.323%)  route 1.377ns (76.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.377   380.414    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)       -0.212   378.683    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.683    
                         arrival time                        -380.414    
  -------------------------------------------------------------------
                         slack                                 -1.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.665%)  route 0.576ns (80.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.576     0.222    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.075     0.154    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.148ns (22.122%)  route 0.521ns (77.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.521     0.175    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.023     0.103    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.553%)  route 0.580ns (80.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.580     0.227    mhp_axd1362/spi_sync/D[2]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.071     0.151    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.630%)  route 0.616ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.616     0.262    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.078     0.157    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.194%)  route 0.634ns (81.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.634     0.281    mhp_axd1362/spi_sync/D[0]
    SLICE_X2Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.249     0.081    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.064     0.145    mhp_axd1362/spi_sync/y_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.180%)  route 0.617ns (82.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.617     0.251    mhp_axd1362/spi_sync/D[5]
    SLICE_X1Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.249     0.081    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.025     0.106    mhp_axd1362/spi_sync/y_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.148ns (20.289%)  route 0.581ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.581     0.236    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X6Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X6Y3           FDRE (Hold_fdre_C_D)         0.010     0.089    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.285%)  route 0.630ns (81.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.630     0.277    mhp_axd1362/spi_sync/D[11]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.046     0.126    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.461%)  route 0.666ns (82.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y5           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.666     0.314    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][0]
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.078     0.158    mhp_axd1362/spi_sync/z_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.928%)  route 0.628ns (83.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.628     0.262    mhp_axd1362/spi_sync/D[4]
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.249     0.081    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.022     0.103    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.095    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.095    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.095    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.095    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.397%)  route 0.576ns (75.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=2, routed)           0.576     0.195    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.240 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.240    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.092     0.101    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[20]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[20]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[21]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[21]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[22]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[22]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[23]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[23]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.122%)  route 0.500ns (72.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.665    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y13          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=11, routed)          0.353    -0.004    delayWorldPixel/soft_rst
    SLICE_X11Y6          LUT5 (Prop_lut5_I0_O)        0.045     0.041 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.146     0.187    maze_bot/soft_reset_reg_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.122%)  route 0.500ns (72.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.665    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y13          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=11, routed)          0.353    -0.004    delayWorldPixel/soft_rst
    SLICE_X11Y6          LUT5 (Prop_lut5_I0_O)        0.045     0.041 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.146     0.187    maze_bot/soft_reset_reg_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.397%)  route 0.576ns (75.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=2, routed)           0.576     0.195    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.240 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.240    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.092     0.099    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[20]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[20]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[21]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[21]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[22]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[22]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[23]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[23]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.122%)  route 0.500ns (72.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.665    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y13          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=11, routed)          0.353    -0.004    delayWorldPixel/soft_rst
    SLICE_X11Y6          LUT5 (Prop_lut5_I0_O)        0.045     0.041 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.146     0.187    maze_bot/soft_reset_reg_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.122%)  route 0.500ns (72.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.665    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y13          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=11, routed)          0.353    -0.004    delayWorldPixel/soft_rst
    SLICE_X11Y6          LUT5 (Prop_lut5_I0_O)        0.045     0.041 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.146     0.187    maze_bot/soft_reset_reg_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 1.678ns (17.818%)  route 7.739ns (82.182%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.809     5.775    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.899 r  maze_bot/map_col[0]_i_7/O
                         net (fo=1, routed)           0.701     6.600    maze_bot/map_col[0]_i_7_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  maze_bot/map_col[0]_i_3/O
                         net (fo=3, routed)           0.599     7.323    maze_bot/map_col[0]_i_3_n_0
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.124     7.447 f  maze_bot/map_col[3]_i_10/O
                         net (fo=3, routed)           1.125     8.572    maze_bot/map_col_reg[2]
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.696 r  maze_bot/read2_i_1/O
                         net (fo=1, routed)           0.000     8.696    icon1/pixel_column_reg[9]
    SLICE_X32Y5          FDRE                                         r  icon1/read2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X32Y5          FDRE                                         r  icon1/read2_reg/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)        0.029    12.512    icon1/read2_reg
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 1.704ns (18.586%)  route 7.464ns (81.414%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.360     1.096    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.220 f  maze_bot/map_col[3]_i_22/O
                         net (fo=2, routed)           0.885     2.105    maze_bot/map_col[3]_i_22_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.229 f  maze_bot/map_row[3]_i_8/O
                         net (fo=94, routed)          0.856     3.085    maze_bot/p_0_in_0[0]
    SLICE_X18Y1          LUT3 (Prop_lut3_I2_O)        0.124     3.209 r  maze_bot/map_row[1]_i_39/O
                         net (fo=19, routed)          0.931     4.140    maze_bot/map_row_reg[1]_3
    SLICE_X20Y1          LUT6 (Prop_lut6_I2_O)        0.124     4.264 r  maze_bot/map_row[3]_i_43/O
                         net (fo=2, routed)           0.997     5.261    maze_bot/map_row[3]_i_43_n_0
    SLICE_X20Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.385 f  maze_bot/map_row[3]_i_20/O
                         net (fo=1, routed)           0.734     6.119    dtg/pixel_row_reg[7]_1
    SLICE_X22Y4          LUT5 (Prop_lut5_I1_O)        0.150     6.269 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.594     6.863    maze_bot/pixel_row_reg[11]_2
    SLICE_X24Y4          LUT4 (Prop_lut4_I1_O)        0.326     7.189 r  maze_bot/map_row[3]_i_2/O
                         net (fo=2, routed)           1.107     8.296    maze_bot/map_row[3]_i_2_n_0
    SLICE_X26Y4          LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  maze_bot/map_row[3]_i_1/O
                         net (fo=1, routed)           0.000     8.448    icon1/pixel_row_reg[9][3]
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[3]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.075    12.560    icon1/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 1.678ns (18.489%)  route 7.398ns (81.511%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 f  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 r  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          1.081     4.772    maze_bot/map_row_reg[1]_0
    SLICE_X25Y1          LUT6 (Prop_lut6_I2_O)        0.326     5.098 f  maze_bot/map_row[1]_i_30/O
                         net (fo=4, routed)           1.009     6.107    maze_bot/map_row[1]_i_30_n_0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.231 f  maze_bot/read1_i_7/O
                         net (fo=1, routed)           0.659     6.890    maze_bot/read1_i_7_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.014 r  maze_bot/read1_i_4/O
                         net (fo=1, routed)           0.443     7.457    maze_bot/read1_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.581 r  maze_bot/read1_i_2/O
                         net (fo=1, routed)           0.651     8.232    maze_bot/read1_i_2_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  maze_bot/read1_i_1/O
                         net (fo=1, routed)           0.000     8.356    icon1/pixel_row_reg[11]
    SLICE_X26Y4          FDRE                                         r  icon1/read1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/read1_reg/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/read1_reg
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 1.678ns (18.752%)  route 7.270ns (81.248%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 f  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          0.715     4.405    maze_bot/map_row_reg[1]_0
    SLICE_X23Y3          LUT5 (Prop_lut5_I3_O)        0.326     4.731 f  maze_bot/map_row[1]_i_43/O
                         net (fo=2, routed)           0.862     5.594    maze_bot/map_row[1]_i_43_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.718 f  maze_bot/map_row[1]_i_28/O
                         net (fo=1, routed)           0.639     6.357    dtg/pixel_row_reg[7]_2
    SLICE_X23Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.481 r  dtg/map_row[1]_i_12/O
                         net (fo=2, routed)           0.833     7.314    maze_bot/pixel_row_reg[11]_3
    SLICE_X25Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  maze_bot/map_row[0]_i_4/O
                         net (fo=1, routed)           0.667     8.105    maze_bot/map_row[0]_i_4_n_0
    SLICE_X25Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.229 r  maze_bot/map_row[0]_i_1/O
                         net (fo=1, routed)           0.000     8.229    icon1/pixel_row_reg[9][0]
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[0]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 1.678ns (18.806%)  route 7.245ns (81.194%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 f  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          0.715     4.405    maze_bot/map_row_reg[1]_0
    SLICE_X23Y3          LUT5 (Prop_lut5_I3_O)        0.326     4.731 f  maze_bot/map_row[1]_i_43/O
                         net (fo=2, routed)           0.862     5.594    maze_bot/map_row[1]_i_43_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.718 f  maze_bot/map_row[1]_i_28/O
                         net (fo=1, routed)           0.639     6.357    dtg/pixel_row_reg[7]_2
    SLICE_X23Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.481 r  dtg/map_row[1]_i_12/O
                         net (fo=2, routed)           0.831     7.312    dtg/map_row_reg[1]_1
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  dtg/map_row[1]_i_4/O
                         net (fo=1, routed)           0.643     8.079    maze_bot/pixel_row_reg[11]_1
    SLICE_X25Y4          LUT5 (Prop_lut5_I3_O)        0.124     8.203 r  maze_bot/map_row[1]_i_1/O
                         net (fo=1, routed)           0.000     8.203    icon1/pixel_row_reg[9][1]
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[1]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.029    12.514    icon1/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 1.448ns (16.408%)  route 7.377ns (83.592%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.360     1.096    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  maze_bot/map_col[3]_i_22/O
                         net (fo=2, routed)           0.885     2.105    maze_bot/map_col[3]_i_22_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.229 r  maze_bot/map_row[3]_i_8/O
                         net (fo=94, routed)          0.798     3.027    dtg/p_0_in_0[0]
    SLICE_X19Y0          LUT6 (Prop_lut6_I2_O)        0.124     3.151 f  dtg/map_row[3]_i_88/O
                         net (fo=2, routed)           0.857     4.008    dtg/read1_reg_8
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124     4.132 f  dtg/map_row[2]_i_24/O
                         net (fo=1, routed)           0.953     5.084    maze_bot/pixel_row_reg[4]_0
    SLICE_X20Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.208 f  maze_bot/map_row[2]_i_10/O
                         net (fo=1, routed)           0.706     5.914    dtg/pixel_row_reg[7]_3
    SLICE_X21Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.038 f  dtg/map_row[2]_i_3/O
                         net (fo=4, routed)           1.002     7.040    dtg/read1_reg_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  dtg/map_row[2]_i_2/O
                         net (fo=2, routed)           0.817     7.981    maze_bot/pixel_row_reg[9]
    SLICE_X26Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.105 r  maze_bot/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000     8.105    icon1/pixel_row_reg[9][2]
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[2]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.678ns (19.038%)  route 7.136ns (80.962%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 f  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.603     5.569    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.693 f  maze_bot/map_col[0]_i_15/O
                         net (fo=1, routed)           0.611     6.305    dtg/pixel_column_reg[8]_5
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.429 f  dtg/map_col[0]_i_6/O
                         net (fo=4, routed)           0.587     7.016    dtg/map_col_reg[0]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.140 f  dtg/map_col[3]_i_8/O
                         net (fo=2, routed)           0.829     7.968    maze_bot/pixel_column_reg[11]
    SLICE_X31Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.092 r  maze_bot/map_col[2]_i_1/O
                         net (fo=1, routed)           0.000     8.092    icon1/D[2]
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[2]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.031    12.514    icon1/map_col_reg[2]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 1.678ns (19.142%)  route 7.088ns (80.858%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.809     5.775    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.899 r  maze_bot/map_col[0]_i_7/O
                         net (fo=1, routed)           0.701     6.600    maze_bot/map_col[0]_i_7_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  maze_bot/map_col[0]_i_3/O
                         net (fo=3, routed)           0.599     7.323    maze_bot/map_col[0]_i_3_n_0
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.124     7.447 f  maze_bot/map_col[3]_i_10/O
                         net (fo=3, routed)           0.473     7.920    dtg/pixel_column_reg[9]_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.124     8.044 r  dtg/map_col[3]_i_2/O
                         net (fo=1, routed)           0.000     8.044    icon1/D[3]
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[3]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.029    12.512    icon1/map_col_reg[3]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.678ns (19.297%)  route 7.018ns (80.703%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.623     5.590    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.714 r  maze_bot/map_col[3]_i_34/O
                         net (fo=3, routed)           0.624     6.338    dtg/pixel_column_reg[8]_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.462 f  dtg/map_col[1]_i_14/O
                         net (fo=2, routed)           0.815     7.277    dtg/map_col[1]_i_14_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.401 f  dtg/map_col[1]_i_5/O
                         net (fo=1, routed)           0.449     7.850    maze_bot/pixel_column_reg[8]
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  maze_bot/map_col[1]_i_1/O
                         net (fo=1, routed)           0.000     7.974    icon1/D[1]
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[1]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X33Y5          FDSE (Setup_fdse_C_D)        0.031    12.514    icon1/map_col_reg[1]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.750ns (21.937%)  route 6.228ns (78.063%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 f  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 r  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 r  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         0.942     3.323    maze_bot/map_col_reg[3]
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.447 f  maze_bot/map_col[3]_i_19/O
                         net (fo=14, routed)          0.832     4.279    maze_bot/map_col_reg[3]_6
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.403 r  maze_bot/map_col[3]_i_11/O
                         net (fo=6, routed)           0.608     5.010    dtg/LocX_reg_reg[6]_0
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.124     5.134 r  dtg/map_col[3]_i_30/O
                         net (fo=1, routed)           0.000     5.134    dtg/map_col[3]_i_30_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.684 f  dtg/map_col_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.759     6.443    dtg/map_col_reg[3]_i_7_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.567 r  dtg/map_col[3]_i_1/O
                         net (fo=5, routed)           0.688     7.256    icon1/SS[0]
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[0]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X33Y5          FDSE (Setup_fdse_C_S)       -0.429    12.054    icon1/map_col_reg[0]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  4.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocY_reg_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.285    maze_bot/prev_LocY_reg[3]
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  maze_bot/LocY_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    maze_bot/p_0_in__0__0[3]
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X15Y6          FDRE (Hold_fdre_C_D)         0.091    -0.332    maze_bot/LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/prev_LocX_reg_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.274    maze_bot/prev_LocX_reg[1]
    SLICE_X17Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  maze_bot/LocX_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    maze_bot/p_0_in__1[1]
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.084    -0.424    
    SLICE_X17Y6          FDRE (Hold_fdre_C_D)         0.092    -0.332    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.425%)  route 0.150ns (51.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          0.150    -0.233    maze_bot/HRDATA_reg[22][3]
    SLICE_X17Y9          FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y9          FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X17Y9          FDRE (Hold_fdre_C_D)         0.070    -0.355    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.582%)  route 0.162ns (53.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          0.162    -0.220    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X13Y6          FDRE (Hold_fdre_C_D)         0.072    -0.351    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.906%)  route 0.141ns (43.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X18Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/prev_LocX_reg_reg[6]/Q
                         net (fo=2, routed)           0.141    -0.243    maze_bot/prev_LocX_reg[6]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  maze_bot/LocX_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    maze_bot/p_0_in__1[6]
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X17Y7          FDSE (Hold_fdse_C_D)         0.092    -0.333    maze_bot/LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  maze_bot/prev_LocX_reg_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.289    maze_bot/prev_LocX_reg[5]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.099    -0.190 r  maze_bot/LocX_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    maze_bot/p_0_in__1[5]
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.092    -0.333    maze_bot/LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.969%)  route 0.179ns (49.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocY_reg_reg[2]/Q
                         net (fo=1, routed)           0.179    -0.203    maze_bot/prev_LocY_reg[2]
    SLICE_X16Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  maze_bot/LocY_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    maze_bot/p_0_in__0__0[2]
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.084    -0.402    
    SLICE_X16Y4          FDRE (Hold_fdre_C_D)         0.092    -0.310    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.065%)  route 0.186ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.186    -0.197    maze_bot/HRDATA_reg[22][5]
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.075    -0.350    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    dtg/CLK
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  dtg/pixel_column_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.215    dtg/pixel_column[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I1_O)        0.042    -0.173 r  dtg/pixel_column[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    dtg/pixel_column_0[1]
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    dtg/CLK
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.107    -0.334    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.028%)  route 0.158ns (45.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=13, routed)          0.158    -0.223    maze_bot/ball_direction_internal[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.178 r  maze_bot/internal_ball_direction[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    maze_bot/internal_ball_direction[1]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.235    -0.523    
                         clock uncertainty            0.084    -0.439    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.092    -0.347    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -2.319ns,  Total Violation     -126.934ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.108    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.108    mhp_axd1362/SPI_driver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.108    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.108    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 fall@2180.741ns - clk_out1_clk_wiz_0 rise@2180.000ns)
  Data Path Delay:        2.074ns  (logic 0.580ns (27.967%)  route 1.494ns (72.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 2179.491 - 2180.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 2179.358 - 2180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2180.000  2180.000 r  
    E3                                                0.000  2180.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2181.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2182.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  2175.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2177.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2177.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  2179.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  2179.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  2180.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  2180.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.834  2181.432    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                   2180.741  2180.741 f  
    E3                                                0.000  2180.741 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2182.152 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2183.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  2175.990 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  2177.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2177.720 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  2179.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.395  2179.886    
                         clock uncertainty           -0.254  2179.633    
    SLICE_X2Y5           FDRE (Setup_fdre_C_R)       -0.519  2179.114    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                       2179.114    
                         arrival time                       -2181.432    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.299ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.049ns  (logic 0.580ns (28.301%)  route 1.469ns (71.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.810  4741.408    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X6Y1           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.408    
  -------------------------------------------------------------------
                         slack                                 -2.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -2.319ns,  Total Violation     -126.934ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.108    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.108    mhp_axd1362/SPI_driver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.108    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.108    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 fall@2180.741ns - clk_out1_clk_wiz_0_1 rise@2180.000ns)
  Data Path Delay:        2.074ns  (logic 0.580ns (27.967%)  route 1.494ns (72.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 2179.491 - 2180.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 2179.358 - 2180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   2180.000  2180.000 r  
    E3                                                0.000  2180.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2181.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2182.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  2175.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2177.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2177.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  2179.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  2179.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  2180.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  2180.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.834  2181.432    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                   2180.741  2180.741 f  
    E3                                                0.000  2180.741 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2182.152 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2183.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  2175.990 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  2177.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2177.720 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  2179.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.395  2179.886    
                         clock uncertainty           -0.254  2179.633    
    SLICE_X2Y5           FDRE (Setup_fdre_C_R)       -0.519  2179.114    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                       2179.114    
                         arrival time                       -2181.432    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.299ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.049ns  (logic 0.580ns (28.301%)  route 1.469ns (71.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.810  4741.408    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.254  4739.632    
    SLICE_X6Y1           FDRE (Setup_fdre_C_R)       -0.524  4739.108    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.108    
                         arrival time                       -4741.408    
  -------------------------------------------------------------------
                         slack                                 -2.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.092    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.066    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.101ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.890ns (19.194%)  route 3.747ns (80.806%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 93.565 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.959     1.836    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.960 f  mhp_axd1362/SPI_driver/MOSI_i_8/O
                         net (fo=1, routed)           0.774     2.734    mhp_axd1362/SPI_driver/MOSI_i_8_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.858 r  mhp_axd1362/SPI_driver/MOSI_i_5/O
                         net (fo=1, routed)           1.014     3.872    mhp_axd1362/SPI_driver/MOSI_i_5_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     3.996 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.996    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771    93.565    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.149    
                         clock uncertainty           -0.134    94.015    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.082    94.097    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.097    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 90.101    

Slack (MET) :             92.065ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.715ns (29.660%)  route 1.696ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 93.565 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.419    -0.222 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.075     0.853    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.296     1.149 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.621     1.770    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771    93.565    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.133    
                         clock uncertainty           -0.134    93.999    
    SLICE_X2Y5           FDRE (Setup_fdre_C_CE)      -0.164    93.835    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.835    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                 92.065    

Slack (MET) :             185.415ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.766ns (19.256%)  route 3.212ns (80.744%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 f  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.741     1.618    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.742 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2/O
                         net (fo=2, routed)           0.950     2.693    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I1_O)        0.124     2.817 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.520     3.337    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X5Y2           FDSE (Setup_fdse_C_D)       -0.062   188.752    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                        188.752    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                185.415    

Slack (MET) :             185.496ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.760ns (20.082%)  route 3.025ns (79.918%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 f  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.741     1.618    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.742 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2/O
                         net (fo=2, routed)           0.767     2.509    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.118     2.627 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1/O
                         net (fo=1, routed)           0.517     3.144    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1_n_0
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.609   188.989    
                         clock uncertainty           -0.134   188.855    
    SLICE_X2Y3           FDSE (Setup_fdse_C_D)       -0.215   188.640    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                        188.640    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                185.496    

Slack (MET) :             185.502ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.704ns (18.095%)  route 3.187ns (81.905%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           1.340     2.596    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.720 r  mhp_axd1362/SPI_driver/accel_data[0]_i_1/O
                         net (fo=1, routed)           0.530     3.250    mhp_axd1362/SPI_driver/accel_data[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.062   188.752    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.752    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                185.502    

Slack (MET) :             185.895ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.704ns (20.038%)  route 2.809ns (79.962%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           1.150     2.406    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.530 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.343     2.873    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.047   188.767    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.767    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                185.895    

Slack (MET) :             185.959ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.704ns (20.390%)  route 2.749ns (79.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           0.649     1.905    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.029 r  mhp_axd1362/SPI_driver/accel_data[3]_i_1/O
                         net (fo=1, routed)           0.783     2.812    mhp_axd1362/SPI_driver/accel_data[3]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.043   188.771    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.771    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                185.959    

Slack (MET) :             185.973ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.704ns (19.780%)  route 2.855ns (80.220%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.678     1.493    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2/O
                         net (fo=5, routed)           1.177     2.794    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     2.918 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.000     2.918    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.077   188.891    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                        188.891    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                185.973    

Slack (MET) :             185.988ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.730ns (20.362%)  route 2.855ns (79.638%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.678     1.493    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2/O
                         net (fo=5, routed)           1.177     2.794    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I2_O)        0.150     2.944 r  mhp_axd1362/SPI_driver/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.944    mhp_axd1362/SPI_driver/instruction_reg[0]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.118   188.932    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        188.932    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                185.988    

Slack (MET) :             186.169ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.733%)  route 2.516ns (81.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.871     1.686    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.810 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.645     2.455    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.584   188.963    
                         clock uncertainty           -0.134   188.829    
    SLICE_X5Y4           FDRE (Setup_fdre_C_CE)      -0.205   188.624    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                186.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.782%)  route 0.126ns (47.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.126    -0.227    mhp_axd1362/SPI_driver/roundDone
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.134    -0.321    
    SLICE_X2Y3           FDSE (Hold_fdse_C_D)         0.053    -0.268    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.681%)  route 0.149ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.149    -0.204    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.134    -0.344    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.071    -0.273    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.481%)  route 0.183ns (56.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.183    -0.169    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.134    -0.322    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.075    -0.247    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.793%)  route 0.131ns (48.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.131    -0.221    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.134    -0.347    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.047    -0.300    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.401%)  route 0.170ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.170    -0.183    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.134    -0.347    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.071    -0.276    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.047%)  route 0.172ns (54.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.181    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.134    -0.322    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.047    -0.275    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=17, routed)          0.101    -0.265    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.098    -0.167 r  mhp_axd1362/SPI_driver/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    mhp_axd1362/SPI_driver/counter[2]_i_1_n_0
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
                         clock pessimism              0.233    -0.494    
                         clock uncertainty            0.134    -0.360    
    SLICE_X5Y2           FDSE (Hold_fdse_C_D)         0.091    -0.269    mhp_axd1362/SPI_driver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/rw_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.164    -0.330 r  mhp_axd1362/SPI_driver/rw_reg/Q
                         net (fo=3, routed)           0.149    -0.180    mhp_axd1362/SPI_driver/rw_reg_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.135 r  mhp_axd1362/SPI_driver/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.135    mhp_axd1362/SPI_driver/rw_i_1_n_0
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.233    -0.494    
                         clock uncertainty            0.134    -0.360    
    SLICE_X2Y3           FDSE (Hold_fdse_C_D)         0.121    -0.239    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.238%)  route 0.193ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.193    -0.160    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.134    -0.344    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.071    -0.273    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.038%)  route 0.203ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.203    -0.150    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.134    -0.347    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.075    -0.272    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.120ns  (logic 4.040ns (21.130%)  route 15.080ns (78.870%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.735    17.038    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.162 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.204    18.365    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.102ns  (logic 4.040ns (21.150%)  route 15.062ns (78.850%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.735    17.038    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X41Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.162 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.185    18.347    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.347    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 4.040ns (21.195%)  route 15.021ns (78.805%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.655    16.958    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X40Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.082 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.225    18.306    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.061ns  (logic 4.040ns (21.195%)  route 15.021ns (78.805%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.655    16.958    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X40Y22         LUT4 (Prop_lut4_I3_O)        0.124    17.082 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.225    18.306    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.768ns  (logic 4.112ns (21.909%)  route 14.656ns (78.091%))
  Logic Levels:           26  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.326    15.714 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.431    16.146    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124    16.270 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.744    18.014    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[6][5]
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.544    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                         -18.014    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.768ns  (logic 4.112ns (21.909%)  route 14.656ns (78.091%))
  Logic Levels:           26  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=15)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 18.704 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.326    15.714 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.431    16.146    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X53Y18         LUT5 (Prop_lut5_I2_O)        0.124    16.270 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__5/O
                         net (fo=8, routed)           1.744    18.014    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[6][5]
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.724    18.704    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.200    
                         clock uncertainty           -0.090    19.110    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.544    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                         -18.014    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.852ns  (logic 4.040ns (21.431%)  route 14.812ns (78.569%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.958    17.261    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X59Y10         LUT4 (Prop_lut4_I3_O)        0.124    17.385 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.712    18.097    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.261    
                         clock uncertainty           -0.090    19.171    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.639    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.639    
                         arrival time                         -18.097    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 4.340ns (23.125%)  route 14.427ns (76.875%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.352    15.740 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.794    16.534    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326    16.860 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           1.152    18.013    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.259    
                         clock uncertainty           -0.090    19.169    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.603    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.767ns  (logic 4.340ns (23.125%)  route 14.427ns (76.875%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.346    12.676    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.800 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.172    12.972    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.096 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.476    13.573    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.697 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.770    14.467    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.118    14.585 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.804    15.388    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.352    15.740 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.794    16.534    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X55Y23         LUT5 (Prop_lut5_I3_O)        0.326    16.860 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           1.152    18.013    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.711    18.691    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.259    
                         clock uncertainty           -0.090    19.169    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.603    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.603    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.797ns  (logic 4.040ns (21.492%)  route 14.757ns (78.507%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=16)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.785    -0.755    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X52Y20         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.299 r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.281     0.982    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X53Y24         LUT5 (Prop_lut5_I3_O)        0.152     1.134 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.884     2.018    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X53Y24         LUT6 (Prop_lut6_I0_O)        0.332     2.350 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.455     2.806    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X53Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.930 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.437     3.366    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124     3.490 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.356     3.846    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.970 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[3]_i_6__15/O
                         net (fo=30, routed)          0.458     4.428    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[2]
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.552 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.594     5.146    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.270 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.275     5.545    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     5.669 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.354     6.023    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.147 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.503     6.649    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.773 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.303     7.076    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.200 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.414     7.614    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.738 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.500     8.238    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.362 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.326     8.688    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X45Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.812 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.872     9.685    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.809 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.495    10.304    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X40Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.428 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    10.765    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.367    11.256    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.264    11.645    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y26         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.437    12.206    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.330 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.349    12.679    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.803 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.527    13.330    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X44Y25         LUT5 (Prop_lut5_I1_O)        0.124    13.454 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.428    13.882    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.006 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.185    14.192    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X48Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.316 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          0.871    15.187    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X50Y22         LUT5 (Prop_lut5_I2_O)        0.124    15.311 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__216/O
                         net (fo=5, routed)           0.868    16.179    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    16.303 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.562    16.865    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           1.053    18.043    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.302    
                         clock uncertainty           -0.090    19.212    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.680    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                         -18.043    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.659    -0.505    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/clk_out1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync1/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.308    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]_1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.933    -0.740    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/clk_out1
    SLICE_X5Y22          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]/C
                         clock pessimism              0.236    -0.505    
                         clock uncertainty            0.090    -0.415    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.078    -0.337    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/_data_rdy_sync2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.627    -0.537    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.340    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.899    -0.774    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X35Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.238    -0.537    
                         clock uncertainty            0.090    -0.447    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.075    -0.372    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.905    -0.768    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.533    
                         clock uncertainty            0.090    -0.443    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.075    -0.368    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.622    -0.542    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.345    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.895    -0.778    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X49Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.542    
                         clock uncertainty            0.090    -0.452    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.071    -0.381    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.631    -0.533    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.905    -0.768    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X23Y29         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.533    
                         clock uncertainty            0.090    -0.443    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.071    -0.372    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 debounce/shift_swtch3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y8           FDRE                                         r  debounce/shift_swtch3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_swtch3_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.301    debounce/shift_swtch3[3]
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/swtch_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/swtch_db[3]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  debounce/swtch_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y8           FDRE                                         r  debounce/swtch_db_reg[3]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.090    -0.392    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.092    -0.300    debounce/swtch_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.165%)  route 0.339ns (61.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.571    -0.593    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y50         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[12]/Q
                         net (fo=2, routed)           0.172    -0.258    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[12]
    SLICE_X32Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.213 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[12]_i_1__53/O
                         net (fo=2, routed)           0.167    -0.046    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[12]
    SLICE_X31Y49         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.913    -0.760    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X31Y49         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.504    -0.256    
                         clock uncertainty            0.090    -0.167    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.075    -0.092    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.572    -0.592    mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y53         FDRE                                         r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  mfp_sys/top/udi/_rt_s1_31_0_/cregister/cregister/q_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.397    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/D[5]
    SLICE_X29Y53         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.842    -0.831    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X29Y53         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.090    -0.490    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.046    -0.444    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X4Y8           FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.301    debounce/shift_pb4[3]
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X5Y8           FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.090    -0.393    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.091    -0.302    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X29Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/Q[1]
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[9]_i_1__72/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[9]
    SLICE_X28Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.908    -0.765    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X28Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.090    -0.427    
    SLICE_X28Y13         FDRE (Hold_fdre_C_D)         0.092    -0.335    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.673ns  (logic 0.842ns (22.923%)  route 2.831ns (77.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.419    13.033 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=82, routed)          1.894    14.927    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][0]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.299    15.226 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.937    16.163    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[8]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    16.287 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    16.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.081    19.018    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         19.018    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.334ns  (logic 0.704ns (21.113%)  route 2.630ns (78.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=13, routed)          1.929    14.999    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.701    15.824    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.124    15.948 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.948    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.029    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.948    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.203ns  (logic 0.580ns (18.110%)  route 2.623ns (81.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=37, routed)          2.623    15.691    maze_bot/HRDATA_reg[22][4]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.815 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X12Y8          FDCE (Setup_fdce_C_D)        0.077    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.704%)  route 2.266ns (76.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y5          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=74, routed)          1.542    14.612    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][1]
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124    14.736 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[9]_i_2/O
                         net (fo=1, routed)           0.724    15.460    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[9]
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.584 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    18.968    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.747%)  route 2.141ns (75.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=13, routed)          1.383    14.452    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I1_O)        0.124    14.576 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_2/O
                         net (fo=1, routed)           0.758    15.334    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.124    15.458 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.458    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.079    19.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.575%)  route 2.108ns (78.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    13.068 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          2.108    15.176    maze_bot/HRDATA_reg[22][3]
    SLICE_X13Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.300 r  maze_bot/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    15.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][19]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X13Y8          FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.636ns  (logic 0.704ns (26.707%)  route 1.932ns (73.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=12, routed)          1.142    14.212    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[2]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.124    14.336 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_2/O
                         net (fo=1, routed)           0.790    15.126    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_2_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124    15.250 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.032    18.969    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.634ns  (logic 0.704ns (26.724%)  route 1.930ns (73.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.244    14.313    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][3]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    14.437 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_4/O
                         net (fo=1, routed)           0.687    15.124    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_4_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.248 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    15.248    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][11]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    18.968    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.673ns  (logic 0.704ns (26.339%)  route 1.969ns (73.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=69, routed)          1.409    14.478    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124    14.602 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[10]_i_2/O
                         net (fo=1, routed)           0.560    15.161    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[10]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.285 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.285    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.077    19.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.589ns  (logic 0.580ns (22.398%)  route 2.009ns (77.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X16Y5          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=22, routed)          2.009    15.078    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][5]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.202 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    15.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][13]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.208    18.935    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.029    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  3.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.176%)  route 0.653ns (77.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y5          FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=66, routed)          0.653     0.270    maze_bot/HRDATA_reg[22][2]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.315 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.140%)  route 0.654ns (77.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.654     0.270    maze_bot/HRDATA_reg[22][5]
    SLICE_X13Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.315 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.213%)  route 0.691ns (78.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X16Y5          FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=20, routed)          0.691     0.308    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][6]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.045     0.353 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.353    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][14]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.208     0.035    
    SLICE_X7Y10          FDCE (Hold_fdce_C_D)         0.092     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.254ns (28.834%)  route 0.627ns (71.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.398     0.039    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/mazeEnd
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.084 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.229     0.313    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[5]
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.091     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.254ns (28.550%)  route 0.636ns (71.450%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/deadlock_reg/Q
                         net (fo=5, routed)           0.416     0.057    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/deadlock
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.045     0.102 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.220     0.322    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X4Y7           FDCE (Hold_fdce_C_D)         0.092     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.201%)  route 0.691ns (78.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X16Y5          FDRE                                         r  maze_bot/LocY_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocY_reg_reg[4]/Q
                         net (fo=45, routed)          0.691     0.309    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][4]
    SLICE_X11Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.354 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.354    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][12]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.298%)  route 0.730ns (79.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=19, routed)          0.730     0.347    maze_bot/HRDATA_reg[22][6]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.392    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.730%)  route 0.711ns (79.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=76, routed)          0.711     0.329    maze_bot/HRDATA_reg[22][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.374 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.374    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.091     0.097    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.287%)  route 0.731ns (79.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y5          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=57, routed)          0.731     0.348    maze_bot/HRDATA_reg[22][0]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.393 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.393    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.254ns (26.371%)  route 0.709ns (73.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.411     0.052    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/hitMazeWall
    SLICE_X6Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.097 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_4/O
                         net (fo=1, routed)           0.298     0.396    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.441 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X5Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.091     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.831ns,  Total Violation      -62.530ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.831ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.889ns  (logic 0.419ns (22.183%)  route 1.470ns (77.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.470   380.507    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.215   378.677    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.507    
  -------------------------------------------------------------------
                         slack                                 -1.831    

Slack (VIOLATED) :        -1.791ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.850ns  (logic 0.419ns (22.643%)  route 1.431ns (77.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 378.751 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.431   380.469    mhp_axd1362/spi_sync/D[7]
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.772   378.751    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.147    
                         clock uncertainty           -0.254   378.893    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)       -0.215   378.678    mhp_axd1362/spi_sync/y_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.678    
                         arrival time                        -380.469    
  -------------------------------------------------------------------
                         slack                                 -1.791    

Slack (VIOLATED) :        -1.789ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.843ns  (logic 0.478ns (25.933%)  route 1.365ns (74.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478   379.097 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.365   380.462    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.219   378.673    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.673    
                         arrival time                        -380.462    
  -------------------------------------------------------------------
                         slack                                 -1.789    

Slack (VIOLATED) :        -1.779ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.835ns  (logic 0.478ns (26.046%)  route 1.357ns (73.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.478   379.097 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           1.357   380.454    mhp_axd1362/spi_sync/roundDD
    SLICE_X3Y3           FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y3           FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)       -0.217   378.675    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                        378.675    
                         arrival time                        -380.454    
  -------------------------------------------------------------------
                         slack                                 -1.779    

Slack (VIOLATED) :        -1.760ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.813ns  (logic 0.419ns (23.105%)  route 1.394ns (76.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.394   380.432    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X3Y6           FDRE (Setup_fdre_C_D)       -0.220   378.672    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.672    
                         arrival time                        -380.432    
  -------------------------------------------------------------------
                         slack                                 -1.760    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.092%)  route 1.396ns (76.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y1           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.396   380.433    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.215   378.677    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.433    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.798ns  (logic 0.419ns (23.300%)  route 1.379ns (76.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.379   380.417    mhp_axd1362/spi_sync/D[9]
    SLICE_X7Y3           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y3           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.215   378.676    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.417    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.795ns  (logic 0.419ns (23.336%)  route 1.376ns (76.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.376   380.414    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][10]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.254   378.892    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.215   378.677    mhp_axd1362/spi_sync/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.414    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.648%)  route 1.353ns (76.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.353   380.390    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][8]
    SLICE_X4Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)       -0.237   378.654    mhp_axd1362/spi_sync/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.654    
                         arrival time                        -380.390    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.796ns  (logic 0.419ns (23.323%)  route 1.377ns (76.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.377   380.414    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)       -0.212   378.679    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.679    
                         arrival time                        -380.414    
  -------------------------------------------------------------------
                         slack                                 -1.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.665%)  route 0.576ns (80.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.576     0.222    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.075     0.158    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.148ns (22.122%)  route 0.521ns (77.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.521     0.175    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.023     0.107    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.553%)  route 0.580ns (80.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.580     0.227    mhp_axd1362/spi_sync/D[2]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.071     0.155    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.630%)  route 0.616ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.616     0.262    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.078     0.161    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.194%)  route 0.634ns (81.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.634     0.281    mhp_axd1362/spi_sync/D[0]
    SLICE_X2Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.254     0.085    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.064     0.149    mhp_axd1362/spi_sync/y_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.180%)  route 0.617ns (82.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.617     0.251    mhp_axd1362/spi_sync/D[5]
    SLICE_X1Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.254     0.085    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.025     0.110    mhp_axd1362/spi_sync/y_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.148ns (20.289%)  route 0.581ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.581     0.236    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X6Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X6Y3           FDRE (Hold_fdre_C_D)         0.010     0.093    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.285%)  route 0.630ns (81.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.630     0.277    mhp_axd1362/spi_sync/D[11]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.046     0.130    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.461%)  route 0.666ns (82.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y5           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.666     0.314    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][0]
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.254     0.084    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.078     0.162    mhp_axd1362/spi_sync/z_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.928%)  route 0.628ns (83.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.628     0.262    mhp_axd1362/spi_sync/D[4]
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.254     0.085    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.022     0.107    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.673ns  (logic 0.842ns (22.923%)  route 2.831ns (77.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.419    13.033 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=82, routed)          1.894    14.927    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][0]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.299    15.226 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.937    16.163    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[8]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    16.287 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    16.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][8]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.081    19.018    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         19.018    
                         arrival time                         -16.287    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.334ns  (logic 0.704ns (21.113%)  route 2.630ns (78.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=13, routed)          1.929    14.999    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[0]
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.124    15.123 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.701    15.824    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.124    15.948 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.948    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][0]
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.029    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.948    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.203ns  (logic 0.580ns (18.110%)  route 2.623ns (81.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=37, routed)          2.623    15.691    maze_bot/HRDATA_reg[22][4]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.815 r  maze_bot/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    15.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][20]
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X12Y8          FDCE (Setup_fdce_C_D)        0.077    18.935    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.935    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.970ns  (logic 0.704ns (23.704%)  route 2.266ns (76.296%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y5          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=74, routed)          1.542    14.612    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][1]
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124    14.736 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[9]_i_2/O
                         net (fo=1, routed)           0.724    15.460    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[9]
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.584 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][9]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    18.968    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -15.584    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.845ns  (logic 0.704ns (24.747%)  route 2.141ns (75.253%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=13, routed)          1.383    14.452    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[1]
    SLICE_X5Y7           LUT4 (Prop_lut4_I1_O)        0.124    14.576 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_2/O
                         net (fo=1, routed)           0.758    15.334    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_2_n_0
    SLICE_X6Y6           LUT6 (Prop_lut6_I4_O)        0.124    15.458 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.458    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][1]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.079    19.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.575%)  route 2.108ns (78.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    12.612    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    13.068 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          2.108    15.176    maze_bot/HRDATA_reg[22][3]
    SLICE_X13Y8          LUT2 (Prop_lut2_I0_O)        0.124    15.300 r  maze_bot/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000    15.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][19]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.208    18.858    
    SLICE_X13Y8          FDCE (Setup_fdce_C_D)        0.029    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.636ns  (logic 0.704ns (26.707%)  route 1.932ns (73.293%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=12, routed)          1.142    14.212    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ball_direction_internal[2]
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.124    14.336 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_2/O
                         net (fo=1, routed)           0.790    15.126    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_2_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124    15.250 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.250    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][2]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.032    18.969    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.634ns  (logic 0.704ns (26.724%)  route 1.930ns (73.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    12.614    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    13.070 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.244    14.313    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][3]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.124    14.437 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_4/O
                         net (fo=1, routed)           0.687    15.124    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_4_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.248 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000    15.248    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][11]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.031    18.968    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.673ns  (logic 0.704ns (26.339%)  route 1.969ns (73.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=69, routed)          1.409    14.478    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][2]
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.124    14.602 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[10]_i_2/O
                         net (fo=1, routed)           0.560    15.161    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[10]
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.124    15.285 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.285    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][10]
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770    18.749    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.145    
                         clock uncertainty           -0.208    18.937    
    SLICE_X6Y6           FDCE (Setup_fdce_C_D)        0.077    19.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -15.285    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.589ns  (logic 0.580ns (22.398%)  route 2.009ns (77.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.819    12.613    maze_bot/clk_out2
    SLICE_X16Y5          FDRE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.456    13.069 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=22, routed)          2.009    15.078    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][5]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.202 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    15.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][13]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.208    18.935    
    SLICE_X7Y10          FDCE (Setup_fdce_C_D)        0.029    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  3.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.176%)  route 0.653ns (77.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y5          FDRE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=66, routed)          0.653     0.270    maze_bot/HRDATA_reg[22][2]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.315 r  maze_bot/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][18]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.140%)  route 0.654ns (77.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.654     0.270    maze_bot/HRDATA_reg[22][5]
    SLICE_X13Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.315 r  maze_bot/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][21]
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X13Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.213%)  route 0.691ns (78.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X16Y5          FDSE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDSE (Prop_fdse_C_Q)         0.141    -0.383 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=20, routed)          0.691     0.308    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][6]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.045     0.353 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.353    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][14]
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.208     0.035    
    SLICE_X7Y10          FDCE (Hold_fdce_C_D)         0.092     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.254ns (28.834%)  route 0.627ns (71.166%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.398     0.039    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/mazeEnd
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.084 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.229     0.313    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/z_acc_reg_reg[5]
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.358    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][5]
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y6           FDCE (Hold_fdce_C_D)         0.091     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.254ns (28.550%)  route 0.636ns (71.450%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/deadlock_reg/Q
                         net (fo=5, routed)           0.416     0.057    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/deadlock
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.045     0.102 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.220     0.322    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][3]
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X4Y7           FDCE (Hold_fdce_C_D)         0.092     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.201%)  route 0.691ns (78.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X16Y5          FDRE                                         r  maze_bot/LocY_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocY_reg_reg[4]/Q
                         net (fo=45, routed)          0.691     0.309    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/LocY_reg_reg[7][4]
    SLICE_X11Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.354 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.354    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][12]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.298%)  route 0.730ns (79.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=19, routed)          0.730     0.347    maze_bot/HRDATA_reg[22][6]
    SLICE_X12Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  maze_bot/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.392    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][22]
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X12Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.730%)  route 0.711ns (79.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=76, routed)          0.711     0.329    maze_bot/HRDATA_reg[22][1]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.374 r  maze_bot/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.374    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][17]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.091     0.097    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.287%)  route 0.731ns (79.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.640    -0.524    maze_bot/clk_out2
    SLICE_X17Y5          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=57, routed)          0.731     0.348    maze_bot/HRDATA_reg[22][0]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.393 r  maze_bot/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     0.393    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][16]
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y8          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.092     0.098    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.254ns (26.371%)  route 0.709ns (73.629%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y5           FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.411     0.052    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/hitMazeWall
    SLICE_X6Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.097 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_4/O
                         net (fo=1, routed)           0.298     0.396    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.441 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg_reg[7][4]
    SLICE_X5Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.091     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.826ns,  Total Violation      -62.367ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.889ns  (logic 0.419ns (22.183%)  route 1.470ns (77.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.470   380.507    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.215   378.681    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.681    
                         arrival time                        -380.507    
  -------------------------------------------------------------------
                         slack                                 -1.826    

Slack (VIOLATED) :        -1.787ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.850ns  (logic 0.419ns (22.643%)  route 1.431ns (77.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 378.751 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.431   380.469    mhp_axd1362/spi_sync/D[7]
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.772   378.751    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.147    
                         clock uncertainty           -0.249   378.897    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)       -0.215   378.682    mhp_axd1362/spi_sync/y_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.682    
                         arrival time                        -380.469    
  -------------------------------------------------------------------
                         slack                                 -1.787    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.843ns  (logic 0.478ns (25.933%)  route 1.365ns (74.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478   379.097 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.365   380.462    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.219   378.677    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.462    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.835ns  (logic 0.478ns (26.046%)  route 1.357ns (73.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.478   379.097 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           1.357   380.454    mhp_axd1362/spi_sync/roundDD
    SLICE_X3Y3           FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y3           FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)       -0.217   378.679    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                        378.679    
                         arrival time                        -380.454    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.813ns  (logic 0.419ns (23.105%)  route 1.394ns (76.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.394   380.432    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X3Y6           FDRE (Setup_fdre_C_D)       -0.220   378.676    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.432    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.092%)  route 1.396ns (76.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y1           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.396   380.433    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.215   378.681    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.681    
                         arrival time                        -380.433    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.798ns  (logic 0.419ns (23.300%)  route 1.379ns (76.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.379   380.417    mhp_axd1362/spi_sync/D[9]
    SLICE_X7Y3           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y3           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X7Y3           FDRE (Setup_fdre_C_D)       -0.215   378.680    mhp_axd1362/spi_sync/y_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.680    
                         arrival time                        -380.417    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.795ns  (logic 0.419ns (23.336%)  route 1.376ns (76.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 378.750 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.376   380.414    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][10]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.771   378.750    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.146    
                         clock uncertainty           -0.249   378.896    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.215   378.681    mhp_axd1362/spi_sync/z_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.681    
                         arrival time                        -380.414    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.648%)  route 1.353ns (76.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 378.619 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899   378.619    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.419   379.038 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.353   380.390    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][8]
    SLICE_X4Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X4Y3           FDRE (Setup_fdre_C_D)       -0.237   378.658    mhp_axd1362/spi_sync/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.658    
                         arrival time                        -380.390    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.796ns  (logic 0.419ns (23.323%)  route 1.377ns (76.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.377   380.414    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X4Y4           FDRE (Setup_fdre_C_D)       -0.212   378.683    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.683    
                         arrival time                        -380.414    
  -------------------------------------------------------------------
                         slack                                 -1.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.141ns (19.665%)  route 0.576ns (80.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.576     0.222    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.075     0.154    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.148ns (22.122%)  route 0.521ns (77.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.521     0.175    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][1]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.023     0.103    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.553%)  route 0.580ns (80.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.580     0.227    mhp_axd1362/spi_sync/D[2]
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y4           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.071     0.151    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.630%)  route 0.616ns (81.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.616     0.262    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y4           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.078     0.157    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.194%)  route 0.634ns (81.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.634     0.281    mhp_axd1362/spi_sync/D[0]
    SLICE_X2Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.249     0.081    
    SLICE_X2Y2           FDRE (Hold_fdre_C_D)         0.064     0.145    mhp_axd1362/spi_sync/y_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.180%)  route 0.617ns (82.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.617     0.251    mhp_axd1362/spi_sync/D[5]
    SLICE_X1Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.249     0.081    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.025     0.106    mhp_axd1362/spi_sync/y_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.148ns (20.289%)  route 0.581ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148    -0.346 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           0.581     0.236    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X6Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y3           FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X6Y3           FDRE (Hold_fdre_C_D)         0.010     0.089    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.285%)  route 0.630ns (81.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.630     0.277    mhp_axd1362/spi_sync/D[11]
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y1           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.046     0.126    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.461%)  route 0.666ns (82.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y5           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.666     0.314    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][0]
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.947    -0.726    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y6           FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.078     0.158    mhp_axd1362/spi_sync/z_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.928%)  route 0.628ns (83.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.628     0.262    mhp_axd1362/spi_sync/D[4]
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.948    -0.725    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y2           FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.169    
                         clock uncertainty            0.249     0.081    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.022     0.103    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.095    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.095    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.095    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.095    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.397%)  route 0.576ns (75.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=2, routed)           0.576     0.195    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.240 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.240    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.092     0.101    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.018    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[20]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[20]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[21]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[21]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[22]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[22]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[23]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[23]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.122%)  route 0.500ns (72.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.665    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y13          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=11, routed)          0.353    -0.004    delayWorldPixel/soft_rst
    SLICE_X11Y6          LUT5 (Prop_lut5_I0_O)        0.045     0.041 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.146     0.187    maze_bot/soft_reset_reg_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.122%)  route 0.500ns (72.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.665    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y13          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=11, routed)          0.353    -0.004    delayWorldPixel/soft_rst
    SLICE_X11Y6          LUT5 (Prop_lut5_I0_O)        0.045     0.041 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.146     0.187    maze_bot/soft_reset_reg_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 1.678ns (17.818%)  route 7.739ns (82.182%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.809     5.775    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.899 r  maze_bot/map_col[0]_i_7/O
                         net (fo=1, routed)           0.701     6.600    maze_bot/map_col[0]_i_7_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  maze_bot/map_col[0]_i_3/O
                         net (fo=3, routed)           0.599     7.323    maze_bot/map_col[0]_i_3_n_0
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.124     7.447 f  maze_bot/map_col[3]_i_10/O
                         net (fo=3, routed)           1.125     8.572    maze_bot/map_col_reg[2]
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.696 r  maze_bot/read2_i_1/O
                         net (fo=1, routed)           0.000     8.696    icon1/pixel_column_reg[9]
    SLICE_X32Y5          FDRE                                         r  icon1/read2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X32Y5          FDRE                                         r  icon1/read2_reg/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)        0.029    12.512    icon1/read2_reg
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 1.704ns (18.586%)  route 7.464ns (81.414%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 f  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.360     1.096    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.220 f  maze_bot/map_col[3]_i_22/O
                         net (fo=2, routed)           0.885     2.105    maze_bot/map_col[3]_i_22_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.229 f  maze_bot/map_row[3]_i_8/O
                         net (fo=94, routed)          0.856     3.085    maze_bot/p_0_in_0[0]
    SLICE_X18Y1          LUT3 (Prop_lut3_I2_O)        0.124     3.209 r  maze_bot/map_row[1]_i_39/O
                         net (fo=19, routed)          0.931     4.140    maze_bot/map_row_reg[1]_3
    SLICE_X20Y1          LUT6 (Prop_lut6_I2_O)        0.124     4.264 r  maze_bot/map_row[3]_i_43/O
                         net (fo=2, routed)           0.997     5.261    maze_bot/map_row[3]_i_43_n_0
    SLICE_X20Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.385 f  maze_bot/map_row[3]_i_20/O
                         net (fo=1, routed)           0.734     6.119    dtg/pixel_row_reg[7]_1
    SLICE_X22Y4          LUT5 (Prop_lut5_I1_O)        0.150     6.269 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.594     6.863    maze_bot/pixel_row_reg[11]_2
    SLICE_X24Y4          LUT4 (Prop_lut4_I1_O)        0.326     7.189 r  maze_bot/map_row[3]_i_2/O
                         net (fo=2, routed)           1.107     8.296    maze_bot/map_row[3]_i_2_n_0
    SLICE_X26Y4          LUT4 (Prop_lut4_I0_O)        0.152     8.448 r  maze_bot/map_row[3]_i_1/O
                         net (fo=1, routed)           0.000     8.448    icon1/pixel_row_reg[9][3]
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[3]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.075    12.560    icon1/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 1.678ns (18.489%)  route 7.398ns (81.511%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 f  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 r  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          1.081     4.772    maze_bot/map_row_reg[1]_0
    SLICE_X25Y1          LUT6 (Prop_lut6_I2_O)        0.326     5.098 f  maze_bot/map_row[1]_i_30/O
                         net (fo=4, routed)           1.009     6.107    maze_bot/map_row[1]_i_30_n_0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.231 f  maze_bot/read1_i_7/O
                         net (fo=1, routed)           0.659     6.890    maze_bot/read1_i_7_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.014 r  maze_bot/read1_i_4/O
                         net (fo=1, routed)           0.443     7.457    maze_bot/read1_i_4_n_0
    SLICE_X25Y3          LUT6 (Prop_lut6_I5_O)        0.124     7.581 r  maze_bot/read1_i_2/O
                         net (fo=1, routed)           0.651     8.232    maze_bot/read1_i_2_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  maze_bot/read1_i_1/O
                         net (fo=1, routed)           0.000     8.356    icon1/pixel_row_reg[11]
    SLICE_X26Y4          FDRE                                         r  icon1/read1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/read1_reg/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/read1_reg
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 1.678ns (18.752%)  route 7.270ns (81.248%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 f  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          0.715     4.405    maze_bot/map_row_reg[1]_0
    SLICE_X23Y3          LUT5 (Prop_lut5_I3_O)        0.326     4.731 f  maze_bot/map_row[1]_i_43/O
                         net (fo=2, routed)           0.862     5.594    maze_bot/map_row[1]_i_43_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.718 f  maze_bot/map_row[1]_i_28/O
                         net (fo=1, routed)           0.639     6.357    dtg/pixel_row_reg[7]_2
    SLICE_X23Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.481 r  dtg/map_row[1]_i_12/O
                         net (fo=2, routed)           0.833     7.314    maze_bot/pixel_row_reg[11]_3
    SLICE_X25Y4          LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  maze_bot/map_row[0]_i_4/O
                         net (fo=1, routed)           0.667     8.105    maze_bot/map_row[0]_i_4_n_0
    SLICE_X25Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.229 r  maze_bot/map_row[0]_i_1/O
                         net (fo=1, routed)           0.000     8.229    icon1/pixel_row_reg[9][0]
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[0]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 1.678ns (18.806%)  route 7.245ns (81.194%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.434     1.170    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X20Y6          LUT6 (Prop_lut6_I1_O)        0.124     1.294 r  maze_bot/map_row[1]_i_36/O
                         net (fo=3, routed)           0.823     2.117    maze_bot/map_row[1]_i_36_n_0
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.124     2.241 r  maze_bot/map_row[1]_i_18/O
                         net (fo=5, routed)           1.298     3.539    maze_bot/map_row[1]_i_18_n_0
    SLICE_X18Y2          LUT2 (Prop_lut2_I1_O)        0.152     3.691 f  maze_bot/map_row[1]_i_20/O
                         net (fo=21, routed)          0.715     4.405    maze_bot/map_row_reg[1]_0
    SLICE_X23Y3          LUT5 (Prop_lut5_I3_O)        0.326     4.731 f  maze_bot/map_row[1]_i_43/O
                         net (fo=2, routed)           0.862     5.594    maze_bot/map_row[1]_i_43_n_0
    SLICE_X22Y2          LUT6 (Prop_lut6_I1_O)        0.124     5.718 f  maze_bot/map_row[1]_i_28/O
                         net (fo=1, routed)           0.639     6.357    dtg/pixel_row_reg[7]_2
    SLICE_X23Y3          LUT6 (Prop_lut6_I2_O)        0.124     6.481 r  dtg/map_row[1]_i_12/O
                         net (fo=2, routed)           0.831     7.312    dtg/map_row_reg[1]_1
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  dtg/map_row[1]_i_4/O
                         net (fo=1, routed)           0.643     8.079    maze_bot/pixel_row_reg[11]_1
    SLICE_X25Y4          LUT5 (Prop_lut5_I3_O)        0.124     8.203 r  maze_bot/map_row[1]_i_1/O
                         net (fo=1, routed)           0.000     8.203    icon1/pixel_row_reg[9][1]
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X25Y4          FDRE                                         r  icon1/map_row_reg[1]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)        0.029    12.514    icon1/map_row_reg[1]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.411ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 1.448ns (16.408%)  route 7.377ns (83.592%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 12.001 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.820    -0.720    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.264 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          1.360     1.096    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.220 r  maze_bot/map_col[3]_i_22/O
                         net (fo=2, routed)           0.885     2.105    maze_bot/map_col[3]_i_22_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.229 r  maze_bot/map_row[3]_i_8/O
                         net (fo=94, routed)          0.798     3.027    dtg/p_0_in_0[0]
    SLICE_X19Y0          LUT6 (Prop_lut6_I2_O)        0.124     3.151 f  dtg/map_row[3]_i_88/O
                         net (fo=2, routed)           0.857     4.008    dtg/read1_reg_8
    SLICE_X19Y0          LUT6 (Prop_lut6_I0_O)        0.124     4.132 f  dtg/map_row[2]_i_24/O
                         net (fo=1, routed)           0.953     5.084    maze_bot/pixel_row_reg[4]_0
    SLICE_X20Y4          LUT6 (Prop_lut6_I2_O)        0.124     5.208 f  maze_bot/map_row[2]_i_10/O
                         net (fo=1, routed)           0.706     5.914    dtg/pixel_row_reg[7]_3
    SLICE_X21Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.038 f  dtg/map_row[2]_i_3/O
                         net (fo=4, routed)           1.002     7.040    dtg/read1_reg_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.164 r  dtg/map_row[2]_i_2/O
                         net (fo=2, routed)           0.817     7.981    maze_bot/pixel_row_reg[9]
    SLICE_X26Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.105 r  maze_bot/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000     8.105    icon1/pixel_row_reg[9][2]
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    12.001    icon1/clk_out2
    SLICE_X26Y4          FDRE                                         r  icon1/map_row_reg[2]/C
                         clock pessimism              0.568    12.569    
                         clock uncertainty           -0.084    12.485    
    SLICE_X26Y4          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  4.411    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.678ns (19.038%)  route 7.136ns (80.962%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 f  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.603     5.569    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.693 f  maze_bot/map_col[0]_i_15/O
                         net (fo=1, routed)           0.611     6.305    dtg/pixel_column_reg[8]_5
    SLICE_X36Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.429 f  dtg/map_col[0]_i_6/O
                         net (fo=4, routed)           0.587     7.016    dtg/map_col_reg[0]_1
    SLICE_X35Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.140 f  dtg/map_col[3]_i_8/O
                         net (fo=2, routed)           0.829     7.968    maze_bot/pixel_column_reg[11]
    SLICE_X31Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.092 r  maze_bot/map_col[2]_i_1/O
                         net (fo=1, routed)           0.000     8.092    icon1/D[2]
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[2]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.031    12.514    icon1/map_col_reg[2]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 1.678ns (19.142%)  route 7.088ns (80.858%))
  Logic Levels:           8  (LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.809     5.775    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.899 r  maze_bot/map_col[0]_i_7/O
                         net (fo=1, routed)           0.701     6.600    maze_bot/map_col[0]_i_7_n_0
    SLICE_X34Y5          LUT4 (Prop_lut4_I0_O)        0.124     6.724 r  maze_bot/map_col[0]_i_3/O
                         net (fo=3, routed)           0.599     7.323    maze_bot/map_col[0]_i_3_n_0
    SLICE_X33Y5          LUT4 (Prop_lut4_I0_O)        0.124     7.447 f  maze_bot/map_col[3]_i_10/O
                         net (fo=3, routed)           0.473     7.920    dtg/pixel_column_reg[9]_0
    SLICE_X31Y5          LUT3 (Prop_lut3_I2_O)        0.124     8.044 r  dtg/map_col[3]_i_2/O
                         net (fo=1, routed)           0.000     8.044    icon1/D[3]
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X31Y5          FDSE                                         r  icon1/map_col_reg[3]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X31Y5          FDSE (Setup_fdse_C_D)        0.029    12.512    icon1/map_col_reg[3]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.678ns (19.297%)  route 7.018ns (80.703%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 f  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 f  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         1.262     3.643    maze_bot/map_col_reg[3]
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.150     3.793 r  maze_bot/map_col[3]_i_74/O
                         net (fo=4, routed)           0.845     4.638    maze_bot/map_col[3]_i_74_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.328     4.966 r  maze_bot/map_col[3]_i_52/O
                         net (fo=4, routed)           0.623     5.590    maze_bot/map_col[3]_i_52_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     5.714 r  maze_bot/map_col[3]_i_34/O
                         net (fo=3, routed)           0.624     6.338    dtg/pixel_column_reg[8]_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.462 f  dtg/map_col[1]_i_14/O
                         net (fo=2, routed)           0.815     7.277    dtg/map_col[1]_i_14_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.401 f  dtg/map_col[1]_i_5/O
                         net (fo=1, routed)           0.449     7.850    maze_bot/pixel_column_reg[8]
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  maze_bot/map_col[1]_i_1/O
                         net (fo=1, routed)           0.000     7.974    icon1/D[1]
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[1]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X33Y5          FDSE (Setup_fdse_C_D)        0.031    12.514    icon1/map_col_reg[1]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.750ns (21.937%)  route 6.228ns (78.063%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.818    -0.722    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.266 f  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          1.513     1.247    maze_bot/HRDATA_reg[22][3]
    SLICE_X31Y2          LUT5 (Prop_lut5_I1_O)        0.124     1.371 r  maze_bot/map_col[3]_i_25/O
                         net (fo=8, routed)           0.885     2.257    maze_bot/map_col[3]_i_25_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.381 r  maze_bot/map_col[3]_i_6/O
                         net (fo=104, routed)         0.942     3.323    maze_bot/map_col_reg[3]
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.447 f  maze_bot/map_col[3]_i_19/O
                         net (fo=14, routed)          0.832     4.279    maze_bot/map_col_reg[3]_6
    SLICE_X33Y5          LUT3 (Prop_lut3_I1_O)        0.124     4.403 r  maze_bot/map_col[3]_i_11/O
                         net (fo=6, routed)           0.608     5.010    dtg/LocX_reg_reg[6]_0
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.124     5.134 r  dtg/map_col[3]_i_30/O
                         net (fo=1, routed)           0.000     5.134    dtg/map_col[3]_i_30_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.684 f  dtg/map_col_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.759     6.443    dtg/map_col_reg[3]_i_7_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124     6.567 r  dtg/map_col[3]_i_1/O
                         net (fo=5, routed)           0.688     7.256    icon1/SS[0]
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X33Y5          FDSE                                         r  icon1/map_col_reg[0]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X33Y5          FDSE (Setup_fdse_C_S)       -0.429    12.054    icon1/map_col_reg[0]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  4.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocY_reg_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.285    maze_bot/prev_LocY_reg[3]
    SLICE_X15Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  maze_bot/LocY_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    maze_bot/p_0_in__0__0[3]
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X15Y6          FDRE (Hold_fdre_C_D)         0.091    -0.332    maze_bot/LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.963%)  route 0.109ns (37.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/prev_LocX_reg_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.274    maze_bot/prev_LocX_reg[1]
    SLICE_X17Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  maze_bot/LocX_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    maze_bot/p_0_in__1[1]
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X17Y6          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.084    -0.424    
    SLICE_X17Y6          FDRE (Hold_fdre_C_D)         0.092    -0.332    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.425%)  route 0.150ns (51.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=48, routed)          0.150    -0.233    maze_bot/HRDATA_reg[22][3]
    SLICE_X17Y9          FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y9          FDRE                                         r  maze_bot/prev_LocX_reg_reg[3]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X17Y9          FDRE (Hold_fdre_C_D)         0.070    -0.355    maze_bot/prev_LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.582%)  route 0.162ns (53.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X15Y6          FDRE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=52, routed)          0.162    -0.220    maze_bot/prev_LocY_reg_reg[7]_0[3]
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X13Y6          FDRE (Hold_fdre_C_D)         0.072    -0.351    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.906%)  route 0.141ns (43.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X18Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/prev_LocX_reg_reg[6]/Q
                         net (fo=2, routed)           0.141    -0.243    maze_bot/prev_LocX_reg[6]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.198 r  maze_bot/LocX_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    maze_bot/p_0_in__1[6]
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y7          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X17Y7          FDSE (Hold_fdse_C_D)         0.092    -0.333    maze_bot/LocX_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  maze_bot/prev_LocX_reg_reg[5]/Q
                         net (fo=1, routed)           0.108    -0.289    maze_bot/prev_LocX_reg[5]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.099    -0.190 r  maze_bot/LocX_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    maze_bot/p_0_in__1[5]
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X17Y7          FDRE (Hold_fdre_C_D)         0.092    -0.333    maze_bot/LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 maze_bot/prev_LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.969%)  route 0.179ns (49.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/prev_LocY_reg_reg[2]/Q
                         net (fo=1, routed)           0.179    -0.203    maze_bot/prev_LocY_reg[2]
    SLICE_X16Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.158 r  maze_bot/LocY_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    maze_bot/p_0_in__0__0[2]
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X16Y4          FDRE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.084    -0.402    
    SLICE_X16Y4          FDRE (Hold_fdre_C_D)         0.092    -0.310    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.065%)  route 0.186ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    maze_bot/clk_out2
    SLICE_X17Y7          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.186    -0.197    maze_bot/HRDATA_reg[22][5]
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.084    -0.425    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.075    -0.350    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.639    -0.525    dtg/CLK
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  dtg/pixel_column_reg[0]/Q
                         net (fo=11, routed)          0.168    -0.215    dtg/pixel_column[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I1_O)        0.042    -0.173 r  dtg/pixel_column[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    dtg/pixel_column_0[1]
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    dtg/CLK
    SLICE_X27Y3          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.084    -0.441    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.107    -0.334    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.028%)  route 0.158ns (45.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=13, routed)          0.158    -0.223    maze_bot/ball_direction_internal[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.178 r  maze_bot/internal_ball_direction[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    maze_bot/internal_ball_direction[1]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.235    -0.523    
                         clock uncertainty            0.084    -0.439    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.092    -0.347    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocY_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocY_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.945ns  (logic 2.105ns (42.566%)  route 2.840ns (57.434%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=26, routed)          0.829    20.565    maze_bot/IO_BotCtrl_reg[7]_2[6]
    SLICE_X10Y1          LUT4 (Prop_lut4_I2_O)        0.124    20.689 r  maze_bot/counter_y1_carry_i_6/O
                         net (fo=1, routed)           0.000    20.689    maze_bot/counter_y1_carry_i_6_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.069 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.069    maze_bot/counter_y1_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.186 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    maze_bot/counter_y1_carry__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.303 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.303    maze_bot/counter_y1_carry__1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.532 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=4, routed)           0.324    21.856    maze_bot/counter_y1
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.310    22.166 f  maze_bot/prev_LocY_reg[7]_i_5/O
                         net (fo=1, routed)           0.431    22.598    maze_bot/prev_LocY_reg[7]_i_5_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.722 r  maze_bot/prev_LocY_reg[7]_i_3/O
                         net (fo=2, routed)           0.416    23.138    delayWorldPixel/internal_ball_direction_reg[1]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124    23.262 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.188    23.450    maze_bot/soft_reset_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124    23.574 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.651    24.226    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X13Y6          FDRE                                         r  maze_bot/prev_LocY_reg_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    25.096    maze_bot/prev_LocY_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.096    
                         arrival time                         -24.226    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[2]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[4]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[5]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocX_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.863ns  (logic 2.122ns (43.632%)  route 2.741ns (56.368%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.867    20.604    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    20.728 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.728    maze_bot/S[0]
    SLICE_X13Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.129 r  maze_bot/counter_x1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.129    maze_bot/counter_x1_inferred__0/i__carry_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.243 r  maze_bot/counter_x1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.243    maze_bot/counter_x1_inferred__0/i__carry__0_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.357 r  maze_bot/counter_x1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.357    maze_bot/counter_x1_inferred__0/i__carry__1_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.585 r  maze_bot/counter_x1_inferred__0/i__carry__2/CO[2]
                         net (fo=4, routed)           0.476    22.061    maze_bot/CO[0]
    SLICE_X16Y6          LUT5 (Prop_lut5_I1_O)        0.313    22.374 f  maze_bot/prev_LocX_reg[7]_i_8/O
                         net (fo=1, routed)           0.159    22.533    maze_bot/prev_LocX_reg[7]_i_8_n_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.124    22.657 r  maze_bot/prev_LocX_reg[7]_i_5/O
                         net (fo=2, routed)           0.307    22.964    delayWorldPixel/internal_ball_direction_reg[2]_0
    SLICE_X17Y8          LUT5 (Prop_lut5_I4_O)        0.124    23.088 r  delayWorldPixel/prev_LocX_reg[7]_i_2/O
                         net (fo=9, routed)           0.298    23.386    maze_bot/soft_reset_reg
    SLICE_X17Y8          LUT6 (Prop_lut6_I5_O)        0.124    23.510 r  maze_bot/prev_LocX_reg[7]_i_1/O
                         net (fo=7, routed)           0.634    24.144    maze_bot/prev_LocX_reg[7]_i_1_n_0
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         1.688    25.334    maze_bot/clk_out2
    SLICE_X17Y8          FDRE                                         r  maze_bot/prev_LocX_reg_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X17Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    maze_bot/prev_LocX_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -24.144    
  -------------------------------------------------------------------
                         slack                                  0.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.397%)  route 0.576ns (75.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=2, routed)           0.576     0.195    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X11Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.240 r  maze_bot/internal_ball_direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.240    maze_bot/internal_ball_direction[2]_i_1_n_0
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X11Y5          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.092     0.099    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.162%)  route 0.466ns (66.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y6          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.206    -0.175    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.130 r  maze_bot/prev_LocX_reg[7]_i_3/O
                         net (fo=16, routed)          0.131     0.001    maze_bot/deadlock_reg_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.046 r  maze_bot/prev_LocY_reg[7]_i_1/O
                         net (fo=7, routed)           0.128     0.174    maze_bot/prev_LocY_reg[7]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[7]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_R)         0.009     0.016    maze_bot/prev_LocY_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[20]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[20]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[21]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[21]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[22]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[22]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.382%)  route 0.493ns (72.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X13Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=19, routed)          0.218    -0.163    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[3]
    SLICE_X15Y4          LUT3 (Prop_lut3_I1_O)        0.045    -0.118 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=33, routed)          0.275     0.157    maze_bot/deadlock_reg_2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X14Y7          FDRE                                         r  maze_bot/counter_x_reg[23]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X14Y7          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[23]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.122%)  route 0.500ns (72.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.665    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y13          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=11, routed)          0.353    -0.004    delayWorldPixel/soft_rst
    SLICE_X11Y6          LUT5 (Prop_lut5_I0_O)        0.045     0.041 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.146     0.187    maze_bot/soft_reset_reg_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/prev_LocY_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/prev_LocY_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.122%)  route 0.500ns (72.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.665    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y13          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDPE (Prop_fdpe_C_Q)         0.141    -0.358 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/soft_reset_reg/Q
                         net (fo=11, routed)          0.353    -0.004    delayWorldPixel/soft_rst
    SLICE_X11Y6          LUT5 (Prop_lut5_I0_O)        0.045     0.041 r  delayWorldPixel/prev_LocY_reg[7]_i_2/O
                         net (fo=9, routed)           0.146     0.187    maze_bot/soft_reset_reg_0
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=147, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y5          FDRE                                         r  maze_bot/prev_LocY_reg_reg[5]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y5          FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/prev_LocY_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -2.314ns,  Total Violation     -126.673ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.113    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.113    mhp_axd1362/SPI_driver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.113    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.113    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 fall@2180.741ns - clk_out1_clk_wiz_0 rise@2180.000ns)
  Data Path Delay:        2.074ns  (logic 0.580ns (27.967%)  route 1.494ns (72.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 2179.491 - 2180.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 2179.358 - 2180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2180.000  2180.000 r  
    E3                                                0.000  2180.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2181.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2182.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  2175.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2177.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2177.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  2179.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  2179.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  2180.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  2180.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.834  2181.432    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                   2180.741  2180.741 f  
    E3                                                0.000  2180.741 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2182.152 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2183.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  2175.990 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  2177.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2177.720 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  2179.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.395  2179.886    
                         clock uncertainty           -0.249  2179.637    
    SLICE_X2Y5           FDRE (Setup_fdre_C_R)       -0.519  2179.118    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                       2179.118    
                         arrival time                       -2181.432    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.295ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.049ns  (logic 0.580ns (28.301%)  route 1.469ns (71.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.810  4741.408    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X6Y1           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.408    
  -------------------------------------------------------------------
                         slack                                 -2.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.101ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.890ns (19.194%)  route 3.747ns (80.806%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 93.565 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 r  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.959     1.836    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.124     1.960 f  mhp_axd1362/SPI_driver/MOSI_i_8/O
                         net (fo=1, routed)           0.774     2.734    mhp_axd1362/SPI_driver/MOSI_i_8_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     2.858 r  mhp_axd1362/SPI_driver/MOSI_i_5/O
                         net (fo=1, routed)           1.014     3.872    mhp_axd1362/SPI_driver/MOSI_i_5_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     3.996 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.996    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771    93.565    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.149    
                         clock uncertainty           -0.134    94.015    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.082    94.097    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.097    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 90.101    

Slack (MET) :             92.065ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.715ns (29.660%)  route 1.696ns (70.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 93.565 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.419    -0.222 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=23, routed)          1.075     0.853    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I1_O)        0.296     1.149 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.621     1.770    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771    93.565    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.133    
                         clock uncertainty           -0.134    93.999    
    SLICE_X2Y5           FDRE (Setup_fdre_C_CE)      -0.164    93.835    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.835    
                         arrival time                          -1.770    
  -------------------------------------------------------------------
                         slack                                 92.065    

Slack (MET) :             185.415ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.766ns (19.256%)  route 3.212ns (80.744%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 f  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.741     1.618    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.742 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2/O
                         net (fo=2, routed)           0.950     2.693    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2_n_0
    SLICE_X5Y3           LUT5 (Prop_lut5_I1_O)        0.124     2.817 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.520     3.337    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X5Y2           FDSE (Setup_fdse_C_D)       -0.062   188.752    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                        188.752    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                185.415    

Slack (MET) :             185.496ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.760ns (20.082%)  route 3.025ns (79.918%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.518    -0.123 f  mhp_axd1362/SPI_driver/counter_reg[0]/Q
                         net (fo=18, routed)          1.741     1.618    mhp_axd1362/SPI_driver/counter_reg_n_0_[0]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.124     1.742 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2/O
                         net (fo=2, routed)           0.767     2.509    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I1_O)        0.118     2.627 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1/O
                         net (fo=1, routed)           0.517     3.144    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[0]_i_1_n_0
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.609   188.989    
                         clock uncertainty           -0.134   188.855    
    SLICE_X2Y3           FDSE (Setup_fdse_C_D)       -0.215   188.640    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                        188.640    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                185.496    

Slack (MET) :             185.502ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.704ns (18.095%)  route 3.187ns (81.905%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           1.340     2.596    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.720 r  mhp_axd1362/SPI_driver/accel_data[0]_i_1/O
                         net (fo=1, routed)           0.530     3.250    mhp_axd1362/SPI_driver/accel_data[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.062   188.752    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.752    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                185.502    

Slack (MET) :             185.895ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.704ns (20.038%)  route 2.809ns (79.962%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           1.150     2.406    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.530 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.343     2.873    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.047   188.767    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.767    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                185.895    

Slack (MET) :             185.959ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.704ns (20.390%)  route 2.749ns (79.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.317     1.132    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.124     1.256 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=7, routed)           0.649     1.905    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.124     2.029 r  mhp_axd1362/SPI_driver/accel_data[3]_i_1/O
                         net (fo=1, routed)           0.783     2.812    mhp_axd1362/SPI_driver/accel_data[3]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)       -0.043   188.771    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.771    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                185.959    

Slack (MET) :             185.973ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.704ns (19.780%)  route 2.855ns (80.220%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.678     1.493    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2/O
                         net (fo=5, routed)           1.177     2.794    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     2.918 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.000     2.918    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.077   188.891    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                        188.891    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                185.973    

Slack (MET) :             185.988ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.730ns (20.362%)  route 2.855ns (79.638%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 188.380 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.678     1.493    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y6           LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2/O
                         net (fo=5, routed)           1.177     2.794    mhp_axd1362/SPI_driver/FSM_sequential_address[2]_i_2_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I2_O)        0.150     2.944 r  mhp_axd1362/SPI_driver/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.944    mhp_axd1362/SPI_driver/instruction_reg[0]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771   188.380    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.568   188.948    
                         clock uncertainty           -0.134   188.814    
    SLICE_X2Y3           FDRE (Setup_fdre_C_D)        0.118   188.932    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        188.932    
                         arrival time                          -2.944    
  -------------------------------------------------------------------
                         slack                                185.988    

Slack (MET) :             186.169ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.580ns (18.733%)  route 2.516ns (81.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 188.379 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.899    -0.641    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.456    -0.185 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.871     1.686    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     1.810 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.645     2.455    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.770   188.379    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.584   188.963    
                         clock uncertainty           -0.134   188.829    
    SLICE_X5Y4           FDRE (Setup_fdre_C_CE)      -0.205   188.624    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.624    
                         arrival time                          -2.455    
  -------------------------------------------------------------------
                         slack                                186.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.782%)  route 0.126ns (47.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.126    -0.227    mhp_axd1362/SPI_driver/roundDone
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.134    -0.321    
    SLICE_X2Y3           FDSE (Hold_fdse_C_D)         0.053    -0.268    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.681%)  route 0.149ns (51.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.149    -0.204    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X7Y2           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.134    -0.344    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.071    -0.273    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.481%)  route 0.183ns (56.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.183    -0.169    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.134    -0.322    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.075    -0.247    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.793%)  route 0.131ns (48.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.131    -0.221    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.134    -0.347    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.047    -0.300    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.401%)  route 0.170ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.170    -0.183    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y2           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.134    -0.347    
    SLICE_X4Y2           FDRE (Hold_fdre_C_D)         0.071    -0.276    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.047%)  route 0.172ns (54.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.181    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.134    -0.322    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.047    -0.275    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDSE (Prop_fdse_C_Q)         0.128    -0.366 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=17, routed)          0.101    -0.265    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.098    -0.167 r  mhp_axd1362/SPI_driver/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    mhp_axd1362/SPI_driver/counter[2]_i_1_n_0
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y2           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
                         clock pessimism              0.233    -0.494    
                         clock uncertainty            0.134    -0.360    
    SLICE_X5Y2           FDSE (Hold_fdse_C_D)         0.091    -0.269    mhp_axd1362/SPI_driver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/rw_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDSE (Prop_fdse_C_Q)         0.164    -0.330 r  mhp_axd1362/SPI_driver/rw_reg/Q
                         net (fo=3, routed)           0.149    -0.180    mhp_axd1362/SPI_driver/rw_reg_n_0
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.135 r  mhp_axd1362/SPI_driver/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.135    mhp_axd1362/SPI_driver/rw_i_1_n_0
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.233    -0.494    
                         clock uncertainty            0.134    -0.360    
    SLICE_X2Y3           FDSE (Hold_fdse_C_D)         0.121    -0.239    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.238%)  route 0.193ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.193    -0.160    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y4           FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.134    -0.344    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.071    -0.273    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.038%)  route 0.203ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.670    -0.494    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.203    -0.150    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y3           FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.134    -0.347    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.075    -0.272    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -2.314ns,  Total Violation     -126.673ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.113    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.113    mhp_axd1362/SPI_driver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.113    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.069ns  (logic 0.580ns (28.033%)  route 1.489ns (71.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.829  4741.428    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y3           FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X2Y3           FDSE (Setup_fdse_C_S)       -0.524  4739.113    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.427    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 fall@2180.741ns - clk_out1_clk_wiz_0_1 rise@2180.000ns)
  Data Path Delay:        2.074ns  (logic 0.580ns (27.967%)  route 1.494ns (72.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 2179.491 - 2180.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 2179.358 - 2180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   2180.000  2180.000 r  
    E3                                                0.000  2180.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2181.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2182.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  2175.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2177.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2177.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  2179.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  2179.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  2180.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  2180.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.834  2181.432    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                   2180.741  2180.741 f  
    E3                                                0.000  2180.741 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2182.152 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2183.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  2175.990 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  2177.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2177.720 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  2179.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y5           FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.395  2179.886    
                         clock uncertainty           -0.249  2179.637    
    SLICE_X2Y5           FDRE (Setup_fdre_C_R)       -0.519  2179.118    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                       2179.118    
                         arrival time                       -2181.432    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -2.295ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.049ns  (logic 0.580ns (28.301%)  route 1.469ns (71.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 4739.491 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 4739.358 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.898  4739.358    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456  4739.814 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.659  4740.474    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.124  4740.598 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.810  4741.408    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.771  4739.491    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y1           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                         clock pessimism              0.395  4739.886    
                         clock uncertainty           -0.249  4739.637    
    SLICE_X6Y1           FDRE (Setup_fdre_C_R)       -0.524  4739.113    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.113    
                         arrival time                       -4741.408    
  -------------------------------------------------------------------
                         slack                                 -2.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.913%)  route 0.505ns (73.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.237    -0.116    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X5Y3           LUT1 (Prop_lut1_I0_O)        0.045    -0.071 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=52, routed)          0.268     0.196    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.946    -0.727    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y4           FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X6Y4           FDRE (Hold_fdre_C_R)         0.009     0.088    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.814%)  route 0.483ns (72.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.669    -0.495    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y3           FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.354 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.261    -0.092    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.045    -0.047 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.221     0.174    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.947    -0.726    mhp_axd1362/SPI_driver/CLK
    SLICE_X0Y3           FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.249     0.080    
    SLICE_X0Y3           FDRE (Hold_fdre_C_R)        -0.018     0.062    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         4.786     6.038    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    18.821    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 12.783    

Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         4.786     6.038    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    18.821    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 12.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.309%)  route 0.730ns (79.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.164     0.416    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X15Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X15Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.309%)  route 0.730ns (79.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.164     0.416    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X15Y10         FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X15Y10         FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/C
                         clock pessimism              0.272    -0.488    
    SLICE_X15Y10         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.583    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  1.027    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         4.786     6.038    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    18.821    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 12.783    

Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         4.786     6.038    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    18.821    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 12.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.309%)  route 0.730ns (79.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.164     0.416    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X15Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X15Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.309%)  route 0.730ns (79.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.164     0.416    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X15Y10         FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X15Y10         FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X15Y10         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.493    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.937    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.865    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         18.865    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.907    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         4.786     6.038    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    18.821    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 12.783    

Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         4.786     6.038    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.090    19.226    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    18.821    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 12.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.309%)  route 0.730ns (79.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.164     0.416    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X15Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X15Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.309%)  route 0.730ns (79.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.164     0.416    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X15Y10         FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X15Y10         FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X15Y10         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.493    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/C
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.272    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.937    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.547ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.866    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.547    

Slack (MET) :             12.547ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.866    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.547    

Slack (MET) :             12.547ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.866    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.547    

Slack (MET) :             12.547ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.361    18.866    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.547    

Slack (MET) :             12.589ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.908    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.589    

Slack (MET) :             12.589ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.908    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.589    

Slack (MET) :             12.589ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.908    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.589    

Slack (MET) :             12.589ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.580ns (8.322%)  route 6.390ns (91.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         5.068     6.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X2Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X2Y38          FDCE (Recov_fdce_C_CLR)     -0.319    18.908    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 12.589    

Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         4.786     6.038    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    18.822    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 12.785    

Slack (MET) :             12.785ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.580ns (8.673%)  route 6.107ns (91.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.890    -0.650    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.322     1.128    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.124     1.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         4.786     6.038    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y38          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y38          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.315    
                         clock uncertainty           -0.088    19.227    
    SLICE_X0Y38          FDCE (Recov_fdce_C_CLR)     -0.405    18.822    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.822    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                 12.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.309%)  route 0.730ns (79.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.164     0.416    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X15Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X15Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.309%)  route 0.730ns (79.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.164     0.416    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X15Y10         FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X15Y10         FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg/C
                         clock pessimism              0.272    -0.488    
    SLICE_X15Y10         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.583    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/prev_rx_sync_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.853%)  route 0.751ns (80.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.185     0.437    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/pbtn_db_reg[5]
    SLICE_X16Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X16Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X16Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.183%)  route 0.784ns (80.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.664    -0.500    debounce/clk_out1
    SLICE_X4Y16          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          0.566     0.207    debounce/p_0_in
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.045     0.252 f  debounce/rx_sync1_i_1/O
                         net (fo=244, routed)         0.218     0.470    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X12Y12         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8485, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X12Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.557    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  1.027    





