// Seed: 3528213472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  assign module_1.id_11 = 0;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
macromodule module_1 #(
    parameter id_5 = 32'd95
) (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4,
    output wor _id_5,
    output wand id_6,
    input supply1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input wire id_14,
    output tri id_15,
    output tri id_16,
    input wand id_17,
    input wor id_18,
    input supply1 id_19,
    input tri0 id_20,
    input wor id_21,
    input tri0 id_22,
    input wire id_23,
    input wire id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26
  );
  logic [-1 : id_5] id_27;
endmodule
