{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649496465645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649496465651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 09 16:27:45 2022 " "Processing started: Sat Apr 09 16:27:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649496465651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496465651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off boundFlasher -c boundFlasher " "Command: quartus_map --read_settings_files=on --write_settings_files=off boundFlasher -c boundFlasher" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496465652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649496466005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649496466005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boundflasher.v 1 1 " "Found 1 design units, including 1 entities, in source file boundflasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 boundFlasher " "Found entity 1: boundFlasher" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649496476200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boundflasher_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file boundflasher_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 boundFlasher_tb " "Found entity 1: boundFlasher_tb" {  } { { "boundFlasher_tb.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649496476201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "boundFlasher " "Elaborating entity \"boundFlasher\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649496476232 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledTemp boundFlasher.v(23) " "Verilog HDL Always Construct warning at boundFlasher.v(23): inferring latch(es) for variable \"ledTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649496476233 "|boundFlasher"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state boundFlasher.v(97) " "Verilog HDL Always Construct warning at boundFlasher.v(97): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649496476234 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.110 boundFlasher.v(101) " "Inferred latch for \"state.110\" at boundFlasher.v(101)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476236 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.101 boundFlasher.v(101) " "Inferred latch for \"state.101\" at boundFlasher.v(101)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476236 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.100 boundFlasher.v(101) " "Inferred latch for \"state.100\" at boundFlasher.v(101)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476236 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.011 boundFlasher.v(101) " "Inferred latch for \"state.011\" at boundFlasher.v(101)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476236 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.010 boundFlasher.v(101) " "Inferred latch for \"state.010\" at boundFlasher.v(101)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476236 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.001 boundFlasher.v(101) " "Inferred latch for \"state.001\" at boundFlasher.v(101)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476236 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.000 boundFlasher.v(101) " "Inferred latch for \"state.000\" at boundFlasher.v(101)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476236 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[0\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[0\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476237 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[1\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[1\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476237 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[2\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[2\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476237 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[3\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[3\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476237 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[4\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[4\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476237 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[5\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[5\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476237 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[6\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[6\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476237 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[7\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[7\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476238 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[8\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[8\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476238 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[9\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[9\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476238 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[10\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[10\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476238 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[11\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[11\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476238 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[12\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[12\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476238 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[13\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[13\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476238 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[14\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[14\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476238 "|boundFlasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledTemp\[15\] boundFlasher.v(23) " "Inferred latch for \"ledTemp\[15\]\" at boundFlasher.v(23)" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496476239 "|boundFlasher"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[0\] " "Latch ledTemp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.110_528 " "Ports D and ENA on the latch are fed by the same signal state.110_528" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476745 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[1\] " "Latch ledTemp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LEDs\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal LEDs\[0\]~reg0" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[2\] " "Latch ledTemp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.110_528 " "Ports D and ENA on the latch are fed by the same signal state.110_528" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[3\] " "Latch ledTemp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.110_528 " "Ports D and ENA on the latch are fed by the same signal state.110_528" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[4\] " "Latch ledTemp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LEDs\[5\]~reg0 " "Ports D and ENA on the latch are fed by the same signal LEDs\[5\]~reg0" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[5\] " "Latch ledTemp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.110_528 " "Ports D and ENA on the latch are fed by the same signal state.110_528" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[6\] " "Latch ledTemp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LEDs\[5\]~reg0 " "Ports D and ENA on the latch are fed by the same signal LEDs\[5\]~reg0" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[7\] " "Latch ledTemp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.110_528 " "Ports D and ENA on the latch are fed by the same signal state.110_528" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[8\] " "Latch ledTemp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.110_528 " "Ports D and ENA on the latch are fed by the same signal state.110_528" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[9\] " "Latch ledTemp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LEDs\[10\]~reg0 " "Ports D and ENA on the latch are fed by the same signal LEDs\[10\]~reg0" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[10\] " "Latch ledTemp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.110_528 " "Ports D and ENA on the latch are fed by the same signal state.110_528" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476746 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[11\] " "Latch ledTemp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LEDs\[10\]~reg0 " "Ports D and ENA on the latch are fed by the same signal LEDs\[10\]~reg0" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[12\] " "Latch ledTemp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.110_528 " "Ports D and ENA on the latch are fed by the same signal state.110_528" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[13\] " "Latch ledTemp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.110_528 " "Ports D and ENA on the latch are fed by the same signal state.110_528" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[14\] " "Latch ledTemp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LEDs\[15\]~reg0 " "Ports D and ENA on the latch are fed by the same signal LEDs\[15\]~reg0" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ledTemp\[15\] " "Latch ledTemp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.001_613 " "Ports D and ENA on the latch are fed by the same signal state.001_613" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.000_630 " "Latch state.000_630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateR.110 " "Ports D and ENA on the latch are fed by the same signal stateR.110" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.110_528 " "Latch state.110_528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateR.101 " "Ports D and ENA on the latch are fed by the same signal stateR.101" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.100_562 " "Latch state.100_562 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateR.011 " "Ports D and ENA on the latch are fed by the same signal stateR.011" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.010_596 " "Latch state.010_596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateR.001 " "Ports D and ENA on the latch are fed by the same signal stateR.001" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.101_545 " "Latch state.101_545 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateR.100 " "Ports D and ENA on the latch are fed by the same signal stateR.100" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.011_579 " "Latch state.011_579 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateR.010 " "Ports D and ENA on the latch are fed by the same signal stateR.010" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.001_613 " "Latch state.001_613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateR.000 " "Ports D and ENA on the latch are fed by the same signal stateR.000" {  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649496476747 ""}  } { { "boundFlasher.v" "" { Text "D:/212_ThietKeViMach/TN/boundFlasher.v" 101 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649496476747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649496476849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649496477042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649496477328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649496477328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649496477517 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649496477517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649496477517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649496477517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649496477530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 09 16:27:57 2022 " "Processing ended: Sat Apr 09 16:27:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649496477530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649496477530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649496477530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649496477530 ""}
