// Seed: 2451967741
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_8;
  logic [-1 : "" /  1] id_14;
  ;
  logic id_15;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output wand id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    output uwire id_8,
    output wire id_9,
    input wor id_10
    , id_25,
    output wor id_11,
    input tri0 id_12,
    input supply0 id_13,
    input wand id_14,
    inout supply0 id_15,
    input uwire id_16,
    input tri1 id_17,
    input supply0 id_18,
    output tri id_19,
    input supply1 id_20,
    output tri0 id_21,
    input tri1 id_22
    , id_26,
    input supply1 id_23
);
  wire id_27;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_25,
      id_27,
      id_27,
      id_25,
      id_25,
      id_25,
      id_27,
      id_27,
      id_27,
      id_25
  );
endmodule
