#ifndef _ALTERA_HPS_0_H_
#define _ALTERA_HPS_0_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'soc_system' in
 * file './soc_system.sopcinfo'.
 */

/*
 * This file contains macros for module 'hps_0' and devices
 * connected to the following masters:
 *   h2f_axi_master
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'dma_fpga_hps', class 'altera_avalon_dma'
 * The macros are prefixed with 'DMA_FPGA_HPS_'.
 * The prefix is the slave descriptor.
 */
#define DMA_FPGA_HPS_COMPONENT_TYPE altera_avalon_dma
#define DMA_FPGA_HPS_COMPONENT_NAME dma_fpga_hps
#define DMA_FPGA_HPS_BASE 0x0
#define DMA_FPGA_HPS_SPAN 32
#define DMA_FPGA_HPS_END 0x1f
#define DMA_FPGA_HPS_ALLOW_BYTE_TRANSACTIONS 1
#define DMA_FPGA_HPS_ALLOW_DOUBLEWORD_TRANSACTIONS 1
#define DMA_FPGA_HPS_ALLOW_HW_TRANSACTIONS 1
#define DMA_FPGA_HPS_ALLOW_QUADWORD_TRANSACTIONS 1
#define DMA_FPGA_HPS_ALLOW_WORD_TRANSACTIONS 1
#define DMA_FPGA_HPS_LENGTHWIDTH 24
#define DMA_FPGA_HPS_MAX_BURST_SIZE 8

/*
 * Macros for device 'axi_conduit_merger_0', class 'axi_conduit_merger'
 * Path to the device is from the master group 'dma_fpga_hps_read_master'.
 * The macros are prefixed with 'DMA_FPGA_HPS_READ_MASTER_AXI_CONDUIT_MERGER_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_HPS_READ_MASTER_AXI_CONDUIT_MERGER_0_COMPONENT_TYPE axi_conduit_merger
#define DMA_FPGA_HPS_READ_MASTER_AXI_CONDUIT_MERGER_0_COMPONENT_NAME axi_conduit_merger_0
#define DMA_FPGA_HPS_READ_MASTER_AXI_CONDUIT_MERGER_0_BASE 0x0
#define DMA_FPGA_HPS_READ_MASTER_AXI_CONDUIT_MERGER_0_SPAN 0xffffffff
#define DMA_FPGA_HPS_READ_MASTER_AXI_CONDUIT_MERGER_0_END 0xfffffffe

/*
 * Macros for device 'ocr_fpga_hps', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'dma_fpga_hps_write_master'.
 * The macros are prefixed with 'DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_COMPONENT_TYPE altera_avalon_onchip_memory2
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_COMPONENT_NAME ocr_fpga_hps
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_BASE 0x0
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_SPAN 1024
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_END 0x3ff
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_CONTENTS_INFO ""
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_DUAL_PORT 1
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_GUI_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_INIT_CONTENTS_FILE soc_system_ocr_fpga_hps
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_INIT_MEM_CONTENT 0
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_INSTANCE_ID NONE
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_NON_DEFAULT_INIT_FILE_ENABLED 0
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_READ_DURING_WRITE_MODE DONT_CARE
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_SINGLE_CLOCK_OP 1
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_SIZE_MULTIPLE 1
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_SIZE_VALUE 1024
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_WRITABLE 1
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_MEMORY_INFO_GENERATE_DAT_SYM 1
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_MEMORY_INFO_GENERATE_HEX 1
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_MEMORY_INFO_HAS_BYTE_LANE 0
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define DMA_FPGA_HPS_WRITE_MASTER_OCR_FPGA_HPS_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_hps

/*
 * Macros for device 'dma_fpga_sdram_0', class 'altera_avalon_dma'
 * The macros are prefixed with 'DMA_FPGA_SDRAM_0_'.
 * The prefix is the slave descriptor.
 */
#define DMA_FPGA_SDRAM_0_COMPONENT_TYPE altera_avalon_dma
#define DMA_FPGA_SDRAM_0_COMPONENT_NAME dma_fpga_sdram_0
#define DMA_FPGA_SDRAM_0_BASE 0x100
#define DMA_FPGA_SDRAM_0_SPAN 32
#define DMA_FPGA_SDRAM_0_END 0x11f
#define DMA_FPGA_SDRAM_0_ALLOW_BYTE_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_0_ALLOW_DOUBLEWORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_0_ALLOW_HW_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_0_ALLOW_QUADWORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_0_ALLOW_WORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_0_LENGTHWIDTH 24
#define DMA_FPGA_SDRAM_0_MAX_BURST_SIZE 8

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'dma_fpga_sdram_0_read_master'.
 * The macros are prefixed with 'DMA_FPGA_SDRAM_0_READ_MASTER_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_SDRAM_0_READ_MASTER_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define DMA_FPGA_SDRAM_0_READ_MASTER_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define DMA_FPGA_SDRAM_0_READ_MASTER_HPS_0_BRIDGES_BASE 0x0
#define DMA_FPGA_SDRAM_0_READ_MASTER_HPS_0_BRIDGES_SPAN 0xffffffff
#define DMA_FPGA_SDRAM_0_READ_MASTER_HPS_0_BRIDGES_END 0xfffffffe

/*
 * Macros for device 'ocr_fpga_sdram_0', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'dma_fpga_sdram_0_write_master'.
 * The macros are prefixed with 'DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_COMPONENT_TYPE altera_avalon_onchip_memory2
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_COMPONENT_NAME ocr_fpga_sdram_0
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_BASE 0x0
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_SPAN 1024
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_END 0x3ff
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_CONTENTS_INFO ""
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_DUAL_PORT 1
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_GUI_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_INIT_CONTENTS_FILE soc_system_ocr_fpga_sdram_0
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_INIT_MEM_CONTENT 0
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_INSTANCE_ID NONE
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_NON_DEFAULT_INIT_FILE_ENABLED 0
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_READ_DURING_WRITE_MODE DONT_CARE
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_SINGLE_CLOCK_OP 1
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_SIZE_MULTIPLE 1
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_SIZE_VALUE 1024
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_WRITABLE 1
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_MEMORY_INFO_GENERATE_DAT_SYM 1
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_MEMORY_INFO_GENERATE_HEX 1
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_MEMORY_INFO_HAS_BYTE_LANE 0
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define DMA_FPGA_SDRAM_0_WRITE_MASTER_OCR_FPGA_SDRAM_0_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_sdram_0

/*
 * Macros for device 'dma_fpga_sdram_1', class 'altera_avalon_dma'
 * The macros are prefixed with 'DMA_FPGA_SDRAM_1_'.
 * The prefix is the slave descriptor.
 */
#define DMA_FPGA_SDRAM_1_COMPONENT_TYPE altera_avalon_dma
#define DMA_FPGA_SDRAM_1_COMPONENT_NAME dma_fpga_sdram_1
#define DMA_FPGA_SDRAM_1_BASE 0x200
#define DMA_FPGA_SDRAM_1_SPAN 32
#define DMA_FPGA_SDRAM_1_END 0x21f
#define DMA_FPGA_SDRAM_1_ALLOW_BYTE_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_1_ALLOW_DOUBLEWORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_1_ALLOW_HW_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_1_ALLOW_QUADWORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_1_ALLOW_WORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_1_LENGTHWIDTH 24
#define DMA_FPGA_SDRAM_1_MAX_BURST_SIZE 8

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'dma_fpga_sdram_1_read_master'.
 * The macros are prefixed with 'DMA_FPGA_SDRAM_1_READ_MASTER_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_SDRAM_1_READ_MASTER_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define DMA_FPGA_SDRAM_1_READ_MASTER_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define DMA_FPGA_SDRAM_1_READ_MASTER_HPS_0_BRIDGES_BASE 0x0
#define DMA_FPGA_SDRAM_1_READ_MASTER_HPS_0_BRIDGES_SPAN 0xffffffff
#define DMA_FPGA_SDRAM_1_READ_MASTER_HPS_0_BRIDGES_END 0xfffffffe

/*
 * Macros for device 'ocr_fpga_sdram_1', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'dma_fpga_sdram_1_write_master'.
 * The macros are prefixed with 'DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_COMPONENT_TYPE altera_avalon_onchip_memory2
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_COMPONENT_NAME ocr_fpga_sdram_1
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_BASE 0x0
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_SPAN 1024
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_END 0x3ff
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_CONTENTS_INFO ""
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_DUAL_PORT 1
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_GUI_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_INIT_CONTENTS_FILE soc_system_ocr_fpga_sdram_1
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_INIT_MEM_CONTENT 0
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_INSTANCE_ID NONE
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_NON_DEFAULT_INIT_FILE_ENABLED 0
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_READ_DURING_WRITE_MODE DONT_CARE
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_SINGLE_CLOCK_OP 1
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_SIZE_MULTIPLE 1
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_SIZE_VALUE 1024
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_WRITABLE 1
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_MEMORY_INFO_GENERATE_DAT_SYM 1
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_MEMORY_INFO_GENERATE_HEX 1
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_MEMORY_INFO_HAS_BYTE_LANE 0
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define DMA_FPGA_SDRAM_1_WRITE_MASTER_OCR_FPGA_SDRAM_1_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_sdram_1

/*
 * Macros for device 'dma_fpga_sdram_2', class 'altera_avalon_dma'
 * The macros are prefixed with 'DMA_FPGA_SDRAM_2_'.
 * The prefix is the slave descriptor.
 */
#define DMA_FPGA_SDRAM_2_COMPONENT_TYPE altera_avalon_dma
#define DMA_FPGA_SDRAM_2_COMPONENT_NAME dma_fpga_sdram_2
#define DMA_FPGA_SDRAM_2_BASE 0x300
#define DMA_FPGA_SDRAM_2_SPAN 32
#define DMA_FPGA_SDRAM_2_END 0x31f
#define DMA_FPGA_SDRAM_2_ALLOW_BYTE_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_2_ALLOW_DOUBLEWORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_2_ALLOW_HW_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_2_ALLOW_QUADWORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_2_ALLOW_WORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_2_LENGTHWIDTH 24
#define DMA_FPGA_SDRAM_2_MAX_BURST_SIZE 8

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'dma_fpga_sdram_2_read_master'.
 * The macros are prefixed with 'DMA_FPGA_SDRAM_2_READ_MASTER_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_SDRAM_2_READ_MASTER_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define DMA_FPGA_SDRAM_2_READ_MASTER_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define DMA_FPGA_SDRAM_2_READ_MASTER_HPS_0_BRIDGES_BASE 0x0
#define DMA_FPGA_SDRAM_2_READ_MASTER_HPS_0_BRIDGES_SPAN 0xffffffff
#define DMA_FPGA_SDRAM_2_READ_MASTER_HPS_0_BRIDGES_END 0xfffffffe

/*
 * Macros for device 'ocr_fpga_sdram_2', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'dma_fpga_sdram_2_write_master'.
 * The macros are prefixed with 'DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_COMPONENT_TYPE altera_avalon_onchip_memory2
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_COMPONENT_NAME ocr_fpga_sdram_2
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_BASE 0x0
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_SPAN 1024
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_END 0x3ff
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_CONTENTS_INFO ""
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_DUAL_PORT 1
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_GUI_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_INIT_CONTENTS_FILE soc_system_ocr_fpga_sdram_2
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_INIT_MEM_CONTENT 0
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_INSTANCE_ID NONE
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_NON_DEFAULT_INIT_FILE_ENABLED 0
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_READ_DURING_WRITE_MODE DONT_CARE
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_SINGLE_CLOCK_OP 1
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_SIZE_MULTIPLE 1
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_SIZE_VALUE 1024
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_WRITABLE 1
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_MEMORY_INFO_GENERATE_DAT_SYM 1
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_MEMORY_INFO_GENERATE_HEX 1
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_MEMORY_INFO_HAS_BYTE_LANE 0
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define DMA_FPGA_SDRAM_2_WRITE_MASTER_OCR_FPGA_SDRAM_2_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_sdram_2

/*
 * Macros for device 'dma_fpga_sdram_3', class 'altera_avalon_dma'
 * The macros are prefixed with 'DMA_FPGA_SDRAM_3_'.
 * The prefix is the slave descriptor.
 */
#define DMA_FPGA_SDRAM_3_COMPONENT_TYPE altera_avalon_dma
#define DMA_FPGA_SDRAM_3_COMPONENT_NAME dma_fpga_sdram_3
#define DMA_FPGA_SDRAM_3_BASE 0x400
#define DMA_FPGA_SDRAM_3_SPAN 32
#define DMA_FPGA_SDRAM_3_END 0x41f
#define DMA_FPGA_SDRAM_3_ALLOW_BYTE_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_3_ALLOW_DOUBLEWORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_3_ALLOW_HW_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_3_ALLOW_QUADWORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_3_ALLOW_WORD_TRANSACTIONS 1
#define DMA_FPGA_SDRAM_3_LENGTHWIDTH 24
#define DMA_FPGA_SDRAM_3_MAX_BURST_SIZE 8

/*
 * Macros for device 'hps_0_bridges', class 'hps_bridge_avalon'
 * Path to the device is from the master group 'dma_fpga_sdram_3_read_master'.
 * The macros are prefixed with 'DMA_FPGA_SDRAM_3_READ_MASTER_HPS_0_BRIDGES_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_SDRAM_3_READ_MASTER_HPS_0_BRIDGES_COMPONENT_TYPE hps_bridge_avalon
#define DMA_FPGA_SDRAM_3_READ_MASTER_HPS_0_BRIDGES_COMPONENT_NAME hps_0_bridges
#define DMA_FPGA_SDRAM_3_READ_MASTER_HPS_0_BRIDGES_BASE 0x0
#define DMA_FPGA_SDRAM_3_READ_MASTER_HPS_0_BRIDGES_SPAN 0xffffffff
#define DMA_FPGA_SDRAM_3_READ_MASTER_HPS_0_BRIDGES_END 0xfffffffe

/*
 * Macros for device 'ocr_fpga_sdram_3', class 'altera_avalon_onchip_memory2'
 * Path to the device is from the master group 'dma_fpga_sdram_3_write_master'.
 * The macros are prefixed with 'DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_'.
 * The prefix is the master group descriptor and the slave descriptor.
 */
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_COMPONENT_TYPE altera_avalon_onchip_memory2
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_COMPONENT_NAME ocr_fpga_sdram_3
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_BASE 0x0
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_SPAN 1024
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_END 0x3ff
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_CONTENTS_INFO ""
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_DUAL_PORT 1
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_GUI_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_INIT_CONTENTS_FILE soc_system_ocr_fpga_sdram_3
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_INIT_MEM_CONTENT 0
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_INSTANCE_ID NONE
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_NON_DEFAULT_INIT_FILE_ENABLED 0
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_RAM_BLOCK_TYPE M10K
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_READ_DURING_WRITE_MODE DONT_CARE
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_SINGLE_CLOCK_OP 1
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_SIZE_MULTIPLE 1
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_SIZE_VALUE 1024
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_WRITABLE 1
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_MEMORY_INFO_GENERATE_DAT_SYM 1
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_MEMORY_INFO_GENERATE_HEX 1
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_MEMORY_INFO_HAS_BYTE_LANE 0
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define DMA_FPGA_SDRAM_3_WRITE_MASTER_OCR_FPGA_SDRAM_3_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_sdram_3

/*
 * Macros for device 'pio_0', class 'altera_avalon_pio'
 * The macros are prefixed with 'PIO_0_'.
 * The prefix is the slave descriptor.
 */
#define PIO_0_COMPONENT_TYPE altera_avalon_pio
#define PIO_0_COMPONENT_NAME pio_0
#define PIO_0_BASE 0x8000
#define PIO_0_SPAN 16
#define PIO_0_END 0x800f
#define PIO_0_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_0_CAPTURE 0
#define PIO_0_DATA_WIDTH 32
#define PIO_0_DO_TEST_BENCH_WIRING 0
#define PIO_0_DRIVEN_SIM_VALUE 0
#define PIO_0_EDGE_TYPE NONE
#define PIO_0_FREQ 200000000
#define PIO_0_HAS_IN 1
#define PIO_0_HAS_OUT 1
#define PIO_0_HAS_TRI 0
#define PIO_0_IRQ_TYPE NONE
#define PIO_0_RESET_VALUE 252645135

/*
 * Macros for device 'ocr_fpga_hps', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'OCR_FPGA_HPS_'.
 * The prefix is the slave descriptor.
 */
#define OCR_FPGA_HPS_COMPONENT_TYPE altera_avalon_onchip_memory2
#define OCR_FPGA_HPS_COMPONENT_NAME ocr_fpga_hps
#define OCR_FPGA_HPS_BASE 0x10000
#define OCR_FPGA_HPS_SPAN 1024
#define OCR_FPGA_HPS_END 0x103ff
#define OCR_FPGA_HPS_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define OCR_FPGA_HPS_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define OCR_FPGA_HPS_CONTENTS_INFO ""
#define OCR_FPGA_HPS_DUAL_PORT 1
#define OCR_FPGA_HPS_GUI_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_HPS_INIT_CONTENTS_FILE soc_system_ocr_fpga_hps
#define OCR_FPGA_HPS_INIT_MEM_CONTENT 0
#define OCR_FPGA_HPS_INSTANCE_ID NONE
#define OCR_FPGA_HPS_NON_DEFAULT_INIT_FILE_ENABLED 0
#define OCR_FPGA_HPS_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_HPS_READ_DURING_WRITE_MODE DONT_CARE
#define OCR_FPGA_HPS_SINGLE_CLOCK_OP 1
#define OCR_FPGA_HPS_SIZE_MULTIPLE 1
#define OCR_FPGA_HPS_SIZE_VALUE 1024
#define OCR_FPGA_HPS_WRITABLE 1
#define OCR_FPGA_HPS_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define OCR_FPGA_HPS_MEMORY_INFO_GENERATE_DAT_SYM 1
#define OCR_FPGA_HPS_MEMORY_INFO_GENERATE_HEX 1
#define OCR_FPGA_HPS_MEMORY_INFO_HAS_BYTE_LANE 0
#define OCR_FPGA_HPS_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define OCR_FPGA_HPS_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define OCR_FPGA_HPS_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_hps

/*
 * Macros for device 'ocr_fpga_sdram_0', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'OCR_FPGA_SDRAM_0_'.
 * The prefix is the slave descriptor.
 */
#define OCR_FPGA_SDRAM_0_COMPONENT_TYPE altera_avalon_onchip_memory2
#define OCR_FPGA_SDRAM_0_COMPONENT_NAME ocr_fpga_sdram_0
#define OCR_FPGA_SDRAM_0_BASE 0x20000
#define OCR_FPGA_SDRAM_0_SPAN 1024
#define OCR_FPGA_SDRAM_0_END 0x203ff
#define OCR_FPGA_SDRAM_0_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define OCR_FPGA_SDRAM_0_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define OCR_FPGA_SDRAM_0_CONTENTS_INFO ""
#define OCR_FPGA_SDRAM_0_DUAL_PORT 1
#define OCR_FPGA_SDRAM_0_GUI_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_SDRAM_0_INIT_CONTENTS_FILE soc_system_ocr_fpga_sdram_0
#define OCR_FPGA_SDRAM_0_INIT_MEM_CONTENT 0
#define OCR_FPGA_SDRAM_0_INSTANCE_ID NONE
#define OCR_FPGA_SDRAM_0_NON_DEFAULT_INIT_FILE_ENABLED 0
#define OCR_FPGA_SDRAM_0_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_SDRAM_0_READ_DURING_WRITE_MODE DONT_CARE
#define OCR_FPGA_SDRAM_0_SINGLE_CLOCK_OP 1
#define OCR_FPGA_SDRAM_0_SIZE_MULTIPLE 1
#define OCR_FPGA_SDRAM_0_SIZE_VALUE 1024
#define OCR_FPGA_SDRAM_0_WRITABLE 1
#define OCR_FPGA_SDRAM_0_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define OCR_FPGA_SDRAM_0_MEMORY_INFO_GENERATE_DAT_SYM 1
#define OCR_FPGA_SDRAM_0_MEMORY_INFO_GENERATE_HEX 1
#define OCR_FPGA_SDRAM_0_MEMORY_INFO_HAS_BYTE_LANE 0
#define OCR_FPGA_SDRAM_0_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define OCR_FPGA_SDRAM_0_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define OCR_FPGA_SDRAM_0_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_sdram_0

/*
 * Macros for device 'ocr_fpga_sdram_1', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'OCR_FPGA_SDRAM_1_'.
 * The prefix is the slave descriptor.
 */
#define OCR_FPGA_SDRAM_1_COMPONENT_TYPE altera_avalon_onchip_memory2
#define OCR_FPGA_SDRAM_1_COMPONENT_NAME ocr_fpga_sdram_1
#define OCR_FPGA_SDRAM_1_BASE 0x30000
#define OCR_FPGA_SDRAM_1_SPAN 1024
#define OCR_FPGA_SDRAM_1_END 0x303ff
#define OCR_FPGA_SDRAM_1_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define OCR_FPGA_SDRAM_1_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define OCR_FPGA_SDRAM_1_CONTENTS_INFO ""
#define OCR_FPGA_SDRAM_1_DUAL_PORT 1
#define OCR_FPGA_SDRAM_1_GUI_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_SDRAM_1_INIT_CONTENTS_FILE soc_system_ocr_fpga_sdram_1
#define OCR_FPGA_SDRAM_1_INIT_MEM_CONTENT 0
#define OCR_FPGA_SDRAM_1_INSTANCE_ID NONE
#define OCR_FPGA_SDRAM_1_NON_DEFAULT_INIT_FILE_ENABLED 0
#define OCR_FPGA_SDRAM_1_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_SDRAM_1_READ_DURING_WRITE_MODE DONT_CARE
#define OCR_FPGA_SDRAM_1_SINGLE_CLOCK_OP 1
#define OCR_FPGA_SDRAM_1_SIZE_MULTIPLE 1
#define OCR_FPGA_SDRAM_1_SIZE_VALUE 1024
#define OCR_FPGA_SDRAM_1_WRITABLE 1
#define OCR_FPGA_SDRAM_1_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define OCR_FPGA_SDRAM_1_MEMORY_INFO_GENERATE_DAT_SYM 1
#define OCR_FPGA_SDRAM_1_MEMORY_INFO_GENERATE_HEX 1
#define OCR_FPGA_SDRAM_1_MEMORY_INFO_HAS_BYTE_LANE 0
#define OCR_FPGA_SDRAM_1_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define OCR_FPGA_SDRAM_1_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define OCR_FPGA_SDRAM_1_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_sdram_1

/*
 * Macros for device 'ocr_fpga_sdram_2', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'OCR_FPGA_SDRAM_2_'.
 * The prefix is the slave descriptor.
 */
#define OCR_FPGA_SDRAM_2_COMPONENT_TYPE altera_avalon_onchip_memory2
#define OCR_FPGA_SDRAM_2_COMPONENT_NAME ocr_fpga_sdram_2
#define OCR_FPGA_SDRAM_2_BASE 0x40000
#define OCR_FPGA_SDRAM_2_SPAN 1024
#define OCR_FPGA_SDRAM_2_END 0x403ff
#define OCR_FPGA_SDRAM_2_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define OCR_FPGA_SDRAM_2_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define OCR_FPGA_SDRAM_2_CONTENTS_INFO ""
#define OCR_FPGA_SDRAM_2_DUAL_PORT 1
#define OCR_FPGA_SDRAM_2_GUI_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_SDRAM_2_INIT_CONTENTS_FILE soc_system_ocr_fpga_sdram_2
#define OCR_FPGA_SDRAM_2_INIT_MEM_CONTENT 0
#define OCR_FPGA_SDRAM_2_INSTANCE_ID NONE
#define OCR_FPGA_SDRAM_2_NON_DEFAULT_INIT_FILE_ENABLED 0
#define OCR_FPGA_SDRAM_2_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_SDRAM_2_READ_DURING_WRITE_MODE DONT_CARE
#define OCR_FPGA_SDRAM_2_SINGLE_CLOCK_OP 1
#define OCR_FPGA_SDRAM_2_SIZE_MULTIPLE 1
#define OCR_FPGA_SDRAM_2_SIZE_VALUE 1024
#define OCR_FPGA_SDRAM_2_WRITABLE 1
#define OCR_FPGA_SDRAM_2_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define OCR_FPGA_SDRAM_2_MEMORY_INFO_GENERATE_DAT_SYM 1
#define OCR_FPGA_SDRAM_2_MEMORY_INFO_GENERATE_HEX 1
#define OCR_FPGA_SDRAM_2_MEMORY_INFO_HAS_BYTE_LANE 0
#define OCR_FPGA_SDRAM_2_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define OCR_FPGA_SDRAM_2_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define OCR_FPGA_SDRAM_2_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_sdram_2

/*
 * Macros for device 'ocr_fpga_sdram_3', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'OCR_FPGA_SDRAM_3_'.
 * The prefix is the slave descriptor.
 */
#define OCR_FPGA_SDRAM_3_COMPONENT_TYPE altera_avalon_onchip_memory2
#define OCR_FPGA_SDRAM_3_COMPONENT_NAME ocr_fpga_sdram_3
#define OCR_FPGA_SDRAM_3_BASE 0x50000
#define OCR_FPGA_SDRAM_3_SPAN 1024
#define OCR_FPGA_SDRAM_3_END 0x503ff
#define OCR_FPGA_SDRAM_3_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define OCR_FPGA_SDRAM_3_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define OCR_FPGA_SDRAM_3_CONTENTS_INFO ""
#define OCR_FPGA_SDRAM_3_DUAL_PORT 1
#define OCR_FPGA_SDRAM_3_GUI_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_SDRAM_3_INIT_CONTENTS_FILE soc_system_ocr_fpga_sdram_3
#define OCR_FPGA_SDRAM_3_INIT_MEM_CONTENT 0
#define OCR_FPGA_SDRAM_3_INSTANCE_ID NONE
#define OCR_FPGA_SDRAM_3_NON_DEFAULT_INIT_FILE_ENABLED 0
#define OCR_FPGA_SDRAM_3_RAM_BLOCK_TYPE M10K
#define OCR_FPGA_SDRAM_3_READ_DURING_WRITE_MODE DONT_CARE
#define OCR_FPGA_SDRAM_3_SINGLE_CLOCK_OP 1
#define OCR_FPGA_SDRAM_3_SIZE_MULTIPLE 1
#define OCR_FPGA_SDRAM_3_SIZE_VALUE 1024
#define OCR_FPGA_SDRAM_3_WRITABLE 1
#define OCR_FPGA_SDRAM_3_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define OCR_FPGA_SDRAM_3_MEMORY_INFO_GENERATE_DAT_SYM 1
#define OCR_FPGA_SDRAM_3_MEMORY_INFO_GENERATE_HEX 1
#define OCR_FPGA_SDRAM_3_MEMORY_INFO_HAS_BYTE_LANE 0
#define OCR_FPGA_SDRAM_3_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define OCR_FPGA_SDRAM_3_MEMORY_INFO_MEM_INIT_DATA_WIDTH 64
#define OCR_FPGA_SDRAM_3_MEMORY_INFO_MEM_INIT_FILENAME soc_system_ocr_fpga_sdram_3


#endif /* _ALTERA_HPS_0_H_ */
