WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500118 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000118 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250119 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250119 cumulative IPC: 4 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14427247 heartbeat IPC: 1.061 cumulative IPC: 0.6115 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 30751299 heartbeat IPC: 0.6126 cumulative IPC: 0.6122 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 47080744 heartbeat IPC: 0.6124 cumulative IPC: 0.6123 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 63285721 heartbeat IPC: 0.6171 cumulative IPC: 0.6137 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 79560307 heartbeat IPC: 0.6145 cumulative IPC: 0.6138 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 95768889 heartbeat IPC: 0.617 cumulative IPC: 0.6144 (Simulation time: 00 hr 06 min 58 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv476.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000004 cycles: 111997599 heartbeat IPC: 0.6162 cumulative IPC: 0.6147 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 128227060 heartbeat IPC: 0.6162 cumulative IPC: 0.6149 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 144472982 heartbeat IPC: 0.6155 cumulative IPC: 0.6149 (Simulation time: 00 hr 10 min 15 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 160720181 heartbeat IPC: 0.6155 cumulative IPC: 0.615 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 162599076 cumulative IPC: 0.615 (Simulation time: 00 hr 11 min 53 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 162599076 cumulative IPC: 0.615 (Simulation time: 00 hr 11 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv476.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.615 instructions: 100000001 cycles: 162599076
CPU 0 Branch Prediction Accuracy: 70.75% MPKI: 51.93 Average ROB Occupancy at Mispredict: 3.494
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53
BRANCH_INDIRECT: 36.1
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 1.64
BRANCH_INDIRECT_CALL: 2.28
BRANCH_RETURN: 1.35

L1D TOTAL        ACCESS:   34889988 HIT:   31189609 MISS:    3700379
L1D LOAD         ACCESS:   20885423 HIT:   18817101 MISS:    2068322
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   14003815 HIT:   12372506 MISS:    1631309
L1D TRANSLATION  ACCESS:        750 HIT:          2 MISS:        748
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 6.692 cycles
L1I TOTAL        ACCESS:   13612074 HIT:    5298715 MISS:    8313359
L1I LOAD         ACCESS:   13612074 HIT:    5298715 MISS:    8313359
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.267 cycles
L2C TOTAL        ACCESS:   10002791 HIT:    9687040 MISS:     315751
L2C LOAD         ACCESS:    8300763 HIT:    7995926 MISS:     304837
L2C RFO          ACCESS:     588289 HIT:     583056 MISS:       5233
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1112991 HIT:    1107777 MISS:       5214
L2C TRANSLATION  ACCESS:        748 HIT:        281 MISS:        467
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 24.77 cycles
LLC TOTAL        ACCESS:     317960 HIT:     309728 MISS:       8232
LLC LOAD         ACCESS:     304837 HIT:     296723 MISS:       8114
LLC RFO          ACCESS:       5233 HIT:       5197 MISS:         36
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       7423 HIT:       7423 MISS:          0
LLC TRANSLATION  ACCESS:        467 HIT:        385 MISS:         82
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 194.7 cycles
cpu0_DTLB TOTAL        ACCESS:   27840806 HIT:   26716166 MISS:    1124640
cpu0_DTLB LOAD         ACCESS:   27840806 HIT:   26716166 MISS:    1124640
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.771 cycles
cpu0_ITLB TOTAL        ACCESS:   12069330 HIT:    9698534 MISS:    2370796
cpu0_ITLB LOAD         ACCESS:   12069330 HIT:    9698534 MISS:    2370796
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.951 cycles
cpu0_STLB TOTAL        ACCESS:    2118176 HIT:    2117448 MISS:        728
cpu0_STLB LOAD         ACCESS:    2118176 HIT:    2117448 MISS:        728
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 72.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3826
  ROW_BUFFER_MISS:       4406
 AVG DBUS CONGESTED CYCLE: 3.952
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
