{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518283606984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518283607013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 11:26:46 2018 " "Processing started: Sat Feb 10 11:26:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518283607013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283607013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jaggy -c jaggy " "Command: quartus_map --read_settings_files=on --write_settings_files=off jaggy -c jaggy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283607013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518283607485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518283607485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jaggy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jaggy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jaggy-struct " "Found design unit 1: jaggy-struct" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617881 ""} { "Info" "ISGN_ENTITY_NAME" "1 jaggy " "Found entity 1: jaggy" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283617881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples.vhd 9 3 " "Found 9 design units, including 3 entities, in source file examples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-dataflow " "Found design unit 1: half_adder-dataflow" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 half_adder-dataflow2 " "Found design unit 2: half_adder-dataflow2" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 half_adder-behavior " "Found design unit 3: half_adder-behavior" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 xor_2-dataflow " "Found design unit 4: xor_2-dataflow" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 and_2-dataflow " "Found design unit 5: and_2-dataflow" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 half_adder-structure " "Found design unit 6: half_adder-structure" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617883 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617883 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_2 " "Found entity 2: xor_2" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617883 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_2 " "Found entity 3: and_2" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283617883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadderex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadderex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_addertb-dataflow " "Found design unit 1: half_addertb-dataflow" {  } { { "halfadderex.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/halfadderex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617886 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_addertb " "Found entity 1: half_addertb" {  } { { "halfadderex.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/halfadderex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283617886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-behavior " "Found design unit 1: testbench-behavior" {  } { { "testbenchex.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/testbenchex.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617888 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbenchex.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/testbenchex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283617888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_count-struct " "Found design unit 1: prog_count-struct" {  } { { "prog_count.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/prog_count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617890 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_count " "Found entity 1: prog_count" {  } { { "prog_count.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/prog_count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283617890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_mem-struct " "Found design unit 1: instr_mem-struct" {  } { { "instr_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/instr_mem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617892 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/instr_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283617892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contr_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contr_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contr_unit-struct " "Found design unit 1: contr_unit-struct" {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617894 ""} { "Info" "ISGN_ENTITY_NAME" "1 contr_unit " "Found entity 1: contr_unit" {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283617894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_log_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arith_log_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arith_log_unit-struct " "Found design unit 1: arith_log_unit-struct" {  } { { "arith_log_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/arith_log_unit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617896 ""} { "Info" "ISGN_ENTITY_NAME" "1 arith_log_unit " "Found entity 1: arith_log_unit" {  } { { "arith_log_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/arith_log_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283617896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-struct " "Found design unit 1: data_mem-struct" {  } { { "data_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/data_mem.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617898 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283617898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283617898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jaggy " "Elaborating entity \"jaggy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518283617926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_count prog_count:pc " "Elaborating entity \"prog_count\" for hierarchy \"prog_count:pc\"" {  } { { "jaggy.vhd" "pc" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518283617986 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_out prog_count.vhd(7) " "VHDL Signal Declaration warning at prog_count.vhd(7): used implicit default value for signal \"addr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "prog_count.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/prog_count.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617989 "|jaggy|prog_count:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:im " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:im\"" {  } { { "jaggy.vhd" "im" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518283617989 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readdata1 instr_mem.vhd(8) " "VHDL Signal Declaration warning at instr_mem.vhd(8): used implicit default value for signal \"readdata1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "instr_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/instr_mem.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617991 "|jaggy|instr_mem:im"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readdata2 instr_mem.vhd(8) " "VHDL Signal Declaration warning at instr_mem.vhd(8): used implicit default value for signal \"readdata2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "instr_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/instr_mem.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617991 "|jaggy|instr_mem:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contr_unit contr_unit:cu " "Elaborating entity \"contr_unit\" for hierarchy \"contr_unit:cu\"" {  } { { "jaggy.vhd" "cu" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518283617992 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegDst contr_unit.vhd(7) " "VHDL Signal Declaration warning at contr_unit.vhd(7): used implicit default value for signal \"RegDst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617995 "|jaggy|contr_unit:cu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWrite contr_unit.vhd(7) " "VHDL Signal Declaration warning at contr_unit.vhd(7): used implicit default value for signal \"RegWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617995 "|jaggy|contr_unit:cu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALUSrc contr_unit.vhd(7) " "VHDL Signal Declaration warning at contr_unit.vhd(7): used implicit default value for signal \"ALUSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617995 "|jaggy|contr_unit:cu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCSrc contr_unit.vhd(7) " "VHDL Signal Declaration warning at contr_unit.vhd(7): used implicit default value for signal \"PCSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617995 "|jaggy|contr_unit:cu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemRead contr_unit.vhd(7) " "VHDL Signal Declaration warning at contr_unit.vhd(7): used implicit default value for signal \"MemRead\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617995 "|jaggy|contr_unit:cu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWrite contr_unit.vhd(7) " "VHDL Signal Declaration warning at contr_unit.vhd(7): used implicit default value for signal \"MemWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617995 "|jaggy|contr_unit:cu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemtoReg contr_unit.vhd(7) " "VHDL Signal Declaration warning at contr_unit.vhd(7): used implicit default value for signal \"MemtoReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617995 "|jaggy|contr_unit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_log_unit arith_log_unit:alu " "Elaborating entity \"arith_log_unit\" for hierarchy \"arith_log_unit:alu\"" {  } { { "jaggy.vhd" "alu" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518283617995 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataout arith_log_unit.vhd(7) " "VHDL Signal Declaration warning at arith_log_unit.vhd(7): used implicit default value for signal \"dataout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "arith_log_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/arith_log_unit.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283617998 "|jaggy|arith_log_unit:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dm " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dm\"" {  } { { "jaggy.vhd" "dm" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518283617998 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readdata data_mem.vhd(7) " "VHDL Signal Declaration warning at data_mem.vhd(7): used implicit default value for signal \"readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/data_mem.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518283618000 "|jaggy|data_mem:dm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r GND " "Pin \"r\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|r"} { "Warning" "WMLS_MLS_STUCK_PIN" "r1 GND " "Pin \"r1\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|r1"} { "Warning" "WMLS_MLS_STUCK_PIN" "r2 GND " "Pin \"r2\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|r2"} { "Warning" "WMLS_MLS_STUCK_PIN" "r3 GND " "Pin \"r3\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|r3"} { "Warning" "WMLS_MLS_STUCK_PIN" "r4 GND " "Pin \"r4\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|r4"} { "Warning" "WMLS_MLS_STUCK_PIN" "s GND " "Pin \"s\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|s"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1 GND " "Pin \"s1\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|s1"} { "Warning" "WMLS_MLS_STUCK_PIN" "t GND " "Pin \"t\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|t"} { "Warning" "WMLS_MLS_STUCK_PIN" "u GND " "Pin \"u\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|u"} { "Warning" "WMLS_MLS_STUCK_PIN" "v GND " "Pin \"v\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|v"} { "Warning" "WMLS_MLS_STUCK_PIN" "w GND " "Pin \"w\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|w"} { "Warning" "WMLS_MLS_STUCK_PIN" "x GND " "Pin \"x\" is stuck at GND" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518283618496 "|jaggy|x"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518283618496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518283619014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518283619014 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a2 " "No output dependent on input pin \"a2\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|a2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a3 " "No output dependent on input pin \"a3\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|a3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a4 " "No output dependent on input pin \"a4\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|a4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a5 " "No output dependent on input pin \"a5\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|a5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b " "No output dependent on input pin \"b\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b2 " "No output dependent on input pin \"b2\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|b2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b3 " "No output dependent on input pin \"b3\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|b3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c " "No output dependent on input pin \"c\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|c"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d " "No output dependent on input pin \"d\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|d"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "e " "No output dependent on input pin \"e\"" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518283619370 "|jaggy|e"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1518283619370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518283619370 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518283619370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518283619370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "774 " "Peak virtual memory: 774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518283619462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 10 11:26:59 2018 " "Processing ended: Sat Feb 10 11:26:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518283619462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518283619462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518283619462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283619462 ""}
