{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 17:21:49 2011 " "Info: Processing started: Thu Mar 24 17:21:49 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lcdclk -c lcdclk --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcdclk -c lcdclk --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 128 64 232 144 "CLOCK_50" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out " "Info: Detected ripple clock \"lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out\" as buffer" {  } { { "clk_div.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clk_div.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register lcdclk:inst\|clock:c1\|minlsb\[2\] register lcdclk:inst\|LCD_DATA_VALUE\[0\] 164.15 MHz 6.092 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 164.15 MHz between source register \"lcdclk:inst\|clock:c1\|minlsb\[2\]\" and destination register \"lcdclk:inst\|LCD_DATA_VALUE\[0\]\" (period= 6.092 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.486 ns + Longest register register " "Info: + Longest register to register delay is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdclk:inst\|clock:c1\|minlsb\[2\] 1 REG LCFF_X47_Y28_N29 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N29; Fanout = 14; REG Node = 'lcdclk:inst\|clock:c1\|minlsb\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk:inst|clock:c1|minlsb[2] } "NODE_NAME" } } { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.420 ns) 0.937 ns lcdclk:inst\|translate:t3\|Mux2~0 2 COMB LCCOMB_X48_Y28_N30 1 " "Info: 2: + IC(0.517 ns) + CELL(0.420 ns) = 0.937 ns; Loc. = LCCOMB_X48_Y28_N30; Fanout = 1; COMB Node = 'lcdclk:inst\|translate:t3\|Mux2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { lcdclk:inst|clock:c1|minlsb[2] lcdclk:inst|translate:t3|Mux2~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/translate.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.330 ns lcdclk:inst\|Selector9~1 3 COMB LCCOMB_X48_Y28_N24 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.330 ns; Loc. = LCCOMB_X48_Y28_N24; Fanout = 1; COMB Node = 'lcdclk:inst\|Selector9~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { lcdclk:inst|translate:t3|Mux2~0 lcdclk:inst|Selector9~1 } "NODE_NAME" } } { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.410 ns) 2.005 ns lcdclk:inst\|Selector9~4 4 COMB LCCOMB_X48_Y28_N6 1 " "Info: 4: + IC(0.265 ns) + CELL(0.410 ns) = 2.005 ns; Loc. = LCCOMB_X48_Y28_N6; Fanout = 1; COMB Node = 'lcdclk:inst\|Selector9~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lcdclk:inst|Selector9~1 lcdclk:inst|Selector9~4 } "NODE_NAME" } } { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.402 ns lcdclk:inst\|Selector9~7 5 COMB LCCOMB_X48_Y28_N14 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.402 ns; Loc. = LCCOMB_X48_Y28_N14; Fanout = 1; COMB Node = 'lcdclk:inst\|Selector9~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { lcdclk:inst|Selector9~4 lcdclk:inst|Selector9~7 } "NODE_NAME" } } { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.486 ns lcdclk:inst\|LCD_DATA_VALUE\[0\] 6 REG LCFF_X48_Y28_N15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.486 ns; Loc. = LCFF_X48_Y28_N15; Fanout = 2; REG Node = 'lcdclk:inst\|LCD_DATA_VALUE\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lcdclk:inst|Selector9~7 lcdclk:inst|LCD_DATA_VALUE[0] } "NODE_NAME" } } { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.214 ns ( 48.83 % ) " "Info: Total cell delay = 1.214 ns ( 48.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 51.17 % ) " "Info: Total interconnect delay = 1.272 ns ( 51.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { lcdclk:inst|clock:c1|minlsb[2] lcdclk:inst|translate:t3|Mux2~0 lcdclk:inst|Selector9~1 lcdclk:inst|Selector9~4 lcdclk:inst|Selector9~7 lcdclk:inst|LCD_DATA_VALUE[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { lcdclk:inst|clock:c1|minlsb[2] {} lcdclk:inst|translate:t3|Mux2~0 {} lcdclk:inst|Selector9~1 {} lcdclk:inst|Selector9~4 {} lcdclk:inst|Selector9~7 {} lcdclk:inst|LCD_DATA_VALUE[0] {} } { 0.000ns 0.517ns 0.243ns 0.265ns 0.247ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.392 ns - Smallest " "Info: - Smallest clock skew is -3.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.655 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 128 64 232 144 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 161 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 161; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 128 64 232 144 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.655 ns lcdclk:inst\|LCD_DATA_VALUE\[0\] 3 REG LCFF_X48_Y28_N15 2 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X48_Y28_N15; Fanout = 2; REG Node = 'lcdclk:inst\|LCD_DATA_VALUE\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { CLOCK_50~clkctrl lcdclk:inst|LCD_DATA_VALUE[0] } "NODE_NAME" } } { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLOCK_50 CLOCK_50~clkctrl lcdclk:inst|LCD_DATA_VALUE[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcdclk:inst|LCD_DATA_VALUE[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.047 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 128 64 232 144 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.787 ns) 3.274 ns lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out 2 REG LCFF_X36_Y14_N3 2 " "Info: 2: + IC(1.488 ns) + CELL(0.787 ns) = 3.274 ns; Loc. = LCFF_X36_Y14_N3; Fanout = 2; REG Node = 'lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out } "NODE_NAME" } } { "clk_div.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clk_div.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.000 ns) 4.504 ns lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out~clkctrl 3 COMB CLKCTRL_G12 21 " "Info: 3: + IC(1.230 ns) + CELL(0.000 ns) = 4.504 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clk_div.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.047 ns lcdclk:inst\|clock:c1\|minlsb\[2\] 4 REG LCFF_X47_Y28_N29 14 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.047 ns; Loc. = LCFF_X47_Y28_N29; Fanout = 14; REG Node = 'lcdclk:inst\|clock:c1\|minlsb\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|minlsb[2] } "NODE_NAME" } } { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.42 % ) " "Info: Total cell delay = 2.323 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.724 ns ( 61.58 % ) " "Info: Total interconnect delay = 3.724 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|minlsb[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLOCK_50 {} CLOCK_50~combout {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl {} lcdclk:inst|clock:c1|minlsb[2] {} } { 0.000ns 0.000ns 1.488ns 1.230ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLOCK_50 CLOCK_50~clkctrl lcdclk:inst|LCD_DATA_VALUE[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcdclk:inst|LCD_DATA_VALUE[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|minlsb[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLOCK_50 {} CLOCK_50~combout {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl {} lcdclk:inst|clock:c1|minlsb[2] {} } { 0.000ns 0.000ns 1.488ns 1.230ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 151 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { lcdclk:inst|clock:c1|minlsb[2] lcdclk:inst|translate:t3|Mux2~0 lcdclk:inst|Selector9~1 lcdclk:inst|Selector9~4 lcdclk:inst|Selector9~7 lcdclk:inst|LCD_DATA_VALUE[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { lcdclk:inst|clock:c1|minlsb[2] {} lcdclk:inst|translate:t3|Mux2~0 {} lcdclk:inst|Selector9~1 {} lcdclk:inst|Selector9~4 {} lcdclk:inst|Selector9~7 {} lcdclk:inst|LCD_DATA_VALUE[0] {} } { 0.000ns 0.517ns 0.243ns 0.265ns 0.247ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLOCK_50 CLOCK_50~clkctrl lcdclk:inst|LCD_DATA_VALUE[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcdclk:inst|LCD_DATA_VALUE[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|minlsb[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLOCK_50 {} CLOCK_50~combout {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl {} lcdclk:inst|clock:c1|minlsb[2] {} } { 0.000ns 0.000ns 1.488ns 1.230ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lcdclk:inst\|clock:c1\|hrlsb\[0\] KEY\[3\] CLOCK_50 2.764 ns register " "Info: tsu for register \"lcdclk:inst\|clock:c1\|hrlsb\[0\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 2.764 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.847 ns + Longest pin register " "Info: + Longest pin to register delay is 8.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 144 64 232 160 "KEY\[3\]" "" } { 160 64 232 176 "KEY\[2\]" "" } { 176 64 232 192 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.951 ns) + CELL(0.150 ns) 6.963 ns lcdclk:inst\|clock:c1\|hrlsb\[1\]~2 2 COMB LCCOMB_X47_Y28_N14 6 " "Info: 2: + IC(5.951 ns) + CELL(0.150 ns) = 6.963 ns; Loc. = LCCOMB_X47_Y28_N14; Fanout = 6; COMB Node = 'lcdclk:inst\|clock:c1\|hrlsb\[1\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.101 ns" { KEY[3] lcdclk:inst|clock:c1|hrlsb[1]~2 } "NODE_NAME" } } { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.224 ns) + CELL(0.660 ns) 8.847 ns lcdclk:inst\|clock:c1\|hrlsb\[0\] 3 REG LCFF_X48_Y28_N1 16 " "Info: 3: + IC(1.224 ns) + CELL(0.660 ns) = 8.847 ns; Loc. = LCFF_X48_Y28_N1; Fanout = 16; REG Node = 'lcdclk:inst\|clock:c1\|hrlsb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { lcdclk:inst|clock:c1|hrlsb[1]~2 lcdclk:inst|clock:c1|hrlsb[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 18.90 % ) " "Info: Total cell delay = 1.672 ns ( 18.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.175 ns ( 81.10 % ) " "Info: Total interconnect delay = 7.175 ns ( 81.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.847 ns" { KEY[3] lcdclk:inst|clock:c1|hrlsb[1]~2 lcdclk:inst|clock:c1|hrlsb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.847 ns" { KEY[3] {} KEY[3]~combout {} lcdclk:inst|clock:c1|hrlsb[1]~2 {} lcdclk:inst|clock:c1|hrlsb[0] {} } { 0.000ns 0.000ns 5.951ns 1.224ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.047 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 128 64 232 144 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.787 ns) 3.274 ns lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out 2 REG LCFF_X36_Y14_N3 2 " "Info: 2: + IC(1.488 ns) + CELL(0.787 ns) = 3.274 ns; Loc. = LCFF_X36_Y14_N3; Fanout = 2; REG Node = 'lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out } "NODE_NAME" } } { "clk_div.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clk_div.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.000 ns) 4.504 ns lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out~clkctrl 3 COMB CLKCTRL_G12 21 " "Info: 3: + IC(1.230 ns) + CELL(0.000 ns) = 4.504 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clk_div.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.047 ns lcdclk:inst\|clock:c1\|hrlsb\[0\] 4 REG LCFF_X48_Y28_N1 16 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.047 ns; Loc. = LCFF_X48_Y28_N1; Fanout = 16; REG Node = 'lcdclk:inst\|clock:c1\|hrlsb\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|hrlsb[0] } "NODE_NAME" } } { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.42 % ) " "Info: Total cell delay = 2.323 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.724 ns ( 61.58 % ) " "Info: Total interconnect delay = 3.724 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|hrlsb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLOCK_50 {} CLOCK_50~combout {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl {} lcdclk:inst|clock:c1|hrlsb[0] {} } { 0.000ns 0.000ns 1.488ns 1.230ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.847 ns" { KEY[3] lcdclk:inst|clock:c1|hrlsb[1]~2 lcdclk:inst|clock:c1|hrlsb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.847 ns" { KEY[3] {} KEY[3]~combout {} lcdclk:inst|clock:c1|hrlsb[1]~2 {} lcdclk:inst|clock:c1|hrlsb[0] {} } { 0.000ns 0.000ns 5.951ns 1.224ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|hrlsb[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLOCK_50 {} CLOCK_50~combout {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl {} lcdclk:inst|clock:c1|hrlsb[0] {} } { 0.000ns 0.000ns 1.488ns 1.230ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX4\[0\] lcdclk:inst\|clock:c1\|minlsb\[2\] 14.394 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX4\[0\]\" through register \"lcdclk:inst\|clock:c1\|minlsb\[2\]\" is 14.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.047 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 128 64 232 144 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.787 ns) 3.274 ns lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out 2 REG LCFF_X36_Y14_N3 2 " "Info: 2: + IC(1.488 ns) + CELL(0.787 ns) = 3.274 ns; Loc. = LCFF_X36_Y14_N3; Fanout = 2; REG Node = 'lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out } "NODE_NAME" } } { "clk_div.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clk_div.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.000 ns) 4.504 ns lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out~clkctrl 3 COMB CLKCTRL_G12 21 " "Info: 3: + IC(1.230 ns) + CELL(0.000 ns) = 4.504 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'lcdclk:inst\|clock:c1\|clk_div:divide_clock\|clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clk_div.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 6.047 ns lcdclk:inst\|clock:c1\|minlsb\[2\] 4 REG LCFF_X47_Y28_N29 14 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 6.047 ns; Loc. = LCFF_X47_Y28_N29; Fanout = 14; REG Node = 'lcdclk:inst\|clock:c1\|minlsb\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|minlsb[2] } "NODE_NAME" } } { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.42 % ) " "Info: Total cell delay = 2.323 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.724 ns ( 61.58 % ) " "Info: Total interconnect delay = 3.724 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|minlsb[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLOCK_50 {} CLOCK_50~combout {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl {} lcdclk:inst|clock:c1|minlsb[2] {} } { 0.000ns 0.000ns 1.488ns 1.230ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.097 ns + Longest register pin " "Info: + Longest register to pin delay is 8.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdclk:inst\|clock:c1\|minlsb\[2\] 1 REG LCFF_X47_Y28_N29 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N29; Fanout = 14; REG Node = 'lcdclk:inst\|clock:c1\|minlsb\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk:inst|clock:c1|minlsb[2] } "NODE_NAME" } } { "clock.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/clock.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.438 ns) 1.104 ns lcdclk:inst\|clock:c1\|display:d3\|Mux6~0 2 COMB LCCOMB_X47_Y28_N20 1 " "Info: 2: + IC(0.666 ns) + CELL(0.438 ns) = 1.104 ns; Loc. = LCCOMB_X47_Y28_N20; Fanout = 1; COMB Node = 'lcdclk:inst\|clock:c1\|display:d3\|Mux6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { lcdclk:inst|clock:c1|minlsb[2] lcdclk:inst|clock:c1|display:d3|Mux6~0 } "NODE_NAME" } } { "display.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/display.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.361 ns) + CELL(2.632 ns) 8.097 ns HEX4\[0\] 3 PIN PIN_U9 0 " "Info: 3: + IC(4.361 ns) + CELL(2.632 ns) = 8.097 ns; Loc. = PIN_U9; Fanout = 0; PIN Node = 'HEX4\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.993 ns" { lcdclk:inst|clock:c1|display:d3|Mux6~0 HEX4[0] } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 192 520 696 208 "HEX4\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.070 ns ( 37.92 % ) " "Info: Total cell delay = 3.070 ns ( 37.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.027 ns ( 62.08 % ) " "Info: Total interconnect delay = 5.027 ns ( 62.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.097 ns" { lcdclk:inst|clock:c1|minlsb[2] lcdclk:inst|clock:c1|display:d3|Mux6~0 HEX4[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.097 ns" { lcdclk:inst|clock:c1|minlsb[2] {} lcdclk:inst|clock:c1|display:d3|Mux6~0 {} HEX4[0] {} } { 0.000ns 0.666ns 4.361ns } { 0.000ns 0.438ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.047 ns" { CLOCK_50 lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl lcdclk:inst|clock:c1|minlsb[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.047 ns" { CLOCK_50 {} CLOCK_50~combout {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out {} lcdclk:inst|clock:c1|clk_div:divide_clock|clk_out~clkctrl {} lcdclk:inst|clock:c1|minlsb[2] {} } { 0.000ns 0.000ns 1.488ns 1.230ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.097 ns" { lcdclk:inst|clock:c1|minlsb[2] lcdclk:inst|clock:c1|display:d3|Mux6~0 HEX4[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.097 ns" { lcdclk:inst|clock:c1|minlsb[2] {} lcdclk:inst|clock:c1|display:d3|Mux6~0 {} HEX4[0] {} } { 0.000ns 0.666ns 4.361ns } { 0.000ns 0.438ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lcdclk:inst\|LCD_DATA_VALUE\[4\] SW\[0\] CLOCK_50 -0.263 ns register " "Info: th for register \"lcdclk:inst\|LCD_DATA_VALUE\[4\]\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is -0.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.645 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 128 64 232 144 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 161 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 161; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 128 64 232 144 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.645 ns lcdclk:inst\|LCD_DATA_VALUE\[4\] 3 REG LCFF_X48_Y27_N29 2 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X48_Y27_N29; Fanout = 2; REG Node = 'lcdclk:inst\|LCD_DATA_VALUE\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { CLOCK_50~clkctrl lcdclk:inst|LCD_DATA_VALUE[4] } "NODE_NAME" } } { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.07 % ) " "Info: Total cell delay = 1.536 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.109 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.109 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { CLOCK_50 CLOCK_50~clkctrl lcdclk:inst|LCD_DATA_VALUE[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcdclk:inst|LCD_DATA_VALUE[4] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 151 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.174 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lcd_clock.bdf" "" { Schematic "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcd_clock.bdf" { { 192 64 232 208 "SW\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.150 ns) 2.592 ns lcdclk:inst\|Selector5~2 2 COMB LCCOMB_X48_Y27_N14 1 " "Info: 2: + IC(1.443 ns) + CELL(0.150 ns) = 2.592 ns; Loc. = LCCOMB_X48_Y27_N14; Fanout = 1; COMB Node = 'lcdclk:inst\|Selector5~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { SW[0] lcdclk:inst|Selector5~2 } "NODE_NAME" } } { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.242 ns) 3.090 ns lcdclk:inst\|Selector5~4 3 COMB LCCOMB_X48_Y27_N28 1 " "Info: 3: + IC(0.256 ns) + CELL(0.242 ns) = 3.090 ns; Loc. = LCCOMB_X48_Y27_N28; Fanout = 1; COMB Node = 'lcdclk:inst\|Selector5~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { lcdclk:inst|Selector5~2 lcdclk:inst|Selector5~4 } "NODE_NAME" } } { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.174 ns lcdclk:inst\|LCD_DATA_VALUE\[4\] 4 REG LCFF_X48_Y27_N29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.174 ns; Loc. = LCFF_X48_Y27_N29; Fanout = 2; REG Node = 'lcdclk:inst\|LCD_DATA_VALUE\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lcdclk:inst|Selector5~4 lcdclk:inst|LCD_DATA_VALUE[4] } "NODE_NAME" } } { "lcdclk.vhd" "" { Text "F:/My Documents/Desktop/EEL3705 Lab 7/Better Circuit/lcdclk.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 46.47 % ) " "Info: Total cell delay = 1.475 ns ( 46.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.699 ns ( 53.53 % ) " "Info: Total interconnect delay = 1.699 ns ( 53.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { SW[0] lcdclk:inst|Selector5~2 lcdclk:inst|Selector5~4 lcdclk:inst|LCD_DATA_VALUE[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { SW[0] {} SW[0]~combout {} lcdclk:inst|Selector5~2 {} lcdclk:inst|Selector5~4 {} lcdclk:inst|LCD_DATA_VALUE[4] {} } { 0.000ns 0.000ns 1.443ns 0.256ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { CLOCK_50 CLOCK_50~clkctrl lcdclk:inst|LCD_DATA_VALUE[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcdclk:inst|LCD_DATA_VALUE[4] {} } { 0.000ns 0.000ns 0.118ns 0.991ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { SW[0] lcdclk:inst|Selector5~2 lcdclk:inst|Selector5~4 lcdclk:inst|LCD_DATA_VALUE[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { SW[0] {} SW[0]~combout {} lcdclk:inst|Selector5~2 {} lcdclk:inst|Selector5~4 {} lcdclk:inst|LCD_DATA_VALUE[4] {} } { 0.000ns 0.000ns 1.443ns 0.256ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.242ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "137 " "Info: Peak virtual memory: 137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 17:21:52 2011 " "Info: Processing ended: Thu Mar 24 17:21:52 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
