# Day 9: Encoding Error

## Hardware Simulation Results
Simulation using Icarus Verilog Testbench (`sim/tb.v`).

- **Cycle Count**: Approx 246,534 cycles.
- **Result**: 4750297200 (Matches Python Ground Truth).


