//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z14kernel_MatInvNPfS_S_i

.visible .func _Z14kernel_MatInvNPfS_S_i(
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_0,
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_1,
	.param .b64 _Z14kernel_MatInvNPfS_S_i_param_2,
	.param .b32 _Z14kernel_MatInvNPfS_S_i_param_3
)
{
	.local .align 4 .b8 	__local_depot0[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<29>;
	.reg .f32 	%f<64>;
	.reg .b32 	%r<68>;
	.reg .b64 	%rd<47>;


	mov.u64 	%rd46, __local_depot0;
	cvta.local.u64 	%SP, %rd46;
	ld.param.u64 	%rd6, [_Z14kernel_MatInvNPfS_S_i_param_0];
	ld.param.u64 	%rd7, [_Z14kernel_MatInvNPfS_S_i_param_1];
	ld.param.u64 	%rd8, [_Z14kernel_MatInvNPfS_S_i_param_2];
	ld.param.u32 	%r32, [_Z14kernel_MatInvNPfS_S_i_param_3];
	add.u64 	%rd9, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd9;
	mov.u32 	%r60, 0;
	setp.lt.s32	%p1, %r32, 1;
	@%p1 bra 	BB0_17;

BB0_1:
	mov.u32 	%r1, %r60;
	setp.lt.s32	%p2, %r1, 0;
	@%p2 bra 	BB0_8;

	mul.lo.s32 	%r2, %r1, %r32;
	mov.u32 	%r56, 0;

BB0_3:
	mov.u32 	%r3, %r56;
	setp.lt.s32	%p3, %r3, 1;
	@%p3 bra 	BB0_7;

	add.s32 	%r4, %r3, -1;
	mov.u32 	%r57, 0;
	mov.f32 	%f54, 0f00000000;
	mov.f32 	%f53, %f54;
	@%p3 bra 	BB0_6;

BB0_5:
	mov.u32 	%r5, %r57;
	mad.lo.s32 	%r36, %r5, %r32, %r3;
	mul.wide.s32 	%rd10, %r36, 4;
	add.s64 	%rd11, %rd6, %rd10;
	add.s32 	%r37, %r5, %r2;
	mul.wide.s32 	%rd12, %r37, 4;
	add.s64 	%rd13, %rd6, %rd12;
	ld.f32 	%f15, [%rd13];
	ld.f32 	%f16, [%rd11];
	fma.rn.f32 	%f54, %f16, %f15, %f54;
	add.s32 	%r57, %r5, 1;
	setp.lt.s32	%p5, %r5, %r4;
	mov.f32 	%f53, %f54;
	@%p5 bra 	BB0_5;

BB0_6:
	add.s32 	%r38, %r3, %r2;
	mul.wide.s32 	%rd14, %r38, 4;
	add.s64 	%rd15, %rd6, %rd14;
	ld.f32 	%f17, [%rd15];
	sub.f32 	%f18, %f17, %f53;
	st.f32 	[%rd15], %f18;

BB0_7:
	add.s32 	%r56, %r3, 1;
	setp.lt.s32	%p6, %r3, %r1;
	@%p6 bra 	BB0_3;

BB0_8:
	add.s32 	%r60, %r1, 1;
	setp.ge.s32	%p7, %r60, %r32;
	@%p7 bra 	BB0_16;

	add.s32 	%r9, %r1, -1;
	mul.lo.s32 	%r10, %r1, %r32;
	add.s32 	%r39, %r10, %r1;
	mul.wide.s32 	%rd16, %r39, 4;
	add.s64 	%rd2, %rd6, %rd16;
	mov.u32 	%r59, %r60;

BB0_10:
	add.s32 	%r40, %r59, %r10;
	mul.wide.s32 	%rd17, %r40, 4;
	add.s64 	%rd3, %rd6, %rd17;
	setp.gt.s32	%p8, %r1, 0;
	@%p8 bra 	BB0_12;
	bra.uni 	BB0_11;

BB0_12:
	setp.lt.s32	%p9, %r1, 1;
	mov.u32 	%r61, 0;
	mov.f32 	%f57, 0f00000000;
	mov.f32 	%f56, %f57;
	@%p9 bra 	BB0_14;

BB0_13:
	mov.u32 	%r12, %r61;
	mad.lo.s32 	%r42, %r12, %r32, %r59;
	mul.wide.s32 	%rd18, %r42, 4;
	add.s64 	%rd19, %rd6, %rd18;
	add.s32 	%r43, %r12, %r10;
	mul.wide.s32 	%rd20, %r43, 4;
	add.s64 	%rd21, %rd6, %rd20;
	ld.f32 	%f25, [%rd21];
	ld.f32 	%f26, [%rd19];
	fma.rn.f32 	%f57, %f26, %f25, %f57;
	add.s32 	%r61, %r12, 1;
	setp.lt.s32	%p10, %r12, %r9;
	mov.f32 	%f56, %f57;
	@%p10 bra 	BB0_13;

BB0_14:
	ld.f32 	%f27, [%rd2];
	rcp.rn.f32 	%f28, %f27;
	ld.f32 	%f29, [%rd3];
	sub.f32 	%f30, %f29, %f56;
	mul.f32 	%f31, %f28, %f30;
	st.f32 	[%rd3], %f31;
	bra.uni 	BB0_15;

BB0_11:
	ld.f32 	%f19, [%rd2];
	rcp.rn.f32 	%f20, %f19;
	ld.f32 	%f21, [%rd3];
	mul.f32 	%f22, %f20, %f21;
	st.f32 	[%rd3], %f22;

BB0_15:
	add.s32 	%r59, %r59, 1;
	setp.lt.s32	%p11, %r59, %r32;
	@%p11 bra 	BB0_10;

BB0_16:
	setp.lt.s32	%p12, %r60, %r32;
	@%p12 bra 	BB0_1;

BB0_17:
	@%p1 bra 	BB0_28;

	add.s32 	%r15, %r32, -1;
	mul.wide.s32 	%rd22, %r15, 4;
	add.s64 	%rd4, %rd1, %rd22;
	mad.lo.s32 	%r45, %r15, %r32, %r15;
	mul.wide.s32 	%rd23, %r45, 4;
	add.s64 	%rd5, %rd6, %rd23;
	add.s32 	%r16, %r32, -2;
	mov.u32 	%r62, 0;

BB0_19:
	setp.eq.s32	%p14, %r62, 0;
	selp.f32	%f32, 0f3F800000, 0f00000000, %p14;
	st.local.f32 	[%rd1], %f32;
	mov.u32 	%r63, 1;
	setp.lt.s32	%p15, %r32, 2;
	@%p15 bra 	BB0_23;

BB0_20:
	add.s32 	%r19, %r63, -1;
	setp.lt.s32	%p16, %r63, 1;
	mov.u32 	%r64, 0;
	mov.f32 	%f60, 0f00000000;
	mov.f32 	%f59, %f60;
	@%p16 bra 	BB0_22;

BB0_21:
	mov.u32 	%r20, %r64;
	mad.lo.s32 	%r48, %r20, %r32, %r63;
	mul.wide.s32 	%rd24, %r48, 4;
	add.s64 	%rd25, %rd6, %rd24;
	mul.wide.s32 	%rd26, %r20, 4;
	add.s64 	%rd27, %rd1, %rd26;
	ld.local.f32 	%f35, [%rd27];
	ld.f32 	%f36, [%rd25];
	fma.rn.f32 	%f60, %f36, %f35, %f60;
	add.s32 	%r64, %r20, 1;
	setp.lt.s32	%p17, %r20, %r19;
	mov.f32 	%f59, %f60;
	@%p17 bra 	BB0_21;

BB0_22:
	setp.eq.s32	%p18, %r63, %r62;
	selp.f32	%f37, 0f3F800000, 0f00000000, %p18;
	mul.wide.s32 	%rd28, %r63, 4;
	add.s64 	%rd29, %rd1, %rd28;
	sub.f32 	%f38, %f37, %f59;
	st.local.f32 	[%rd29], %f38;
	add.s32 	%r63, %r63, 1;
	setp.lt.s32	%p19, %r63, %r32;
	@%p19 bra 	BB0_20;

BB0_23:
	ld.f32 	%f39, [%rd5];
	ld.local.f32 	%f40, [%rd4];
	div.rn.f32 	%f41, %f40, %f39;
	mul.lo.s32 	%r23, %r62, %r32;
	add.s32 	%r49, %r23, %r15;
	mul.wide.s32 	%rd30, %r49, 4;
	add.s64 	%rd31, %rd7, %rd30;
	st.f32 	[%rd31], %f41;
	setp.lt.s32	%p20, %r16, 0;
	mov.u32 	%r65, %r16;
	@%p20 bra 	BB0_27;

BB0_24:
	mov.u32 	%r24, %r65;
	add.s32 	%r66, %r24, 1;
	mov.f32 	%f62, 0f00000000;
	mov.f32 	%f63, %f62;
	setp.ge.s32	%p21, %r66, %r32;
	@%p21 bra 	BB0_26;

BB0_25:
	mad.lo.s32 	%r50, %r66, %r32, %r24;
	mul.wide.s32 	%rd32, %r50, 4;
	add.s64 	%rd33, %rd6, %rd32;
	add.s32 	%r51, %r66, %r23;
	mul.wide.s32 	%rd34, %r51, 4;
	add.s64 	%rd35, %rd7, %rd34;
	ld.f32 	%f44, [%rd35];
	ld.f32 	%f45, [%rd33];
	fma.rn.f32 	%f63, %f45, %f44, %f63;
	add.s32 	%r66, %r66, 1;
	setp.lt.s32	%p22, %r66, %r32;
	mov.f32 	%f62, %f63;
	@%p22 bra 	BB0_25;

BB0_26:
	mad.lo.s32 	%r52, %r24, %r32, %r24;
	mul.wide.s32 	%rd36, %r52, 4;
	add.s64 	%rd37, %rd6, %rd36;
	ld.f32 	%f46, [%rd37];
	rcp.rn.f32 	%f47, %f46;
	mul.wide.s32 	%rd38, %r24, 4;
	add.s64 	%rd39, %rd1, %rd38;
	ld.local.f32 	%f48, [%rd39];
	sub.f32 	%f49, %f48, %f62;
	mul.f32 	%f50, %f47, %f49;
	add.s32 	%r53, %r24, %r23;
	mul.wide.s32 	%rd40, %r53, 4;
	add.s64 	%rd41, %rd7, %rd40;
	st.f32 	[%rd41], %f50;
	add.s32 	%r28, %r24, -1;
	setp.gt.s32	%p23, %r24, 0;
	mov.u32 	%r65, %r28;
	@%p23 bra 	BB0_24;

BB0_27:
	add.s32 	%r62, %r62, 1;
	setp.lt.s32	%p24, %r62, %r32;
	@%p24 bra 	BB0_19;

BB0_28:
	setp.gt.s32	%p25, %r32, 0;
	setp.ne.s64	%p26, %rd8, 0;
	and.pred  	%p27, %p26, %p25;
	mov.u32 	%r67, 0;
	@!%p27 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_29:
	mad.lo.s32 	%r55, %r67, %r32, %r67;
	mul.wide.s32 	%rd42, %r55, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.f32 	%f51, [%rd43];
	mul.wide.s32 	%rd44, %r67, 4;
	add.s64 	%rd45, %rd8, %rd44;
	st.f32 	[%rd45], %f51;
	add.s32 	%r67, %r67, 1;
	setp.lt.s32	%p28, %r67, %r32;
	@%p28 bra 	BB0_29;

BB0_30:
	ret;
}

	// .globl	_Z17kernel_IntGauss1Diff
.visible .func  (.param .b32 func_retval0) _Z17kernel_IntGauss1Diff(
	.param .b32 _Z17kernel_IntGauss1Diff_param_0,
	.param .b32 _Z17kernel_IntGauss1Diff_param_1,
	.param .b32 _Z17kernel_IntGauss1Diff_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<85>;
	.reg .b32 	%r<12>;


	ld.param.u32 	%r1, [_Z17kernel_IntGauss1Diff_param_0];
	ld.param.f32 	%f13, [_Z17kernel_IntGauss1Diff_param_1];
	ld.param.f32 	%f14, [_Z17kernel_IntGauss1Diff_param_2];
	mov.f32 	%f15, 0f3F000000;
	div.rn.f32 	%f16, %f15, %f14;
	div.rn.f32 	%f17, %f16, %f14;
	cvt.rn.f32.s32	%f18, %r1;
	sub.f32 	%f1, %f18, %f13;
	add.f32 	%f19, %f1, 0f3F000000;
	sqrt.rn.f32 	%f2, %f17;
	mul.f32 	%f3, %f19, %f2;
	abs.f32 	%f4, %f3;
	setp.ltu.f32	%p1, %f4, 0f3F800000;
	@%p1 bra 	BB1_2;
	bra.uni 	BB1_1;

BB1_2:
	mul.f32 	%f38, %f3, %f3;
	mov.f32 	%f39, 0f3BA0C9F8;
	mov.f32 	%f40, 0fBA1268FB;
	fma.rn.f32 	%f41, %f40, %f38, %f39;
	mov.f32 	%f42, 0fBCDABFD4;
	fma.rn.f32 	%f43, %f41, %f38, %f42;
	mov.f32 	%f44, 0f3DE70331;
	fma.rn.f32 	%f45, %f43, %f38, %f44;
	mov.f32 	%f46, 0fBEC09330;
	fma.rn.f32 	%f47, %f45, %f38, %f46;
	mov.f32 	%f48, 0f3F906EBA;
	fma.rn.f32 	%f49, %f47, %f38, %f48;
	mul.f32 	%f83, %f3, %f49;
	bra.uni 	BB1_3;

BB1_1:
	mov.f32 	%f22, 0f3A03BB71;
	mov.f32 	%f23, 0fB7B730FB;
	fma.rn.f32 	%f24, %f23, %f4, %f22;
	mov.f32 	%f25, 0fBBACA3B3;
	fma.rn.f32 	%f26, %f24, %f4, %f25;
	mov.f32 	%f27, 0f3D0A7445;
	fma.rn.f32 	%f28, %f26, %f4, %f27;
	mov.f32 	%f29, 0fBE1B3B75;
	fma.rn.f32 	%f30, %f28, %f4, %f29;
	mov.f32 	%f31, 0fBF6B385A;
	fma.rn.f32 	%f32, %f30, %f4, %f31;
	mov.f32 	%f33, 0fBFD0316E;
	fma.rn.f32 	%f34, %f32, %f4, %f33;
	mov.f32 	%f35, 0fBA031CCE;
	fma.rn.f32 	%f21, %f34, %f4, %f35;
	// inline asm
	ex2.approx.ftz.f32 %f20,%f21;
	// inline asm
	mov.f32 	%f36, 0f3F800000;
	sub.f32 	%f37, %f36, %f20;
	mov.b32 	 %r2, %f37;
	setp.ltu.f32	%p2, %f4, 0f407AD445;
	selp.b32	%r3, %r2, 1065353216, %p2;
	mov.b32 	 %r4, %f3;
	and.b32  	%r5, %r4, -2147483648;
	or.b32  	%r6, %r3, %r5;
	mov.b32 	 %f83, %r6;

BB1_3:
	add.f32 	%f50, %f1, 0fBF000000;
	mul.f32 	%f8, %f50, %f2;
	abs.f32 	%f9, %f8;
	setp.ltu.f32	%p3, %f9, 0f3F800000;
	@%p3 bra 	BB1_5;
	bra.uni 	BB1_4;

BB1_5:
	mul.f32 	%f69, %f8, %f8;
	mov.f32 	%f70, 0f3BA0C9F8;
	mov.f32 	%f71, 0fBA1268FB;
	fma.rn.f32 	%f72, %f71, %f69, %f70;
	mov.f32 	%f73, 0fBCDABFD4;
	fma.rn.f32 	%f74, %f72, %f69, %f73;
	mov.f32 	%f75, 0f3DE70331;
	fma.rn.f32 	%f76, %f74, %f69, %f75;
	mov.f32 	%f77, 0fBEC09330;
	fma.rn.f32 	%f78, %f76, %f69, %f77;
	mov.f32 	%f79, 0f3F906EBA;
	fma.rn.f32 	%f80, %f78, %f69, %f79;
	mul.f32 	%f84, %f8, %f80;
	bra.uni 	BB1_6;

BB1_4:
	mov.f32 	%f53, 0f3A03BB71;
	mov.f32 	%f54, 0fB7B730FB;
	fma.rn.f32 	%f55, %f54, %f9, %f53;
	mov.f32 	%f56, 0fBBACA3B3;
	fma.rn.f32 	%f57, %f55, %f9, %f56;
	mov.f32 	%f58, 0f3D0A7445;
	fma.rn.f32 	%f59, %f57, %f9, %f58;
	mov.f32 	%f60, 0fBE1B3B75;
	fma.rn.f32 	%f61, %f59, %f9, %f60;
	mov.f32 	%f62, 0fBF6B385A;
	fma.rn.f32 	%f63, %f61, %f9, %f62;
	mov.f32 	%f64, 0fBFD0316E;
	fma.rn.f32 	%f65, %f63, %f9, %f64;
	mov.f32 	%f66, 0fBA031CCE;
	fma.rn.f32 	%f52, %f65, %f9, %f66;
	// inline asm
	ex2.approx.ftz.f32 %f51,%f52;
	// inline asm
	mov.f32 	%f67, 0f3F800000;
	sub.f32 	%f68, %f67, %f51;
	mov.b32 	 %r7, %f68;
	setp.ltu.f32	%p4, %f9, 0f407AD445;
	selp.b32	%r8, %r7, 1065353216, %p4;
	mov.b32 	 %r9, %f8;
	and.b32  	%r10, %r9, -2147483648;
	or.b32  	%r11, %r8, %r10;
	mov.b32 	 %f84, %r11;

BB1_6:
	sub.f32 	%f81, %f83, %f84;
	mul.f32 	%f82, %f81, 0f3F000000;
	st.param.f32	[func_retval0+0], %f82;
	ret;
}

	// .globl	_Z12kernel_alphaffff
.visible .func  (.param .b32 func_retval0) _Z12kernel_alphaffff(
	.param .b32 _Z12kernel_alphaffff_param_0,
	.param .b32 _Z12kernel_alphaffff_param_1,
	.param .b32 _Z12kernel_alphaffff_param_2,
	.param .b32 _Z12kernel_alphaffff_param_3
)
{
	.reg .f32 	%f<12>;


	ld.param.f32 	%f1, [_Z12kernel_alphaffff_param_0];
	ld.param.f32 	%f2, [_Z12kernel_alphaffff_param_1];
	ld.param.f32 	%f3, [_Z12kernel_alphaffff_param_2];
	ld.param.f32 	%f4, [_Z12kernel_alphaffff_param_3];
	div.rn.f32 	%f5, %f1, %f4;
	mul.f32 	%f6, %f5, %f5;
	add.f32 	%f7, %f6, 0f3F800000;
	mul.f32 	%f8, %f5, %f6;
	fma.rn.f32 	%f9, %f8, %f2, %f7;
	mul.f32 	%f10, %f5, %f8;
	fma.rn.f32 	%f11, %f10, %f3, %f9;
	st.param.f32	[func_retval0+0], %f11;
	ret;
}

	// .globl	_Z15kernel_dalphadzffff
.visible .func  (.param .b32 func_retval0) _Z15kernel_dalphadzffff(
	.param .b32 _Z15kernel_dalphadzffff_param_0,
	.param .b32 _Z15kernel_dalphadzffff_param_1,
	.param .b32 _Z15kernel_dalphadzffff_param_2,
	.param .b32 _Z15kernel_dalphadzffff_param_3
)
{
	.reg .f32 	%f<20>;


	ld.param.f32 	%f1, [_Z15kernel_dalphadzffff_param_0];
	ld.param.f32 	%f2, [_Z15kernel_dalphadzffff_param_1];
	ld.param.f32 	%f3, [_Z15kernel_dalphadzffff_param_2];
	ld.param.f32 	%f4, [_Z15kernel_dalphadzffff_param_3];
	add.f32 	%f5, %f1, %f1;
	mul.f32 	%f6, %f4, %f4;
	div.rn.f32 	%f7, %f5, %f6;
	mul.f32 	%f8, %f2, 0f40400000;
	mul.f32 	%f9, %f1, %f1;
	mul.f32 	%f10, %f9, %f8;
	mul.f32 	%f11, %f6, %f4;
	div.rn.f32 	%f12, %f10, %f11;
	add.f32 	%f13, %f7, %f12;
	mul.f32 	%f14, %f3, 0f40800000;
	mul.f32 	%f15, %f9, %f1;
	mul.f32 	%f16, %f15, %f14;
	mul.f32 	%f17, %f11, %f4;
	div.rn.f32 	%f18, %f16, %f17;
	add.f32 	%f19, %f13, %f18;
	st.param.f32	[func_retval0+0], %f19;
	ret;
}

	// .globl	_Z17kernel_d2alphadz2ffff
.visible .func  (.param .b32 func_retval0) _Z17kernel_d2alphadz2ffff(
	.param .b32 _Z17kernel_d2alphadz2ffff_param_0,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_1,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_2,
	.param .b32 _Z17kernel_d2alphadz2ffff_param_3
)
{
	.reg .f32 	%f<19>;


	ld.param.f32 	%f1, [_Z17kernel_d2alphadz2ffff_param_0];
	ld.param.f32 	%f2, [_Z17kernel_d2alphadz2ffff_param_1];
	ld.param.f32 	%f3, [_Z17kernel_d2alphadz2ffff_param_2];
	ld.param.f32 	%f4, [_Z17kernel_d2alphadz2ffff_param_3];
	mul.f32 	%f5, %f4, %f4;
	mov.f32 	%f6, 0f40000000;
	div.rn.f32 	%f7, %f6, %f5;
	mul.f32 	%f8, %f2, 0f40C00000;
	mul.f32 	%f9, %f8, %f1;
	mul.f32 	%f10, %f5, %f4;
	div.rn.f32 	%f11, %f9, %f10;
	add.f32 	%f12, %f7, %f11;
	mul.f32 	%f13, %f3, 0f41400000;
	mul.f32 	%f14, %f1, %f1;
	mul.f32 	%f15, %f14, %f13;
	mul.f32 	%f16, %f10, %f4;
	div.rn.f32 	%f17, %f15, %f16;
	add.f32 	%f18, %f12, %f17;
	st.param.f32	[func_retval0+0], %f18;
	ret;
}

	// .globl	_Z27kernel_DerivativeIntGauss1DiffffPfS_
.visible .func _Z27kernel_DerivativeIntGauss1DiffffPfS_(
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_0,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_1,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_2,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_3,
	.param .b32 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_4,
	.param .b64 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_5,
	.param .b64 _Z27kernel_DerivativeIntGauss1DiffffPfS__param_6
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u32 	%r1, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_0];
	ld.param.f32 	%f12, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_1];
	ld.param.f32 	%f6, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_2];
	ld.param.f32 	%f13, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_3];
	ld.param.f32 	%f7, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_4];
	ld.param.u64 	%rd2, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_5];
	ld.param.u64 	%rd1, [_Z27kernel_DerivativeIntGauss1DiffffPfS__param_6];
	cvt.rn.f32.s32	%f14, %r1;
	add.f32 	%f15, %f14, 0f3F000000;
	sub.f32 	%f1, %f15, %f12;
	div.rn.f32 	%f16, %f1, %f6;
	mul.f32 	%f17, %f16, 0fBF000000;
	mul.f32 	%f18, %f16, %f17;
	mul.f32 	%f19, %f18, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f20, %f19;
	mov.f32 	%f21, 0fBF317200;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	mov.f32 	%f23, 0fB5BFBE8E;
	fma.rn.f32 	%f24, %f20, %f23, %f22;
	mul.f32 	%f9, %f24, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f8,%f9;
	// inline asm
	add.f32 	%f25, %f20, 0f00000000;
	ex2.approx.f32 	%f26, %f25;
	mul.f32 	%f27, %f8, %f26;
	setp.lt.f32	%p1, %f18, 0fC2D20000;
	selp.f32	%f28, 0f00000000, %f27, %p1;
	setp.gt.f32	%p2, %f18, 0f42D20000;
	selp.f32	%f2, 0f7F800000, %f28, %p2;
	add.f32 	%f29, %f14, 0fBF000000;
	sub.f32 	%f3, %f29, %f12;
	div.rn.f32 	%f30, %f3, %f6;
	mul.f32 	%f31, %f30, 0fBF000000;
	mul.f32 	%f32, %f30, %f31;
	mul.f32 	%f33, %f32, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f34, %f33;
	fma.rn.f32 	%f35, %f34, %f21, %f32;
	fma.rn.f32 	%f36, %f34, %f23, %f35;
	mul.f32 	%f11, %f36, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f10,%f11;
	// inline asm
	add.f32 	%f37, %f34, 0f00000000;
	ex2.approx.f32 	%f38, %f37;
	mul.f32 	%f39, %f10, %f38;
	setp.lt.f32	%p3, %f32, 0fC2D20000;
	selp.f32	%f40, 0f00000000, %f39, %p3;
	setp.gt.f32	%p4, %f32, 0f42D20000;
	selp.f32	%f4, 0f7F800000, %f40, %p4;
	div.rn.f32 	%f5, %f13, 0fC0206C99;
	div.rn.f32 	%f41, %f5, %f6;
	sub.f32 	%f42, %f2, %f4;
	mul.f32 	%f43, %f41, %f42;
	mul.f32 	%f44, %f43, %f7;
	st.f32 	[%rd2], %f44;
	setp.eq.s64	%p5, %rd1, 0;
	@%p5 bra 	BB5_2;

	mul.f32 	%f45, %f6, %f6;
	mul.f32 	%f46, %f45, %f6;
	div.rn.f32 	%f47, %f5, %f46;
	mul.f32 	%f48, %f3, %f4;
	mul.f32 	%f49, %f1, %f2;
	sub.f32 	%f50, %f49, %f48;
	mul.f32 	%f51, %f50, %f47;
	mul.f32 	%f52, %f51, %f7;
	st.f32 	[%rd1], %f52;

BB5_2:
	ret;
}

	// .globl	_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS_
.visible .func _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS_(
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_0,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_3,
	.param .b32 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4,
	.param .b64 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_5,
	.param .b64 _Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_6
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<69>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u32 	%r1, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_0];
	ld.param.f32 	%f13, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_1];
	ld.param.f32 	%f6, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_2];
	ld.param.f32 	%f7, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_3];
	ld.param.f32 	%f8, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_4];
	ld.param.u64 	%rd2, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_5];
	ld.param.u64 	%rd1, [_Z32kernel_DerivativeIntGauss1DSigmaiffffPfS__param_6];
	cvt.rn.f32.s32	%f14, %r1;
	add.f32 	%f15, %f14, 0f3F000000;
	sub.f32 	%f16, %f15, %f13;
	div.rn.f32 	%f17, %f16, %f6;
	mul.f32 	%f18, %f17, 0fBF000000;
	mul.f32 	%f19, %f17, %f18;
	mul.f32 	%f20, %f19, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f21, %f20;
	mov.f32 	%f22, 0fBF317200;
	fma.rn.f32 	%f23, %f21, %f22, %f19;
	mov.f32 	%f24, 0fB5BFBE8E;
	fma.rn.f32 	%f25, %f21, %f24, %f23;
	mul.f32 	%f10, %f25, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f9,%f10;
	// inline asm
	add.f32 	%f26, %f21, 0f00000000;
	ex2.approx.f32 	%f27, %f26;
	mul.f32 	%f28, %f9, %f27;
	setp.lt.f32	%p1, %f19, 0fC2D20000;
	selp.f32	%f29, 0f00000000, %f28, %p1;
	setp.gt.f32	%p2, %f19, 0f42D20000;
	selp.f32	%f1, 0f7F800000, %f29, %p2;
	add.f32 	%f30, %f14, 0fBF000000;
	sub.f32 	%f31, %f30, %f13;
	div.rn.f32 	%f32, %f31, %f6;
	mul.f32 	%f33, %f32, 0fBF000000;
	mul.f32 	%f34, %f32, %f33;
	mul.f32 	%f35, %f34, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f36, %f35;
	fma.rn.f32 	%f37, %f36, %f22, %f34;
	fma.rn.f32 	%f38, %f36, %f24, %f37;
	mul.f32 	%f12, %f38, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f11,%f12;
	// inline asm
	add.f32 	%f39, %f36, 0f00000000;
	ex2.approx.f32 	%f40, %f39;
	mul.f32 	%f41, %f11, %f40;
	setp.lt.f32	%p3, %f34, 0fC2D20000;
	selp.f32	%f42, 0f00000000, %f41, %p3;
	setp.gt.f32	%p4, %f34, 0f42D20000;
	selp.f32	%f2, 0f7F800000, %f42, %p4;
	div.rn.f32 	%f43, %f7, 0fC0206C99;
	div.rn.f32 	%f44, %f43, %f6;
	div.rn.f32 	%f45, %f44, %f6;
	sub.f32 	%f46, %f14, %f13;
	add.f32 	%f3, %f46, 0f3F000000;
	mul.f32 	%f47, %f3, %f1;
	add.f32 	%f4, %f46, 0fBF000000;
	mul.f32 	%f48, %f4, %f2;
	sub.f32 	%f49, %f47, %f48;
	mul.f32 	%f50, %f45, %f49;
	mul.f32 	%f5, %f50, %f8;
	st.f32 	[%rd2], %f5;
	setp.eq.s64	%p5, %rd1, 0;
	@%p5 bra 	BB6_2;

	mov.f32 	%f51, 0fC0000000;
	div.rn.f32 	%f52, %f51, %f6;
	mul.f32 	%f53, %f6, %f6;
	mul.f32 	%f54, %f53, %f6;
	mul.f32 	%f55, %f54, %f6;
	mul.f32 	%f56, %f55, %f6;
	div.rn.f32 	%f58, %f43, %f56;
	mul.f32 	%f59, %f3, %f3;
	mul.f32 	%f60, %f3, %f59;
	mul.f32 	%f61, %f60, %f1;
	mul.f32 	%f62, %f4, %f4;
	mul.f32 	%f63, %f4, %f62;
	mul.f32 	%f64, %f63, %f2;
	sub.f32 	%f65, %f61, %f64;
	mul.f32 	%f66, %f65, %f58;
	mul.f32 	%f67, %f66, %f8;
	fma.rn.f32 	%f68, %f52, %f5, %f67;
	st.f32 	[%rd1], %f68;

BB6_2:
	ret;
}

	// .globl	_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS_
.visible .func _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS_(
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_0,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_1,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_5,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_6,
	.param .b32 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_7,
	.param .b64 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_8,
	.param .b64 _Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_9
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<127>;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<3>;


	ld.param.u32 	%r1, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_0];
	ld.param.u32 	%r2, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_1];
	ld.param.f32 	%f11, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_2];
	ld.param.f32 	%f12, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_3];
	ld.param.f32 	%f13, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_4];
	ld.param.f32 	%f14, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_5];
	ld.param.f32 	%f15, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_6];
	ld.param.f32 	%f16, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_7];
	ld.param.u64 	%rd2, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_8];
	ld.param.u64 	%rd1, [_Z32kernel_DerivativeIntGauss2DSigmaiiffffffPfS__param_9];
	cvt.rn.f32.s32	%f17, %r1;
	add.f32 	%f18, %f17, 0f3F000000;
	sub.f32 	%f19, %f18, %f11;
	div.rn.f32 	%f20, %f19, %f13;
	mul.f32 	%f21, %f20, 0fBF000000;
	mul.f32 	%f22, %f20, %f21;
	mul.f32 	%f23, %f22, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f24, %f23;
	mov.f32 	%f25, 0fBF317200;
	fma.rn.f32 	%f26, %f24, %f25, %f22;
	mov.f32 	%f27, 0fB5BFBE8E;
	fma.rn.f32 	%f28, %f24, %f27, %f26;
	mul.f32 	%f4, %f28, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f3,%f4;
	// inline asm
	add.f32 	%f29, %f24, 0f00000000;
	ex2.approx.f32 	%f30, %f29;
	mul.f32 	%f31, %f3, %f30;
	setp.lt.f32	%p1, %f22, 0fC2D20000;
	selp.f32	%f32, 0f00000000, %f31, %p1;
	setp.gt.f32	%p2, %f22, 0f42D20000;
	selp.f32	%f33, 0f7F800000, %f32, %p2;
	add.f32 	%f34, %f17, 0fBF000000;
	sub.f32 	%f35, %f34, %f11;
	div.rn.f32 	%f36, %f35, %f13;
	mul.f32 	%f37, %f36, 0fBF000000;
	mul.f32 	%f38, %f36, %f37;
	mul.f32 	%f39, %f38, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f40, %f39;
	fma.rn.f32 	%f41, %f40, %f25, %f38;
	fma.rn.f32 	%f42, %f40, %f27, %f41;
	mul.f32 	%f6, %f42, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f5,%f6;
	// inline asm
	add.f32 	%f43, %f40, 0f00000000;
	ex2.approx.f32 	%f44, %f43;
	mul.f32 	%f45, %f5, %f44;
	setp.lt.f32	%p3, %f38, 0fC2D20000;
	selp.f32	%f46, 0f00000000, %f45, %p3;
	setp.gt.f32	%p4, %f38, 0f42D20000;
	selp.f32	%f47, 0f7F800000, %f46, %p4;
	neg.f32 	%f48, %f14;
	div.rn.f32 	%f49, %f48, 0f40206C99;
	div.rn.f32 	%f50, %f49, %f13;
	div.rn.f32 	%f51, %f50, %f13;
	sub.f32 	%f52, %f17, %f11;
	add.f32 	%f53, %f52, 0f3F000000;
	mul.f32 	%f54, %f53, %f33;
	add.f32 	%f55, %f52, 0fBF000000;
	mul.f32 	%f56, %f55, %f47;
	sub.f32 	%f57, %f54, %f56;
	mul.f32 	%f58, %f51, %f57;
	mul.f32 	%f59, %f58, %f16;
	mov.f32 	%f60, 0fC0000000;
	div.rn.f32 	%f61, %f60, %f13;
	mul.f32 	%f62, %f61, %f59;
	mul.f32 	%f63, %f13, %f13;
	mul.f32 	%f64, %f63, %f13;
	mul.f32 	%f65, %f64, %f13;
	mul.f32 	%f66, %f65, %f13;
	div.rn.f32 	%f67, %f14, 0f40206C99;
	div.rn.f32 	%f68, %f67, %f66;
	mul.f32 	%f69, %f53, %f53;
	mul.f32 	%f70, %f53, %f69;
	mul.f32 	%f71, %f70, %f33;
	mul.f32 	%f72, %f55, %f55;
	mul.f32 	%f73, %f55, %f72;
	mul.f32 	%f74, %f73, %f47;
	sub.f32 	%f75, %f71, %f74;
	mul.f32 	%f76, %f75, %f68;
	mul.f32 	%f77, %f76, %f16;
	sub.f32 	%f1, %f62, %f77;
	cvt.rn.f32.s32	%f78, %r2;
	add.f32 	%f79, %f78, 0f3F000000;
	sub.f32 	%f80, %f79, %f12;
	div.rn.f32 	%f81, %f80, %f13;
	mul.f32 	%f82, %f81, 0fBF000000;
	mul.f32 	%f83, %f81, %f82;
	mul.f32 	%f84, %f83, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f85, %f84;
	fma.rn.f32 	%f86, %f85, %f25, %f83;
	fma.rn.f32 	%f87, %f85, %f27, %f86;
	mul.f32 	%f8, %f87, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f7,%f8;
	// inline asm
	add.f32 	%f88, %f85, 0f00000000;
	ex2.approx.f32 	%f89, %f88;
	mul.f32 	%f90, %f7, %f89;
	setp.lt.f32	%p5, %f83, 0fC2D20000;
	selp.f32	%f91, 0f00000000, %f90, %p5;
	setp.gt.f32	%p6, %f83, 0f42D20000;
	selp.f32	%f92, 0f7F800000, %f91, %p6;
	add.f32 	%f93, %f78, 0fBF000000;
	sub.f32 	%f94, %f93, %f12;
	div.rn.f32 	%f95, %f94, %f13;
	mul.f32 	%f96, %f95, 0fBF000000;
	mul.f32 	%f97, %f95, %f96;
	mul.f32 	%f98, %f97, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f99, %f98;
	fma.rn.f32 	%f100, %f99, %f25, %f97;
	fma.rn.f32 	%f101, %f99, %f27, %f100;
	mul.f32 	%f10, %f101, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f9,%f10;
	// inline asm
	add.f32 	%f102, %f99, 0f00000000;
	ex2.approx.f32 	%f103, %f102;
	mul.f32 	%f104, %f9, %f103;
	setp.lt.f32	%p7, %f97, 0fC2D20000;
	selp.f32	%f105, 0f00000000, %f104, %p7;
	setp.gt.f32	%p8, %f97, 0f42D20000;
	selp.f32	%f106, 0f7F800000, %f105, %p8;
	sub.f32 	%f107, %f78, %f12;
	add.f32 	%f108, %f107, 0f3F000000;
	mul.f32 	%f109, %f108, %f92;
	add.f32 	%f110, %f107, 0fBF000000;
	mul.f32 	%f111, %f110, %f106;
	sub.f32 	%f112, %f109, %f111;
	mul.f32 	%f113, %f51, %f112;
	mul.f32 	%f114, %f113, %f15;
	mul.f32 	%f115, %f61, %f114;
	mul.f32 	%f116, %f108, %f108;
	mul.f32 	%f117, %f108, %f116;
	mul.f32 	%f118, %f117, %f92;
	mul.f32 	%f119, %f110, %f110;
	mul.f32 	%f120, %f110, %f119;
	mul.f32 	%f121, %f120, %f106;
	sub.f32 	%f122, %f118, %f121;
	mul.f32 	%f123, %f68, %f122;
	mul.f32 	%f124, %f123, %f15;
	sub.f32 	%f2, %f115, %f124;
	add.f32 	%f125, %f59, %f114;
	st.f32 	[%rd2], %f125;
	setp.eq.s64	%p9, %rd1, 0;
	@%p9 bra 	BB7_2;

	add.f32 	%f126, %f1, %f2;
	st.f32 	[%rd1], %f126;

BB7_2:
	ret;
}

	// .globl	_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1_
.visible .func _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1_(
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9,
	.param .b32 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_11,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_12,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13,
	.param .b64 _Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14
)
{
	.reg .pred 	%p<117>;
	.reg .f32 	%f<913>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<7>;


	ld.param.u32 	%r2, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_0];
	ld.param.u32 	%r1, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_1];
	ld.param.u64 	%rd1, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_2];
	ld.param.f32 	%f117, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_3];
	ld.param.f32 	%f118, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	ld.param.f32 	%f119, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	ld.param.f32 	%f120, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	ld.param.f32 	%f121, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	ld.param.f32 	%f122, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	ld.param.f32 	%f123, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9];
	ld.param.f32 	%f124, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_10];
	ld.param.u64 	%rd2, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_11];
	ld.param.u64 	%rd3, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_12];
	ld.param.u64 	%rd4, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_13];
	ld.param.u64 	%rd5, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14];
	ld.f32 	%f1, [%rd1+16];
	sub.f32 	%f2, %f1, %f123;
	div.rn.f32 	%f125, %f2, %f124;
	mul.f32 	%f126, %f125, %f125;
	add.f32 	%f127, %f126, 0f3F800000;
	mul.f32 	%f128, %f125, %f126;
	fma.rn.f32 	%f129, %f128, %f119, %f127;
	mul.f32 	%f130, %f125, %f128;
	fma.rn.f32 	%f3, %f130, %f121, %f129;
	add.f32 	%f4, %f1, %f123;
	div.rn.f32 	%f131, %f4, %f124;
	mul.f32 	%f132, %f131, %f131;
	add.f32 	%f133, %f132, 0f3F800000;
	mul.f32 	%f134, %f131, %f132;
	fma.rn.f32 	%f135, %f134, %f120, %f133;
	mul.f32 	%f136, %f131, %f134;
	fma.rn.f32 	%f5, %f136, %f122, %f135;
	sqrt.rn.f32 	%f6, %f3;
	mul.f32 	%f7, %f6, %f117;
	sqrt.rn.f32 	%f8, %f5;
	mul.f32 	%f9, %f8, %f118;
	mov.f32 	%f137, 0f3F000000;
	div.rn.f32 	%f138, %f137, %f7;
	div.rn.f32 	%f139, %f138, %f7;
	cvt.rn.f32.s32	%f10, %r2;
	ld.f32 	%f140, [%rd1];
	sub.f32 	%f11, %f10, %f140;
	add.f32 	%f141, %f11, 0f3F000000;
	sqrt.rn.f32 	%f12, %f139;
	mul.f32 	%f13, %f141, %f12;
	abs.f32 	%f14, %f13;
	setp.ltu.f32	%p5, %f14, 0f3F800000;
	@%p5 bra 	BB8_2;
	bra.uni 	BB8_1;

BB8_2:
	mul.f32 	%f160, %f13, %f13;
	mov.f32 	%f161, 0f3BA0C9F8;
	mov.f32 	%f162, 0fBA1268FB;
	fma.rn.f32 	%f163, %f162, %f160, %f161;
	mov.f32 	%f164, 0fBCDABFD4;
	fma.rn.f32 	%f165, %f163, %f160, %f164;
	mov.f32 	%f166, 0f3DE70331;
	fma.rn.f32 	%f167, %f165, %f160, %f166;
	mov.f32 	%f168, 0fBEC09330;
	fma.rn.f32 	%f169, %f167, %f160, %f168;
	mov.f32 	%f170, 0f3F906EBA;
	fma.rn.f32 	%f171, %f169, %f160, %f170;
	mul.f32 	%f901, %f13, %f171;
	bra.uni 	BB8_3;

BB8_1:
	mov.f32 	%f144, 0f3A03BB71;
	mov.f32 	%f145, 0fB7B730FB;
	fma.rn.f32 	%f146, %f145, %f14, %f144;
	mov.f32 	%f147, 0fBBACA3B3;
	fma.rn.f32 	%f148, %f146, %f14, %f147;
	mov.f32 	%f149, 0f3D0A7445;
	fma.rn.f32 	%f150, %f148, %f14, %f149;
	mov.f32 	%f151, 0fBE1B3B75;
	fma.rn.f32 	%f152, %f150, %f14, %f151;
	mov.f32 	%f153, 0fBF6B385A;
	fma.rn.f32 	%f154, %f152, %f14, %f153;
	mov.f32 	%f155, 0fBFD0316E;
	fma.rn.f32 	%f156, %f154, %f14, %f155;
	mov.f32 	%f157, 0fBA031CCE;
	fma.rn.f32 	%f143, %f156, %f14, %f157;
	// inline asm
	ex2.approx.ftz.f32 %f142,%f143;
	// inline asm
	mov.f32 	%f158, 0f3F800000;
	sub.f32 	%f159, %f158, %f142;
	mov.b32 	 %r3, %f159;
	setp.ltu.f32	%p6, %f14, 0f407AD445;
	selp.b32	%r4, %r3, 1065353216, %p6;
	mov.b32 	 %r5, %f13;
	and.b32  	%r6, %r5, -2147483648;
	or.b32  	%r7, %r4, %r6;
	mov.b32 	 %f901, %r7;

BB8_3:
	add.f32 	%f172, %f11, 0fBF000000;
	mul.f32 	%f18, %f172, %f12;
	abs.f32 	%f19, %f18;
	setp.ltu.f32	%p7, %f19, 0f3F800000;
	@%p7 bra 	BB8_5;
	bra.uni 	BB8_4;

BB8_5:
	mul.f32 	%f191, %f18, %f18;
	mov.f32 	%f192, 0f3BA0C9F8;
	mov.f32 	%f193, 0fBA1268FB;
	fma.rn.f32 	%f194, %f193, %f191, %f192;
	mov.f32 	%f195, 0fBCDABFD4;
	fma.rn.f32 	%f196, %f194, %f191, %f195;
	mov.f32 	%f197, 0f3DE70331;
	fma.rn.f32 	%f198, %f196, %f191, %f197;
	mov.f32 	%f199, 0fBEC09330;
	fma.rn.f32 	%f200, %f198, %f191, %f199;
	mov.f32 	%f201, 0f3F906EBA;
	fma.rn.f32 	%f202, %f200, %f191, %f201;
	mul.f32 	%f902, %f18, %f202;
	bra.uni 	BB8_6;

BB8_4:
	mov.f32 	%f175, 0f3A03BB71;
	mov.f32 	%f176, 0fB7B730FB;
	fma.rn.f32 	%f177, %f176, %f19, %f175;
	mov.f32 	%f178, 0fBBACA3B3;
	fma.rn.f32 	%f179, %f177, %f19, %f178;
	mov.f32 	%f180, 0f3D0A7445;
	fma.rn.f32 	%f181, %f179, %f19, %f180;
	mov.f32 	%f182, 0fBE1B3B75;
	fma.rn.f32 	%f183, %f181, %f19, %f182;
	mov.f32 	%f184, 0fBF6B385A;
	fma.rn.f32 	%f185, %f183, %f19, %f184;
	mov.f32 	%f186, 0fBFD0316E;
	fma.rn.f32 	%f187, %f185, %f19, %f186;
	mov.f32 	%f188, 0fBA031CCE;
	fma.rn.f32 	%f174, %f187, %f19, %f188;
	// inline asm
	ex2.approx.ftz.f32 %f173,%f174;
	// inline asm
	mov.f32 	%f189, 0f3F800000;
	sub.f32 	%f190, %f189, %f173;
	mov.b32 	 %r8, %f190;
	setp.ltu.f32	%p8, %f19, 0f407AD445;
	selp.b32	%r9, %r8, 1065353216, %p8;
	mov.b32 	 %r10, %f18;
	and.b32  	%r11, %r10, -2147483648;
	or.b32  	%r12, %r9, %r11;
	mov.b32 	 %f902, %r12;

BB8_6:
	sub.f32 	%f23, %f901, %f902;
	div.rn.f32 	%f204, %f137, %f9;
	div.rn.f32 	%f205, %f204, %f9;
	cvt.rn.f32.s32	%f24, %r1;
	ld.f32 	%f206, [%rd1+4];
	sub.f32 	%f25, %f24, %f206;
	add.f32 	%f207, %f25, 0f3F000000;
	sqrt.rn.f32 	%f26, %f205;
	mul.f32 	%f27, %f207, %f26;
	abs.f32 	%f28, %f27;
	setp.ltu.f32	%p9, %f28, 0f3F800000;
	@%p9 bra 	BB8_8;
	bra.uni 	BB8_7;

BB8_8:
	mul.f32 	%f226, %f27, %f27;
	mov.f32 	%f227, 0f3BA0C9F8;
	mov.f32 	%f228, 0fBA1268FB;
	fma.rn.f32 	%f229, %f228, %f226, %f227;
	mov.f32 	%f230, 0fBCDABFD4;
	fma.rn.f32 	%f231, %f229, %f226, %f230;
	mov.f32 	%f232, 0f3DE70331;
	fma.rn.f32 	%f233, %f231, %f226, %f232;
	mov.f32 	%f234, 0fBEC09330;
	fma.rn.f32 	%f235, %f233, %f226, %f234;
	mov.f32 	%f236, 0f3F906EBA;
	fma.rn.f32 	%f237, %f235, %f226, %f236;
	mul.f32 	%f903, %f27, %f237;
	bra.uni 	BB8_9;

BB8_7:
	mov.f32 	%f210, 0f3A03BB71;
	mov.f32 	%f211, 0fB7B730FB;
	fma.rn.f32 	%f212, %f211, %f28, %f210;
	mov.f32 	%f213, 0fBBACA3B3;
	fma.rn.f32 	%f214, %f212, %f28, %f213;
	mov.f32 	%f215, 0f3D0A7445;
	fma.rn.f32 	%f216, %f214, %f28, %f215;
	mov.f32 	%f217, 0fBE1B3B75;
	fma.rn.f32 	%f218, %f216, %f28, %f217;
	mov.f32 	%f219, 0fBF6B385A;
	fma.rn.f32 	%f220, %f218, %f28, %f219;
	mov.f32 	%f221, 0fBFD0316E;
	fma.rn.f32 	%f222, %f220, %f28, %f221;
	mov.f32 	%f223, 0fBA031CCE;
	fma.rn.f32 	%f209, %f222, %f28, %f223;
	// inline asm
	ex2.approx.ftz.f32 %f208,%f209;
	// inline asm
	mov.f32 	%f224, 0f3F800000;
	sub.f32 	%f225, %f224, %f208;
	mov.b32 	 %r13, %f225;
	setp.ltu.f32	%p10, %f28, 0f407AD445;
	selp.b32	%r14, %r13, 1065353216, %p10;
	mov.b32 	 %r15, %f27;
	and.b32  	%r16, %r15, -2147483648;
	or.b32  	%r17, %r14, %r16;
	mov.b32 	 %f903, %r17;

BB8_9:
	add.f32 	%f238, %f25, 0fBF000000;
	mul.f32 	%f32, %f238, %f26;
	abs.f32 	%f33, %f32;
	setp.ltu.f32	%p11, %f33, 0f3F800000;
	@%p11 bra 	BB8_11;
	bra.uni 	BB8_10;

BB8_11:
	mul.f32 	%f257, %f32, %f32;
	mov.f32 	%f258, 0f3BA0C9F8;
	mov.f32 	%f259, 0fBA1268FB;
	fma.rn.f32 	%f260, %f259, %f257, %f258;
	mov.f32 	%f261, 0fBCDABFD4;
	fma.rn.f32 	%f262, %f260, %f257, %f261;
	mov.f32 	%f263, 0f3DE70331;
	fma.rn.f32 	%f264, %f262, %f257, %f263;
	mov.f32 	%f265, 0fBEC09330;
	fma.rn.f32 	%f266, %f264, %f257, %f265;
	mov.f32 	%f267, 0f3F906EBA;
	fma.rn.f32 	%f268, %f266, %f257, %f267;
	mul.f32 	%f904, %f32, %f268;
	bra.uni 	BB8_12;

BB8_10:
	mov.f32 	%f241, 0f3A03BB71;
	mov.f32 	%f242, 0fB7B730FB;
	fma.rn.f32 	%f243, %f242, %f33, %f241;
	mov.f32 	%f244, 0fBBACA3B3;
	fma.rn.f32 	%f245, %f243, %f33, %f244;
	mov.f32 	%f246, 0f3D0A7445;
	fma.rn.f32 	%f247, %f245, %f33, %f246;
	mov.f32 	%f248, 0fBE1B3B75;
	fma.rn.f32 	%f249, %f247, %f33, %f248;
	mov.f32 	%f250, 0fBF6B385A;
	fma.rn.f32 	%f251, %f249, %f33, %f250;
	mov.f32 	%f252, 0fBFD0316E;
	fma.rn.f32 	%f253, %f251, %f33, %f252;
	mov.f32 	%f254, 0fBA031CCE;
	fma.rn.f32 	%f240, %f253, %f33, %f254;
	// inline asm
	ex2.approx.ftz.f32 %f239,%f240;
	// inline asm
	mov.f32 	%f255, 0f3F800000;
	sub.f32 	%f256, %f255, %f239;
	mov.b32 	 %r18, %f256;
	setp.ltu.f32	%p12, %f33, 0f407AD445;
	selp.b32	%r19, %r18, 1065353216, %p12;
	mov.b32 	 %r20, %f32;
	and.b32  	%r21, %r20, -2147483648;
	or.b32  	%r22, %r19, %r21;
	mov.b32 	 %f904, %r22;

BB8_12:
	mul.f32 	%f285, %f23, 0f3F000000;
	sub.f32 	%f286, %f903, %f904;
	mul.f32 	%f287, %f286, 0f3F000000;
	st.f32 	[%rd2], %f285;
	st.f32 	[%rd3], %f287;
	ld.f32 	%f288, [%rd1+8];
	add.f32 	%f289, %f10, 0f3F000000;
	ld.f32 	%f290, [%rd1];
	sub.f32 	%f291, %f289, %f290;
	div.rn.f32 	%f292, %f291, %f7;
	mul.f32 	%f293, %f292, 0fBF000000;
	mul.f32 	%f294, %f292, %f293;
	mul.f32 	%f295, %f294, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f296, %f295;
	mov.f32 	%f297, 0fBF317200;
	fma.rn.f32 	%f298, %f296, %f297, %f294;
	mov.f32 	%f299, 0fB5BFBE8E;
	fma.rn.f32 	%f300, %f296, %f299, %f298;
	mul.f32 	%f270, %f300, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f269,%f270;
	// inline asm
	add.f32 	%f301, %f296, 0f00000000;
	ex2.approx.f32 	%f302, %f301;
	mul.f32 	%f303, %f269, %f302;
	setp.lt.f32	%p13, %f294, 0fC2D20000;
	selp.f32	%f304, 0f00000000, %f303, %p13;
	setp.gt.f32	%p14, %f294, 0f42D20000;
	selp.f32	%f305, 0f7F800000, %f304, %p14;
	add.f32 	%f306, %f10, 0fBF000000;
	sub.f32 	%f307, %f306, %f290;
	div.rn.f32 	%f308, %f307, %f7;
	mul.f32 	%f309, %f308, 0fBF000000;
	mul.f32 	%f310, %f308, %f309;
	mul.f32 	%f311, %f310, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f312, %f311;
	fma.rn.f32 	%f313, %f312, %f297, %f310;
	fma.rn.f32 	%f314, %f312, %f299, %f313;
	mul.f32 	%f272, %f314, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f271,%f272;
	// inline asm
	add.f32 	%f315, %f312, 0f00000000;
	ex2.approx.f32 	%f316, %f315;
	mul.f32 	%f317, %f271, %f316;
	setp.lt.f32	%p15, %f310, 0fC2D20000;
	selp.f32	%f318, 0f00000000, %f317, %p15;
	setp.gt.f32	%p16, %f310, 0f42D20000;
	selp.f32	%f319, 0f7F800000, %f318, %p16;
	neg.f32 	%f320, %f288;
	div.rn.f32 	%f321, %f320, 0f40206C99;
	div.rn.f32 	%f322, %f321, %f7;
	sub.f32 	%f323, %f305, %f319;
	mul.f32 	%f324, %f322, %f323;
	mul.f32 	%f325, %f287, %f324;
	st.f32 	[%rd4], %f325;
	mul.f32 	%f326, %f7, %f7;
	mul.f32 	%f327, %f7, %f326;
	div.rn.f32 	%f328, %f321, %f327;
	mul.f32 	%f329, %f291, %f305;
	mul.f32 	%f330, %f307, %f319;
	sub.f32 	%f331, %f329, %f330;
	mul.f32 	%f332, %f328, %f331;
	mul.f32 	%f37, %f287, %f332;
	ld.f32 	%f333, [%rd1+8];
	add.f32 	%f334, %f24, 0f3F000000;
	ld.f32 	%f335, [%rd1+4];
	sub.f32 	%f336, %f334, %f335;
	div.rn.f32 	%f337, %f336, %f9;
	mul.f32 	%f338, %f337, 0fBF000000;
	mul.f32 	%f339, %f337, %f338;
	mul.f32 	%f340, %f339, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f341, %f340;
	fma.rn.f32 	%f342, %f341, %f297, %f339;
	fma.rn.f32 	%f343, %f341, %f299, %f342;
	mul.f32 	%f274, %f343, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f273,%f274;
	// inline asm
	add.f32 	%f344, %f341, 0f00000000;
	ex2.approx.f32 	%f345, %f344;
	mul.f32 	%f346, %f273, %f345;
	setp.lt.f32	%p17, %f339, 0fC2D20000;
	selp.f32	%f347, 0f00000000, %f346, %p17;
	setp.gt.f32	%p18, %f339, 0f42D20000;
	selp.f32	%f348, 0f7F800000, %f347, %p18;
	add.f32 	%f349, %f24, 0fBF000000;
	sub.f32 	%f350, %f349, %f335;
	div.rn.f32 	%f351, %f350, %f9;
	mul.f32 	%f352, %f351, 0fBF000000;
	mul.f32 	%f353, %f351, %f352;
	mul.f32 	%f354, %f353, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f355, %f354;
	fma.rn.f32 	%f356, %f355, %f297, %f353;
	fma.rn.f32 	%f357, %f355, %f299, %f356;
	mul.f32 	%f276, %f357, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f275,%f276;
	// inline asm
	add.f32 	%f358, %f355, 0f00000000;
	ex2.approx.f32 	%f359, %f358;
	mul.f32 	%f360, %f275, %f359;
	setp.lt.f32	%p19, %f353, 0fC2D20000;
	selp.f32	%f361, 0f00000000, %f360, %p19;
	setp.gt.f32	%p20, %f353, 0f42D20000;
	selp.f32	%f362, 0f7F800000, %f361, %p20;
	neg.f32 	%f363, %f333;
	div.rn.f32 	%f364, %f363, 0f40206C99;
	div.rn.f32 	%f365, %f364, %f9;
	sub.f32 	%f366, %f348, %f362;
	mul.f32 	%f367, %f365, %f366;
	mul.f32 	%f368, %f285, %f367;
	st.f32 	[%rd4+4], %f368;
	mul.f32 	%f369, %f9, %f9;
	mul.f32 	%f370, %f9, %f369;
	div.rn.f32 	%f371, %f364, %f370;
	mul.f32 	%f372, %f336, %f348;
	mul.f32 	%f373, %f350, %f362;
	sub.f32 	%f374, %f372, %f373;
	mul.f32 	%f375, %f371, %f374;
	mul.f32 	%f38, %f285, %f375;
	ld.f32 	%f376, [%rd1+8];
	ld.f32 	%f377, [%rd1];
	sub.f32 	%f378, %f289, %f377;
	div.rn.f32 	%f379, %f378, %f7;
	mul.f32 	%f380, %f379, 0fBF000000;
	mul.f32 	%f381, %f379, %f380;
	mul.f32 	%f382, %f381, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f383, %f382;
	fma.rn.f32 	%f384, %f383, %f297, %f381;
	fma.rn.f32 	%f385, %f383, %f299, %f384;
	mul.f32 	%f278, %f385, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f277,%f278;
	// inline asm
	add.f32 	%f386, %f383, 0f00000000;
	ex2.approx.f32 	%f387, %f386;
	mul.f32 	%f388, %f277, %f387;
	setp.lt.f32	%p21, %f381, 0fC2D20000;
	selp.f32	%f389, 0f00000000, %f388, %p21;
	setp.gt.f32	%p22, %f381, 0f42D20000;
	selp.f32	%f390, 0f7F800000, %f389, %p22;
	sub.f32 	%f391, %f306, %f377;
	div.rn.f32 	%f392, %f391, %f7;
	mul.f32 	%f393, %f392, 0fBF000000;
	mul.f32 	%f394, %f392, %f393;
	mul.f32 	%f395, %f394, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f396, %f395;
	fma.rn.f32 	%f397, %f396, %f297, %f394;
	fma.rn.f32 	%f398, %f396, %f299, %f397;
	mul.f32 	%f280, %f398, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f279,%f280;
	// inline asm
	add.f32 	%f399, %f396, 0f00000000;
	ex2.approx.f32 	%f400, %f399;
	mul.f32 	%f401, %f279, %f400;
	setp.lt.f32	%p23, %f394, 0fC2D20000;
	selp.f32	%f402, 0f00000000, %f401, %p23;
	setp.gt.f32	%p24, %f394, 0f42D20000;
	selp.f32	%f403, 0f7F800000, %f402, %p24;
	neg.f32 	%f404, %f376;
	div.rn.f32 	%f405, %f404, 0f40206C99;
	div.rn.f32 	%f406, %f405, %f7;
	div.rn.f32 	%f407, %f406, %f7;
	sub.f32 	%f408, %f10, %f377;
	add.f32 	%f409, %f408, 0f3F000000;
	mul.f32 	%f410, %f409, %f390;
	add.f32 	%f411, %f408, 0fBF000000;
	mul.f32 	%f412, %f411, %f403;
	sub.f32 	%f413, %f410, %f412;
	mul.f32 	%f414, %f407, %f413;
	mul.f32 	%f39, %f287, %f414;
	mov.f32 	%f415, 0fC0000000;
	div.rn.f32 	%f416, %f415, %f7;
	mul.f32 	%f417, %f416, %f39;
	div.rn.f32 	%f418, %f376, 0f40206C99;
	mul.f32 	%f419, %f7, %f327;
	mul.f32 	%f420, %f7, %f419;
	div.rn.f32 	%f421, %f418, %f420;
	mul.f32 	%f422, %f409, %f409;
	mul.f32 	%f423, %f409, %f422;
	mul.f32 	%f424, %f423, %f390;
	mul.f32 	%f425, %f411, %f411;
	mul.f32 	%f426, %f411, %f425;
	mul.f32 	%f427, %f426, %f403;
	sub.f32 	%f428, %f424, %f427;
	mul.f32 	%f429, %f428, %f421;
	mul.f32 	%f430, %f287, %f429;
	sub.f32 	%f40, %f417, %f430;
	ld.f32 	%f431, [%rd1+4];
	sub.f32 	%f432, %f334, %f431;
	div.rn.f32 	%f433, %f432, %f9;
	mul.f32 	%f434, %f433, 0fBF000000;
	mul.f32 	%f435, %f433, %f434;
	mul.f32 	%f436, %f435, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f437, %f436;
	fma.rn.f32 	%f438, %f437, %f297, %f435;
	fma.rn.f32 	%f439, %f437, %f299, %f438;
	mul.f32 	%f282, %f439, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f281,%f282;
	// inline asm
	add.f32 	%f440, %f437, 0f00000000;
	ex2.approx.f32 	%f441, %f440;
	mul.f32 	%f442, %f281, %f441;
	setp.lt.f32	%p25, %f435, 0fC2D20000;
	selp.f32	%f443, 0f00000000, %f442, %p25;
	setp.gt.f32	%p26, %f435, 0f42D20000;
	selp.f32	%f444, 0f7F800000, %f443, %p26;
	sub.f32 	%f445, %f349, %f431;
	div.rn.f32 	%f446, %f445, %f9;
	mul.f32 	%f447, %f446, 0fBF000000;
	mul.f32 	%f448, %f446, %f447;
	mul.f32 	%f449, %f448, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f450, %f449;
	fma.rn.f32 	%f451, %f450, %f297, %f448;
	fma.rn.f32 	%f452, %f450, %f299, %f451;
	mul.f32 	%f284, %f452, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f283,%f284;
	// inline asm
	add.f32 	%f453, %f450, 0f00000000;
	ex2.approx.f32 	%f454, %f453;
	mul.f32 	%f455, %f283, %f454;
	setp.lt.f32	%p27, %f448, 0fC2D20000;
	selp.f32	%f456, 0f00000000, %f455, %p27;
	setp.gt.f32	%p28, %f448, 0f42D20000;
	selp.f32	%f457, 0f7F800000, %f456, %p28;
	div.rn.f32 	%f458, %f405, %f9;
	div.rn.f32 	%f459, %f458, %f9;
	sub.f32 	%f460, %f24, %f431;
	add.f32 	%f461, %f460, 0f3F000000;
	mul.f32 	%f462, %f461, %f444;
	add.f32 	%f463, %f460, 0fBF000000;
	mul.f32 	%f464, %f463, %f457;
	sub.f32 	%f465, %f462, %f464;
	mul.f32 	%f466, %f459, %f465;
	mul.f32 	%f41, %f285, %f466;
	div.rn.f32 	%f467, %f415, %f9;
	mul.f32 	%f468, %f467, %f41;
	mul.f32 	%f469, %f9, %f370;
	mul.f32 	%f470, %f9, %f469;
	div.rn.f32 	%f471, %f418, %f470;
	mul.f32 	%f472, %f461, %f461;
	mul.f32 	%f473, %f461, %f472;
	mul.f32 	%f474, %f473, %f444;
	mul.f32 	%f475, %f463, %f463;
	mul.f32 	%f476, %f463, %f475;
	mul.f32 	%f477, %f476, %f457;
	sub.f32 	%f478, %f474, %f477;
	mul.f32 	%f479, %f478, %f471;
	mul.f32 	%f480, %f285, %f479;
	sub.f32 	%f42, %f468, %f480;
	mul.f32 	%f481, %f117, 0f3F000000;
	div.rn.f32 	%f43, %f481, %f6;
	mul.f32 	%f482, %f118, 0f3F000000;
	div.rn.f32 	%f44, %f482, %f8;
	mul.f32 	%f45, %f124, %f124;
	add.f32 	%f483, %f2, %f2;
	div.rn.f32 	%f484, %f483, %f45;
	mul.f32 	%f46, %f2, %f2;
	mul.f32 	%f485, %f119, 0f40400000;
	mul.f32 	%f486, %f485, %f46;
	mul.f32 	%f47, %f45, %f124;
	div.rn.f32 	%f487, %f486, %f47;
	add.f32 	%f488, %f484, %f487;
	mul.f32 	%f489, %f2, %f46;
	mul.f32 	%f490, %f121, 0f40800000;
	mul.f32 	%f491, %f490, %f489;
	mul.f32 	%f48, %f47, %f124;
	div.rn.f32 	%f492, %f491, %f48;
	add.f32 	%f49, %f488, %f492;
	mul.f32 	%f50, %f43, %f49;
	add.f32 	%f493, %f4, %f4;
	div.rn.f32 	%f494, %f493, %f45;
	mul.f32 	%f51, %f4, %f4;
	mul.f32 	%f495, %f120, 0f40400000;
	mul.f32 	%f496, %f495, %f51;
	div.rn.f32 	%f497, %f496, %f47;
	add.f32 	%f498, %f494, %f497;
	mul.f32 	%f499, %f4, %f51;
	mul.f32 	%f500, %f122, 0f40800000;
	mul.f32 	%f501, %f500, %f499;
	div.rn.f32 	%f502, %f501, %f48;
	add.f32 	%f52, %f498, %f502;
	mul.f32 	%f53, %f44, %f52;
	mul.f32 	%f503, %f41, %f53;
	fma.rn.f32 	%f504, %f39, %f50, %f503;
	st.f32 	[%rd4+16], %f504;
	setp.eq.s64	%p29, %rd5, 0;
	@%p29 bra 	BB8_66;

	st.f32 	[%rd5], %f37;
	st.f32 	[%rd5+4], %f38;
	mul.f32 	%f54, %f117, 0fBE800000;
	mov.f32 	%f509, 0f3F400000;
	cvt.rzi.f32.f32	%f510, %f509;
	fma.rn.f32 	%f511, %f510, 0fC0000000, 0f3FC00000;
	abs.f32 	%f55, %f511;
	abs.f32 	%f56, %f3;
	setp.lt.f32	%p30, %f56, 0f00800000;
	mul.f32 	%f512, %f56, 0f4B800000;
	selp.f32	%f513, 0fC3170000, 0fC2FE0000, %p30;
	selp.f32	%f514, %f512, %f56, %p30;
	mov.b32 	 %r23, %f514;
	and.b32  	%r24, %r23, 8388607;
	or.b32  	%r25, %r24, 1065353216;
	mov.b32 	 %f515, %r25;
	shr.u32 	%r26, %r23, 23;
	cvt.rn.f32.u32	%f516, %r26;
	add.f32 	%f517, %f513, %f516;
	setp.gt.f32	%p31, %f515, 0f3FB504F3;
	mul.f32 	%f518, %f515, 0f3F000000;
	add.f32 	%f519, %f517, 0f3F800000;
	selp.f32	%f520, %f518, %f515, %p31;
	selp.f32	%f521, %f519, %f517, %p31;
	add.f32 	%f522, %f520, 0fBF800000;
	add.f32 	%f506, %f520, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f505,%f506;
	// inline asm
	add.f32 	%f523, %f522, %f522;
	mul.f32 	%f524, %f505, %f523;
	mul.f32 	%f525, %f524, %f524;
	mov.f32 	%f526, 0f3C4CAF63;
	mov.f32 	%f527, 0f3B18F0FE;
	fma.rn.f32 	%f528, %f527, %f525, %f526;
	mov.f32 	%f529, 0f3DAAAABD;
	fma.rn.f32 	%f530, %f528, %f525, %f529;
	mul.rn.f32 	%f531, %f530, %f525;
	mul.rn.f32 	%f532, %f531, %f524;
	sub.f32 	%f533, %f522, %f524;
	neg.f32 	%f534, %f524;
	add.f32 	%f535, %f533, %f533;
	fma.rn.f32 	%f536, %f534, %f522, %f535;
	mul.rn.f32 	%f537, %f505, %f536;
	add.f32 	%f538, %f532, %f524;
	sub.f32 	%f539, %f524, %f538;
	add.f32 	%f540, %f532, %f539;
	add.f32 	%f541, %f537, %f540;
	add.f32 	%f542, %f538, %f541;
	sub.f32 	%f543, %f538, %f542;
	add.f32 	%f544, %f541, %f543;
	mov.f32 	%f545, 0f3F317200;
	mul.rn.f32 	%f546, %f521, %f545;
	mov.f32 	%f547, 0f35BFBE8E;
	mul.rn.f32 	%f548, %f521, %f547;
	add.f32 	%f549, %f546, %f542;
	sub.f32 	%f550, %f546, %f549;
	add.f32 	%f551, %f542, %f550;
	add.f32 	%f552, %f544, %f551;
	add.f32 	%f553, %f548, %f552;
	add.f32 	%f554, %f549, %f553;
	sub.f32 	%f555, %f549, %f554;
	add.f32 	%f556, %f553, %f555;
	mov.f32 	%f557, 0f3FC00000;
	abs.f32 	%f57, %f557;
	setp.gt.f32	%p32, %f57, 0f77F684DF;
	selp.f32	%f558, 0f39400000, 0f3FC00000, %p32;
	mul.rn.f32 	%f559, %f558, %f554;
	neg.f32 	%f560, %f559;
	fma.rn.f32 	%f561, %f558, %f554, %f560;
	fma.rn.f32 	%f562, %f558, %f556, %f561;
	mov.f32 	%f563, 0f00000000;
	fma.rn.f32 	%f564, %f563, %f554, %f562;
	add.rn.f32 	%f565, %f559, %f564;
	neg.f32 	%f566, %f565;
	add.rn.f32 	%f567, %f559, %f566;
	add.rn.f32 	%f568, %f567, %f564;
	mov.b32 	 %r27, %f565;
	setp.eq.s32	%p33, %r27, 1118925336;
	add.s32 	%r28, %r27, -1;
	mov.b32 	 %f569, %r28;
	add.f32 	%f570, %f568, 0f37000000;
	selp.f32	%f571, %f569, %f565, %p33;
	selp.f32	%f58, %f570, %f568, %p33;
	mul.f32 	%f572, %f571, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f573, %f572;
	fma.rn.f32 	%f575, %f573, %f297, %f571;
	fma.rn.f32 	%f577, %f573, %f299, %f575;
	mul.f32 	%f508, %f577, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f507,%f508;
	// inline asm
	add.f32 	%f578, %f573, 0f00000000;
	ex2.approx.f32 	%f579, %f578;
	mul.f32 	%f580, %f507, %f579;
	setp.lt.f32	%p34, %f571, 0fC2D20000;
	selp.f32	%f581, 0f00000000, %f580, %p34;
	setp.gt.f32	%p35, %f571, 0f42D20000;
	selp.f32	%f905, 0f7F800000, %f581, %p35;
	setp.eq.f32	%p36, %f905, 0f7F800000;
	@%p36 bra 	BB8_15;

	fma.rn.f32 	%f905, %f905, %f58, %f905;

BB8_15:
	setp.lt.f32	%p37, %f3, 0f00000000;
	setp.eq.f32	%p38, %f55, 0f3F800000;
	and.pred  	%p1, %p37, %p38;
	mov.b32 	 %r29, %f905;
	xor.b32  	%r30, %r29, -2147483648;
	mov.b32 	 %f582, %r30;
	selp.f32	%f906, %f582, %f905, %p1;
	setp.eq.f32	%p39, %f3, 0f00000000;
	@%p39 bra 	BB8_18;
	bra.uni 	BB8_16;

BB8_18:
	add.f32 	%f585, %f3, %f3;
	selp.f32	%f906, %f585, 0f00000000, %p38;
	bra.uni 	BB8_19;

BB8_16:
	setp.geu.f32	%p40, %f3, 0f00000000;
	@%p40 bra 	BB8_19;

	mov.f32 	%f891, 0f3FC00000;
	cvt.rzi.f32.f32	%f584, %f891;
	setp.neu.f32	%p41, %f584, 0f3FC00000;
	selp.f32	%f906, 0f7FFFFFFF, %f906, %p41;

BB8_19:
	add.f32 	%f586, %f56, %f57;
	mov.b32 	 %r31, %f586;
	setp.lt.s32	%p43, %r31, 2139095040;
	@%p43 bra 	BB8_26;

	setp.gtu.f32	%p44, %f56, 0f7F800000;
	setp.gtu.f32	%p45, %f57, 0f7F800000;
	or.pred  	%p46, %p44, %p45;
	@%p46 bra 	BB8_25;
	bra.uni 	BB8_21;

BB8_25:
	add.f32 	%f906, %f3, 0f3FC00000;
	bra.uni 	BB8_26;

BB8_21:
	setp.eq.f32	%p47, %f57, 0f7F800000;
	@%p47 bra 	BB8_24;
	bra.uni 	BB8_22;

BB8_24:
	setp.gt.f32	%p49, %f56, 0f3F800000;
	selp.f32	%f587, 0f7F800000, 0f00000000, %p49;
	setp.eq.f32	%p50, %f3, 0fBF800000;
	selp.f32	%f906, 0f3F800000, %f587, %p50;
	bra.uni 	BB8_26;

BB8_22:
	setp.neu.f32	%p48, %f56, 0f7F800000;
	@%p48 bra 	BB8_26;

	selp.f32	%f906, 0fFF800000, 0f7F800000, %p1;

BB8_26:
	mov.f32 	%f900, 0fB5BFBE8E;
	mov.f32 	%f899, 0fBF317200;
	mov.f32 	%f866, 0f00000000;
	mov.f32 	%f865, 0f35BFBE8E;
	mov.f32 	%f864, 0f3F317200;
	mov.f32 	%f863, 0f3DAAAABD;
	mov.f32 	%f862, 0f3C4CAF63;
	mov.f32 	%f861, 0f3B18F0FE;
	ld.param.f32 	%f860, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_4];
	setp.eq.f32	%p51, %f3, 0f3F800000;
	selp.f32	%f592, 0f3F800000, %f906, %p51;
	div.rn.f32 	%f70, %f54, %f592;
	mul.f32 	%f71, %f860, 0fBE800000;
	abs.f32 	%f72, %f5;
	setp.lt.f32	%p52, %f72, 0f00800000;
	mul.f32 	%f593, %f72, 0f4B800000;
	selp.f32	%f594, 0fC3170000, 0fC2FE0000, %p52;
	selp.f32	%f595, %f593, %f72, %p52;
	mov.b32 	 %r32, %f595;
	and.b32  	%r33, %r32, 8388607;
	or.b32  	%r34, %r33, 1065353216;
	mov.b32 	 %f596, %r34;
	shr.u32 	%r35, %r32, 23;
	cvt.rn.f32.u32	%f597, %r35;
	add.f32 	%f598, %f594, %f597;
	setp.gt.f32	%p53, %f596, 0f3FB504F3;
	mul.f32 	%f599, %f596, 0f3F000000;
	add.f32 	%f600, %f598, 0f3F800000;
	selp.f32	%f601, %f599, %f596, %p53;
	selp.f32	%f602, %f600, %f598, %p53;
	add.f32 	%f603, %f601, 0fBF800000;
	add.f32 	%f589, %f601, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f588,%f589;
	// inline asm
	add.f32 	%f604, %f603, %f603;
	mul.f32 	%f605, %f588, %f604;
	mul.f32 	%f606, %f605, %f605;
	fma.rn.f32 	%f609, %f861, %f606, %f862;
	fma.rn.f32 	%f611, %f609, %f606, %f863;
	mul.rn.f32 	%f612, %f611, %f606;
	mul.rn.f32 	%f613, %f612, %f605;
	sub.f32 	%f614, %f603, %f605;
	neg.f32 	%f615, %f605;
	add.f32 	%f616, %f614, %f614;
	fma.rn.f32 	%f617, %f615, %f603, %f616;
	mul.rn.f32 	%f618, %f588, %f617;
	add.f32 	%f619, %f613, %f605;
	sub.f32 	%f620, %f605, %f619;
	add.f32 	%f621, %f613, %f620;
	add.f32 	%f622, %f618, %f621;
	add.f32 	%f623, %f619, %f622;
	sub.f32 	%f624, %f619, %f623;
	add.f32 	%f625, %f622, %f624;
	mul.rn.f32 	%f627, %f602, %f864;
	mul.rn.f32 	%f629, %f602, %f865;
	add.f32 	%f630, %f627, %f623;
	sub.f32 	%f631, %f627, %f630;
	add.f32 	%f632, %f623, %f631;
	add.f32 	%f633, %f625, %f632;
	add.f32 	%f634, %f629, %f633;
	add.f32 	%f635, %f630, %f634;
	sub.f32 	%f636, %f630, %f635;
	add.f32 	%f637, %f634, %f636;
	mul.rn.f32 	%f639, %f558, %f635;
	neg.f32 	%f640, %f639;
	fma.rn.f32 	%f641, %f558, %f635, %f640;
	fma.rn.f32 	%f642, %f558, %f637, %f641;
	fma.rn.f32 	%f644, %f866, %f635, %f642;
	add.rn.f32 	%f645, %f639, %f644;
	neg.f32 	%f646, %f645;
	add.rn.f32 	%f647, %f639, %f646;
	add.rn.f32 	%f648, %f647, %f644;
	mov.b32 	 %r36, %f645;
	setp.eq.s32	%p55, %r36, 1118925336;
	add.s32 	%r37, %r36, -1;
	mov.b32 	 %f649, %r37;
	add.f32 	%f650, %f648, 0f37000000;
	selp.f32	%f651, %f649, %f645, %p55;
	selp.f32	%f73, %f650, %f648, %p55;
	mul.f32 	%f652, %f651, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f653, %f652;
	fma.rn.f32 	%f655, %f653, %f899, %f651;
	fma.rn.f32 	%f657, %f653, %f900, %f655;
	mul.f32 	%f591, %f657, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f590,%f591;
	// inline asm
	add.f32 	%f658, %f653, 0f00000000;
	ex2.approx.f32 	%f659, %f658;
	mul.f32 	%f660, %f590, %f659;
	setp.lt.f32	%p56, %f651, 0fC2D20000;
	selp.f32	%f661, 0f00000000, %f660, %p56;
	setp.gt.f32	%p57, %f651, 0f42D20000;
	selp.f32	%f907, 0f7F800000, %f661, %p57;
	setp.eq.f32	%p58, %f907, 0f7F800000;
	@%p58 bra 	BB8_28;

	fma.rn.f32 	%f907, %f907, %f73, %f907;

BB8_28:
	setp.lt.f32	%p59, %f5, 0f00000000;
	and.pred  	%p2, %p59, %p38;
	mov.b32 	 %r38, %f907;
	xor.b32  	%r39, %r38, -2147483648;
	mov.b32 	 %f662, %r39;
	selp.f32	%f908, %f662, %f907, %p2;
	setp.eq.f32	%p61, %f5, 0f00000000;
	@%p61 bra 	BB8_31;
	bra.uni 	BB8_29;

BB8_31:
	add.f32 	%f665, %f5, %f5;
	selp.f32	%f908, %f665, 0f00000000, %p38;
	bra.uni 	BB8_32;

BB8_29:
	setp.geu.f32	%p62, %f5, 0f00000000;
	@%p62 bra 	BB8_32;

	mov.f32 	%f890, 0f3FC00000;
	cvt.rzi.f32.f32	%f664, %f890;
	setp.neu.f32	%p63, %f664, 0f3FC00000;
	selp.f32	%f908, 0f7FFFFFFF, %f908, %p63;

BB8_32:
	add.f32 	%f666, %f72, %f57;
	mov.b32 	 %r40, %f666;
	setp.lt.s32	%p65, %r40, 2139095040;
	@%p65 bra 	BB8_39;

	setp.gtu.f32	%p66, %f72, 0f7F800000;
	setp.gtu.f32	%p67, %f57, 0f7F800000;
	or.pred  	%p68, %p66, %p67;
	@%p68 bra 	BB8_38;
	bra.uni 	BB8_34;

BB8_38:
	add.f32 	%f908, %f5, 0f3FC00000;
	bra.uni 	BB8_39;

BB8_34:
	setp.eq.f32	%p69, %f57, 0f7F800000;
	@%p69 bra 	BB8_37;
	bra.uni 	BB8_35;

BB8_37:
	setp.gt.f32	%p71, %f72, 0f3F800000;
	selp.f32	%f667, 0f7F800000, 0f00000000, %p71;
	setp.eq.f32	%p72, %f5, 0fBF800000;
	selp.f32	%f908, 0f3F800000, %f667, %p72;
	bra.uni 	BB8_39;

BB8_35:
	setp.neu.f32	%p70, %f72, 0f7F800000;
	@%p70 bra 	BB8_39;

	selp.f32	%f908, 0fFF800000, 0f7F800000, %p2;

BB8_39:
	mov.f32 	%f893, 0fB5BFBE8E;
	mov.f32 	%f892, 0fBF317200;
	mov.f32 	%f872, 0f00000000;
	mov.f32 	%f871, 0f35BFBE8E;
	mov.f32 	%f870, 0f3F317200;
	mov.f32 	%f869, 0f3DAAAABD;
	mov.f32 	%f868, 0f3C4CAF63;
	mov.f32 	%f867, 0f3B18F0FE;
	setp.eq.f32	%p73, %f5, 0f3F800000;
	selp.f32	%f672, 0f3F800000, %f908, %p73;
	div.rn.f32 	%f85, %f71, %f672;
	mov.f32 	%f673, 0f3F800000;
	cvt.rzi.f32.f32	%f674, %f673;
	add.f32 	%f675, %f674, %f674;
	mov.f32 	%f676, 0f40000000;
	sub.f32 	%f677, %f676, %f675;
	abs.f32 	%f86, %f677;
	abs.f32 	%f87, %f49;
	setp.lt.f32	%p74, %f87, 0f00800000;
	mul.f32 	%f678, %f87, 0f4B800000;
	selp.f32	%f679, 0fC3170000, 0fC2FE0000, %p74;
	selp.f32	%f680, %f678, %f87, %p74;
	mov.b32 	 %r41, %f680;
	and.b32  	%r42, %r41, 8388607;
	or.b32  	%r43, %r42, 1065353216;
	mov.b32 	 %f681, %r43;
	shr.u32 	%r44, %r41, 23;
	cvt.rn.f32.u32	%f682, %r44;
	add.f32 	%f683, %f679, %f682;
	setp.gt.f32	%p75, %f681, 0f3FB504F3;
	mul.f32 	%f684, %f681, 0f3F000000;
	add.f32 	%f685, %f683, 0f3F800000;
	selp.f32	%f686, %f684, %f681, %p75;
	selp.f32	%f687, %f685, %f683, %p75;
	add.f32 	%f688, %f686, 0fBF800000;
	add.f32 	%f669, %f686, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f668,%f669;
	// inline asm
	add.f32 	%f689, %f688, %f688;
	mul.f32 	%f690, %f668, %f689;
	mul.f32 	%f691, %f690, %f690;
	fma.rn.f32 	%f694, %f867, %f691, %f868;
	fma.rn.f32 	%f696, %f694, %f691, %f869;
	mul.rn.f32 	%f697, %f696, %f691;
	mul.rn.f32 	%f698, %f697, %f690;
	sub.f32 	%f699, %f688, %f690;
	neg.f32 	%f700, %f690;
	add.f32 	%f701, %f699, %f699;
	fma.rn.f32 	%f702, %f700, %f688, %f701;
	mul.rn.f32 	%f703, %f668, %f702;
	add.f32 	%f704, %f698, %f690;
	sub.f32 	%f705, %f690, %f704;
	add.f32 	%f706, %f698, %f705;
	add.f32 	%f707, %f703, %f706;
	add.f32 	%f708, %f704, %f707;
	sub.f32 	%f709, %f704, %f708;
	add.f32 	%f710, %f707, %f709;
	mul.rn.f32 	%f712, %f687, %f870;
	mul.rn.f32 	%f714, %f687, %f871;
	add.f32 	%f715, %f712, %f708;
	sub.f32 	%f716, %f712, %f715;
	add.f32 	%f717, %f708, %f716;
	add.f32 	%f718, %f710, %f717;
	add.f32 	%f719, %f714, %f718;
	add.f32 	%f720, %f715, %f719;
	sub.f32 	%f721, %f715, %f720;
	add.f32 	%f722, %f719, %f721;
	abs.f32 	%f88, %f676;
	setp.gt.f32	%p76, %f88, 0f77F684DF;
	selp.f32	%f89, 0f39800000, 0f40000000, %p76;
	mul.rn.f32 	%f723, %f89, %f720;
	neg.f32 	%f724, %f723;
	fma.rn.f32 	%f725, %f89, %f720, %f724;
	fma.rn.f32 	%f726, %f89, %f722, %f725;
	fma.rn.f32 	%f728, %f872, %f720, %f726;
	add.rn.f32 	%f729, %f723, %f728;
	neg.f32 	%f730, %f729;
	add.rn.f32 	%f731, %f723, %f730;
	add.rn.f32 	%f732, %f731, %f728;
	mov.b32 	 %r45, %f729;
	setp.eq.s32	%p77, %r45, 1118925336;
	add.s32 	%r46, %r45, -1;
	mov.b32 	 %f733, %r46;
	add.f32 	%f734, %f732, 0f37000000;
	selp.f32	%f735, %f733, %f729, %p77;
	selp.f32	%f90, %f734, %f732, %p77;
	mul.f32 	%f736, %f735, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f737, %f736;
	fma.rn.f32 	%f739, %f737, %f892, %f735;
	fma.rn.f32 	%f741, %f737, %f893, %f739;
	mul.f32 	%f671, %f741, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f670,%f671;
	// inline asm
	add.f32 	%f742, %f737, 0f00000000;
	ex2.approx.f32 	%f743, %f742;
	mul.f32 	%f744, %f670, %f743;
	setp.lt.f32	%p78, %f735, 0fC2D20000;
	selp.f32	%f745, 0f00000000, %f744, %p78;
	setp.gt.f32	%p79, %f735, 0f42D20000;
	selp.f32	%f909, 0f7F800000, %f745, %p79;
	setp.eq.f32	%p80, %f909, 0f7F800000;
	@%p80 bra 	BB8_41;

	fma.rn.f32 	%f909, %f909, %f90, %f909;

BB8_41:
	setp.lt.f32	%p81, %f49, 0f00000000;
	setp.eq.f32	%p82, %f86, 0f3F800000;
	and.pred  	%p3, %p81, %p82;
	mov.b32 	 %r47, %f909;
	xor.b32  	%r48, %r47, -2147483648;
	mov.b32 	 %f746, %r48;
	selp.f32	%f910, %f746, %f909, %p3;
	setp.eq.f32	%p83, %f49, 0f00000000;
	@%p83 bra 	BB8_44;
	bra.uni 	BB8_42;

BB8_44:
	add.f32 	%f749, %f49, %f49;
	selp.f32	%f910, %f749, 0f00000000, %p82;
	bra.uni 	BB8_45;

BB8_42:
	setp.geu.f32	%p84, %f49, 0f00000000;
	@%p84 bra 	BB8_45;

	mov.f32 	%f898, 0f40000000;
	cvt.rzi.f32.f32	%f748, %f898;
	setp.neu.f32	%p85, %f748, 0f40000000;
	selp.f32	%f910, 0f7FFFFFFF, %f910, %p85;

BB8_45:
	add.f32 	%f750, %f87, %f88;
	mov.b32 	 %r49, %f750;
	setp.lt.s32	%p87, %r49, 2139095040;
	@%p87 bra 	BB8_52;

	setp.gtu.f32	%p88, %f87, 0f7F800000;
	setp.gtu.f32	%p89, %f88, 0f7F800000;
	or.pred  	%p90, %p88, %p89;
	@%p90 bra 	BB8_51;
	bra.uni 	BB8_47;

BB8_51:
	add.f32 	%f910, %f49, 0f40000000;
	bra.uni 	BB8_52;

BB8_47:
	setp.eq.f32	%p91, %f88, 0f7F800000;
	@%p91 bra 	BB8_50;
	bra.uni 	BB8_48;

BB8_50:
	setp.gt.f32	%p93, %f87, 0f3F800000;
	selp.f32	%f751, 0f7F800000, 0f00000000, %p93;
	setp.eq.f32	%p94, %f49, 0fBF800000;
	selp.f32	%f910, 0f3F800000, %f751, %p94;
	bra.uni 	BB8_52;

BB8_48:
	setp.neu.f32	%p92, %f87, 0f7F800000;
	@%p92 bra 	BB8_52;

	selp.f32	%f910, 0fFF800000, 0f7F800000, %p3;

BB8_52:
	mov.f32 	%f896, 0f40000000;
	mov.f32 	%f895, 0fB5BFBE8E;
	mov.f32 	%f894, 0fBF317200;
	ld.param.f32 	%f882, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9];
	sub.f32 	%f881, %f1, %f882;
	mov.f32 	%f880, 0f00000000;
	mov.f32 	%f879, 0f35BFBE8E;
	mov.f32 	%f878, 0f3F317200;
	mov.f32 	%f877, 0f3DAAAABD;
	mov.f32 	%f876, 0f3C4CAF63;
	mov.f32 	%f875, 0f3B18F0FE;
	ld.param.f32 	%f874, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_7];
	ld.param.f32 	%f873, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_5];
	setp.eq.f32	%p95, %f49, 0f3F800000;
	selp.f32	%f756, 0f3F800000, %f910, %p95;
	mul.f32 	%f758, %f873, 0f40C00000;
	mul.f32 	%f759, %f758, %f881;
	div.rn.f32 	%f760, %f759, %f47;
	div.rn.f32 	%f102, %f896, %f45;
	add.f32 	%f762, %f102, %f760;
	mul.f32 	%f763, %f874, 0f41400000;
	mul.f32 	%f764, %f763, %f46;
	div.rn.f32 	%f765, %f764, %f48;
	add.f32 	%f766, %f762, %f765;
	mul.f32 	%f767, %f43, %f766;
	fma.rn.f32 	%f103, %f70, %f756, %f767;
	abs.f32 	%f104, %f52;
	setp.lt.f32	%p96, %f104, 0f00800000;
	mul.f32 	%f768, %f104, 0f4B800000;
	selp.f32	%f769, 0fC3170000, 0fC2FE0000, %p96;
	selp.f32	%f770, %f768, %f104, %p96;
	mov.b32 	 %r50, %f770;
	and.b32  	%r51, %r50, 8388607;
	or.b32  	%r52, %r51, 1065353216;
	mov.b32 	 %f771, %r52;
	shr.u32 	%r53, %r50, 23;
	cvt.rn.f32.u32	%f772, %r53;
	add.f32 	%f773, %f769, %f772;
	setp.gt.f32	%p97, %f771, 0f3FB504F3;
	mul.f32 	%f774, %f771, 0f3F000000;
	add.f32 	%f775, %f773, 0f3F800000;
	selp.f32	%f776, %f774, %f771, %p97;
	selp.f32	%f777, %f775, %f773, %p97;
	add.f32 	%f778, %f776, 0fBF800000;
	add.f32 	%f753, %f776, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f752,%f753;
	// inline asm
	add.f32 	%f779, %f778, %f778;
	mul.f32 	%f780, %f752, %f779;
	mul.f32 	%f781, %f780, %f780;
	fma.rn.f32 	%f784, %f875, %f781, %f876;
	fma.rn.f32 	%f786, %f784, %f781, %f877;
	mul.rn.f32 	%f787, %f786, %f781;
	mul.rn.f32 	%f788, %f787, %f780;
	sub.f32 	%f789, %f778, %f780;
	neg.f32 	%f790, %f780;
	add.f32 	%f791, %f789, %f789;
	fma.rn.f32 	%f792, %f790, %f778, %f791;
	mul.rn.f32 	%f793, %f752, %f792;
	add.f32 	%f794, %f788, %f780;
	sub.f32 	%f795, %f780, %f794;
	add.f32 	%f796, %f788, %f795;
	add.f32 	%f797, %f793, %f796;
	add.f32 	%f798, %f794, %f797;
	sub.f32 	%f799, %f794, %f798;
	add.f32 	%f800, %f797, %f799;
	mul.rn.f32 	%f802, %f777, %f878;
	mul.rn.f32 	%f804, %f777, %f879;
	add.f32 	%f805, %f802, %f798;
	sub.f32 	%f806, %f802, %f805;
	add.f32 	%f807, %f798, %f806;
	add.f32 	%f808, %f800, %f807;
	add.f32 	%f809, %f804, %f808;
	add.f32 	%f810, %f805, %f809;
	sub.f32 	%f811, %f805, %f810;
	add.f32 	%f812, %f809, %f811;
	mul.rn.f32 	%f813, %f89, %f810;
	neg.f32 	%f814, %f813;
	fma.rn.f32 	%f815, %f89, %f810, %f814;
	fma.rn.f32 	%f816, %f89, %f812, %f815;
	fma.rn.f32 	%f818, %f880, %f810, %f816;
	add.rn.f32 	%f819, %f813, %f818;
	neg.f32 	%f820, %f819;
	add.rn.f32 	%f821, %f813, %f820;
	add.rn.f32 	%f822, %f821, %f818;
	mov.b32 	 %r54, %f819;
	setp.eq.s32	%p98, %r54, 1118925336;
	add.s32 	%r55, %r54, -1;
	mov.b32 	 %f823, %r55;
	add.f32 	%f824, %f822, 0f37000000;
	selp.f32	%f825, %f823, %f819, %p98;
	selp.f32	%f105, %f824, %f822, %p98;
	mul.f32 	%f826, %f825, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f827, %f826;
	fma.rn.f32 	%f829, %f827, %f894, %f825;
	fma.rn.f32 	%f831, %f827, %f895, %f829;
	mul.f32 	%f755, %f831, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f754,%f755;
	// inline asm
	add.f32 	%f832, %f827, 0f00000000;
	ex2.approx.f32 	%f833, %f832;
	mul.f32 	%f834, %f754, %f833;
	setp.lt.f32	%p99, %f825, 0fC2D20000;
	selp.f32	%f835, 0f00000000, %f834, %p99;
	setp.gt.f32	%p100, %f825, 0f42D20000;
	selp.f32	%f911, 0f7F800000, %f835, %p100;
	setp.eq.f32	%p101, %f911, 0f7F800000;
	@%p101 bra 	BB8_54;

	fma.rn.f32 	%f911, %f911, %f105, %f911;

BB8_54:
	setp.lt.f32	%p102, %f52, 0f00000000;
	and.pred  	%p4, %p102, %p82;
	mov.b32 	 %r56, %f911;
	xor.b32  	%r57, %r56, -2147483648;
	mov.b32 	 %f836, %r57;
	selp.f32	%f912, %f836, %f911, %p4;
	setp.eq.f32	%p104, %f52, 0f00000000;
	@%p104 bra 	BB8_57;
	bra.uni 	BB8_55;

BB8_57:
	add.f32 	%f839, %f52, %f52;
	selp.f32	%f912, %f839, 0f00000000, %p82;
	bra.uni 	BB8_58;

BB8_55:
	setp.geu.f32	%p105, %f52, 0f00000000;
	@%p105 bra 	BB8_58;

	mov.f32 	%f897, 0f40000000;
	cvt.rzi.f32.f32	%f838, %f897;
	setp.neu.f32	%p106, %f838, 0f40000000;
	selp.f32	%f912, 0f7FFFFFFF, %f912, %p106;

BB8_58:
	add.f32 	%f840, %f104, %f88;
	mov.b32 	 %r58, %f840;
	setp.lt.s32	%p108, %r58, 2139095040;
	@%p108 bra 	BB8_65;

	setp.gtu.f32	%p109, %f104, 0f7F800000;
	setp.gtu.f32	%p110, %f88, 0f7F800000;
	or.pred  	%p111, %p109, %p110;
	@%p111 bra 	BB8_64;
	bra.uni 	BB8_60;

BB8_64:
	add.f32 	%f912, %f52, 0f40000000;
	bra.uni 	BB8_65;

BB8_60:
	setp.eq.f32	%p112, %f88, 0f7F800000;
	@%p112 bra 	BB8_63;
	bra.uni 	BB8_61;

BB8_63:
	setp.gt.f32	%p114, %f104, 0f3F800000;
	selp.f32	%f841, 0f7F800000, 0f00000000, %p114;
	setp.eq.f32	%p115, %f52, 0fBF800000;
	selp.f32	%f912, 0f3F800000, %f841, %p115;
	bra.uni 	BB8_65;

BB8_61:
	setp.neu.f32	%p113, %f104, 0f7F800000;
	@%p113 bra 	BB8_65;

	selp.f32	%f912, 0fFF800000, 0f7F800000, %p4;

BB8_65:
	ld.param.u64 	%rd6, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_14];
	ld.param.f32 	%f889, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_9];
	add.f32 	%f888, %f1, %f889;
	mul.f32 	%f887, %f44, %f52;
	mul.f32 	%f886, %f43, %f49;
	mul.f32 	%f885, %f888, %f888;
	ld.param.f32 	%f884, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_8];
	ld.param.f32 	%f883, [_Z28kernel_DerivativeIntGauss2DziiPKfffffffffPfS1_S1_S1__param_6];
	setp.eq.f32	%p116, %f52, 0f3F800000;
	selp.f32	%f842, 0f3F800000, %f912, %p116;
	mul.f32 	%f844, %f883, 0f40C00000;
	mul.f32 	%f845, %f844, %f888;
	div.rn.f32 	%f846, %f845, %f47;
	add.f32 	%f847, %f102, %f846;
	mul.f32 	%f848, %f884, 0f41400000;
	mul.f32 	%f849, %f848, %f885;
	div.rn.f32 	%f850, %f849, %f48;
	add.f32 	%f851, %f847, %f850;
	mul.f32 	%f852, %f44, %f851;
	fma.rn.f32 	%f853, %f85, %f842, %f852;
	mul.f32 	%f854, %f886, %f886;
	mul.f32 	%f855, %f39, %f103;
	fma.rn.f32 	%f856, %f40, %f854, %f855;
	mul.f32 	%f857, %f887, %f887;
	fma.rn.f32 	%f858, %f42, %f857, %f856;
	fma.rn.f32 	%f859, %f41, %f853, %f858;
	st.f32 	[%rd6+16], %f859;

BB8_66:
	ret;
}

	// .globl	_Z21kernel_CenterofMass2DiPKfPfS1_
.visible .func _Z21kernel_CenterofMass2DiPKfPfS1_(
	.param .b32 _Z21kernel_CenterofMass2DiPKfPfS1__param_0,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_1,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_2,
	.param .b64 _Z21kernel_CenterofMass2DiPKfPfS1__param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<42>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<9>;


	ld.param.u32 	%r5, [_Z21kernel_CenterofMass2DiPKfPfS1__param_0];
	ld.param.u64 	%rd4, [_Z21kernel_CenterofMass2DiPKfPfS1__param_1];
	ld.param.u64 	%rd5, [_Z21kernel_CenterofMass2DiPKfPfS1__param_2];
	ld.param.u64 	%rd6, [_Z21kernel_CenterofMass2DiPKfPfS1__param_3];
	mov.f32 	%f39, 0f00000000;
	mov.f32 	%f33, %f39;
	mov.f32 	%f27, %f39;
	mov.f32 	%f41, %f39;
	mov.f32 	%f35, %f39;
	mov.f32 	%f29, %f39;
	mov.u32 	%r6, 0;
	setp.lt.s32	%p1, %r5, 1;
	@%p1 bra 	BB9_5;

	mov.u32 	%r11, %r6;

BB9_2:
	mov.f32 	%f38, %f41;
	mov.f32 	%f40, %f38;
	mov.f32 	%f32, %f35;
	mov.f32 	%f34, %f32;
	mov.f32 	%f26, %f29;
	mov.f32 	%f28, %f26;
	mul.lo.s32 	%r8, %r5, %r11;
	mul.wide.s32 	%rd7, %r8, 4;
	add.s64 	%rd8, %rd4, %rd7;
	cvt.rn.f32.s32	%f4, %r11;
	mov.u32 	%r10, %r6;

BB9_3:
	mov.u32 	%r2, %r10;
	cvt.rn.f32.s32	%f20, %r2;
	ld.f32 	%f21, [%rd8];
	fma.rn.f32 	%f40, %f20, %f21, %f40;
	fma.rn.f32 	%f34, %f4, %f21, %f34;
	add.f32 	%f28, %f28, %f21;
	add.s64 	%rd8, %rd8, 4;
	add.s32 	%r3, %r2, 1;
	setp.lt.s32	%p2, %r3, %r5;
	mov.u32 	%r10, %r3;
	@%p2 bra 	BB9_3;

	add.s32 	%r11, %r11, 1;
	setp.lt.s32	%p3, %r11, %r5;
	mov.f32 	%f29, %f28;
	mov.f32 	%f27, %f28;
	mov.f32 	%f35, %f34;
	mov.f32 	%f33, %f34;
	mov.f32 	%f41, %f40;
	mov.f32 	%f39, %f40;
	@%p3 bra 	BB9_2;

BB9_5:
	div.rn.f32 	%f22, %f39, %f27;
	st.f32 	[%rd5], %f22;
	div.rn.f32 	%f23, %f33, %f27;
	st.f32 	[%rd6], %f23;
	ret;
}

	// .globl	_Z21kernel_GaussFMaxMin2DifPfS_S_
.visible .func _Z21kernel_GaussFMaxMin2DifPfS_S_(
	.param .b32 _Z21kernel_GaussFMaxMin2DifPfS_S__param_0,
	.param .b32 _Z21kernel_GaussFMaxMin2DifPfS_S__param_1,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPfS_S__param_2,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPfS_S__param_3,
	.param .b64 _Z21kernel_GaussFMaxMin2DifPfS_S__param_4
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<53>;
	.reg .b32 	%r<35>;
	.reg .b64 	%rd<9>;


	ld.param.u32 	%r14, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_0];
	ld.param.f32 	%f11, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_1];
	ld.param.u64 	%rd4, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_2];
	ld.param.u64 	%rd5, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_3];
	ld.param.u64 	%rd6, [_Z21kernel_GaussFMaxMin2DifPfS_S__param_4];
	mov.u32 	%r15, 0;
	st.u32 	[%rd5], %r15;
	mov.u32 	%r16, 1371161527;
	st.u32 	[%rd6], %r16;
	mov.f32 	%f12, 0f3F000000;
	div.rn.f32 	%f13, %f12, %f11;
	div.rn.f32 	%f1, %f13, %f11;
	setp.lt.s32	%p1, %r14, 1;
	@%p1 bra 	BB10_9;

	mov.u32 	%r34, %r15;

BB10_2:
	mov.u32 	%r33, %r15;

BB10_3:
	mov.u32 	%r29, %r33;
	mov.u32 	%r2, %r29;
	neg.s32 	%r3, %r2;
	mov.f32 	%f52, 0f00000000;
	mov.f32 	%f51, %f52;
	mov.u32 	%r32, %r15;

BB10_4:
	mul.lo.s32 	%r20, %r14, %r32;
	mul.wide.s32 	%rd7, %r20, 4;
	add.s64 	%rd8, %rd4, %rd7;
	sub.s32 	%r21, %r32, %r34;
	sub.s32 	%r22, %r34, %r32;
	mul.lo.s32 	%r23, %r22, %r21;
	cvt.rn.f32.s32	%f16, %r23;
	mul.f32 	%f4, %f1, %f16;
	mul.f32 	%f17, %f4, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f18, %f17;
	mov.f32 	%f19, 0fBF317200;
	fma.rn.f32 	%f20, %f18, %f19, %f4;
	mov.f32 	%f21, 0fB5BFBE8E;
	fma.rn.f32 	%f22, %f18, %f21, %f20;
	mul.f32 	%f5, %f22, 0f3FB8AA3B;
	add.f32 	%f23, %f18, 0f00000000;
	ex2.approx.f32 	%f6, %f23;
	mov.u32 	%r25, %r3;
	mov.u32 	%r30, %r15;
	mov.u32 	%r31, %r2;

BB10_5:
	mov.u32 	%r6, %r31;
	mov.u32 	%r7, %r30;
	mov.u32 	%r5, %r25;
	// inline asm
	ex2.approx.ftz.f32 %f24,%f5;
	// inline asm
	mul.f32 	%f28, %f24, %f6;
	setp.lt.f32	%p2, %f4, 0fC2D20000;
	selp.f32	%f29, 0f00000000, %f28, %p2;
	setp.gt.f32	%p3, %f4, 0f42D20000;
	selp.f32	%f30, 0f7F800000, %f29, %p3;
	mul.lo.s32 	%r24, %r5, %r6;
	cvt.rn.f32.s32	%f31, %r24;
	mul.f32 	%f32, %f1, %f31;
	mul.f32 	%f33, %f32, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f34, %f33;
	fma.rn.f32 	%f36, %f34, %f19, %f32;
	fma.rn.f32 	%f38, %f34, %f21, %f36;
	mul.f32 	%f27, %f38, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f26,%f27;
	// inline asm
	add.f32 	%f39, %f34, 0f00000000;
	ex2.approx.f32 	%f40, %f39;
	mul.f32 	%f41, %f26, %f40;
	setp.lt.f32	%p4, %f32, 0fC2D20000;
	selp.f32	%f42, 0f00000000, %f41, %p4;
	setp.gt.f32	%p5, %f32, 0f42D20000;
	selp.f32	%f43, 0f7F800000, %f42, %p5;
	mul.f32 	%f44, %f30, %f43;
	ld.f32 	%f45, [%rd8];
	fma.rn.f32 	%f52, %f45, %f44, %f52;
	add.f32 	%f51, %f51, %f44;
	add.s32 	%r8, %r6, -1;
	add.s32 	%r9, %r5, 1;
	add.s64 	%rd8, %rd8, 4;
	add.s32 	%r10, %r7, 1;
	setp.lt.s32	%p6, %r10, %r14;
	mov.u32 	%r25, %r9;
	mov.u32 	%r30, %r10;
	mov.u32 	%r31, %r8;
	@%p6 bra 	BB10_5;

	add.s32 	%r32, %r32, 1;
	setp.lt.s32	%p7, %r32, %r14;
	@%p7 bra 	BB10_4;

	div.rn.f32 	%f46, %f52, %f51;
	ld.f32 	%f47, [%rd5];
	setp.gt.f32	%p8, %f47, %f46;
	selp.f32	%f48, %f47, %f46, %p8;
	st.f32 	[%rd5], %f48;
	ld.f32 	%f49, [%rd6];
	setp.lt.f32	%p9, %f49, %f46;
	selp.f32	%f50, %f49, %f46, %p9;
	st.f32 	[%rd6], %f50;
	add.s32 	%r33, %r2, 1;
	setp.lt.s32	%p10, %r33, %r14;
	@%p10 bra 	BB10_3;

	add.s32 	%r34, %r34, 1;
	setp.lt.s32	%p11, %r34, %r14;
	@%p11 bra 	BB10_2;

BB10_9:
	ret;
}

	// .globl	_Z21kernel_CentroidFitteriPKfPfS1_S1_S1_
.visible .func _Z21kernel_CentroidFitteriPKfPfS1_S1_S1_(
	.param .b32 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_0,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_1,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_2,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_3,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_4,
	.param .b64 _Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_5
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<149>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<17>;


	ld.param.u32 	%r18, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_0];
	ld.param.u64 	%rd4, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_1];
	ld.param.u64 	%rd5, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_2];
	ld.param.u64 	%rd6, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_3];
	ld.param.u64 	%rd7, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_4];
	ld.param.u64 	%rd8, [_Z21kernel_CentroidFitteriPKfPfS1_S1_S1__param_5];
	add.s32 	%r20, %r18, -1;
	shr.u32 	%r21, %r20, 31;
	add.s32 	%r22, %r20, %r21;
	shr.s32 	%r1, %r22, 1;
	mov.f32 	%f51, 0f00000000;
	mov.u32 	%r19, 0;
	mov.f32 	%f114, %f51;
	setp.lt.s32	%p1, %r18, 1;
	mov.f32 	%f112, %f51;
	@%p1 bra 	BB11_5;

	mov.u32 	%r40, %r19;

BB11_2:
	mov.f32 	%f101, %f114;
	mov.f32 	%f113, %f101;
	mov.u32 	%r39, %r19;

BB11_3:
	mov.u32 	%r3, %r39;
	mad.lo.s32 	%r24, %r3, %r18, %r40;
	mul.wide.s32 	%rd9, %r24, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.f32 	%f52, [%rd10];
	add.f32 	%f113, %f113, %f52;
	add.s32 	%r4, %r3, 1;
	setp.lt.s32	%p2, %r4, %r18;
	mov.u32 	%r39, %r4;
	@%p2 bra 	BB11_3;

	add.s32 	%r40, %r40, 1;
	setp.lt.s32	%p3, %r40, %r18;
	mov.f32 	%f114, %f113;
	mov.f32 	%f100, %f113;
	mov.f32 	%f112, %f100;
	@%p3 bra 	BB11_2;

BB11_5:
	mov.f32 	%f4, %f112;
	mul.lo.s32 	%r26, %r18, %r18;
	cvt.rn.f32.s32	%f59, %r26;
	div.rn.f32 	%f5, %f4, %f59;
	mov.f32 	%f95, %f51;
	mov.f32 	%f86, %f51;
	mov.f32 	%f111, %f51;
	mov.f32 	%f98, %f51;
	mov.f32 	%f89, %f51;
	mov.u32 	%r25, 0;
	mov.f32 	%f108, %f51;
	@%p1 bra 	BB11_12;

	mov.u32 	%r43, %r25;

BB11_7:
	mov.f32 	%f104, %f111;
	mov.f32 	%f109, %f104;
	mov.f32 	%f91, %f98;
	mov.f32 	%f96, %f91;
	mov.f32 	%f82, %f89;
	mov.f32 	%f87, %f82;
	mul.lo.s32 	%r28, %r18, %r43;
	mul.wide.s32 	%rd11, %r28, 4;
	add.s64 	%rd16, %rd4, %rd11;
	cvt.rn.f32.s32	%f9, %r43;
	mov.u32 	%r42, %r25;

BB11_8:
	mov.f32 	%f103, %f109;
	mov.f32 	%f110, %f103;
	mov.f32 	%f90, %f96;
	mov.f32 	%f97, %f90;
	mov.f32 	%f81, %f87;
	mov.f32 	%f88, %f81;
	mov.u32 	%r7, %r42;
	ld.f32 	%f13, [%rd16];
	setp.leu.f32	%p5, %f13, %f5;
	@%p5 bra 	BB11_10;

	cvt.rn.f32.s32	%f60, %r7;
	fma.rn.f32 	%f97, %f60, %f13, %f97;
	fma.rn.f32 	%f110, %f9, %f13, %f110;
	add.f32 	%f88, %f88, %f13;

BB11_10:
	mov.f32 	%f109, %f110;
	mov.f32 	%f96, %f97;
	mov.f32 	%f87, %f88;
	add.s64 	%rd16, %rd16, 4;
	add.s32 	%r8, %r7, 1;
	setp.lt.s32	%p6, %r8, %r18;
	mov.u32 	%r42, %r8;
	@%p6 bra 	BB11_8;

	add.s32 	%r43, %r43, 1;
	setp.lt.s32	%p7, %r43, %r18;
	mov.f32 	%f89, %f87;
	mov.f32 	%f86, %f87;
	mov.f32 	%f98, %f96;
	mov.f32 	%f95, %f96;
	mov.f32 	%f111, %f109;
	mov.f32 	%f108, %f109;
	@%p7 bra 	BB11_7;

BB11_12:
	div.rn.f32 	%f61, %f95, %f86;
	st.f32 	[%rd5], %f61;
	div.rn.f32 	%f62, %f108, %f86;
	st.f32 	[%rd6], %f62;
	add.s32 	%r29, %r1, 1;
	cvt.rn.f32.s32	%f23, %r29;
	ld.f32 	%f24, [%rd5];
	setp.gt.f32	%p8, %f24, %f23;
	@%p8 bra 	BB11_15;
	bra.uni 	BB11_13;

BB11_15:
	st.f32 	[%rd5], %f23;
	bra.uni 	BB11_16;

BB11_13:
	add.s32 	%r30, %r1, -1;
	cvt.rn.f32.s32	%f25, %r30;
	setp.geu.f32	%p9, %f24, %f25;
	@%p9 bra 	BB11_16;

	st.f32 	[%rd5], %f25;

BB11_16:
	ld.f32 	%f26, [%rd6];
	setp.gt.f32	%p10, %f26, %f23;
	@%p10 bra 	BB11_19;
	bra.uni 	BB11_17;

BB11_19:
	st.f32 	[%rd6], %f23;
	mov.f32 	%f115, %f23;
	bra.uni 	BB11_20;

BB11_17:
	add.s32 	%r31, %r1, -1;
	cvt.rn.f32.s32	%f27, %r31;
	setp.geu.f32	%p11, %f26, %f27;
	mov.f32 	%f115, %f26;
	@%p11 bra 	BB11_20;

	st.f32 	[%rd6], %f27;
	mov.f32 	%f115, %f27;

BB11_20:
	mov.f32 	%f119, 0f461C4000;
	mov.f32 	%f121, %f119;
	mov.u32 	%r32, 0;
	@%p1 bra 	BB11_25;

	mov.u32 	%r46, %r32;

BB11_22:
	mov.f32 	%f118, %f121;
	mov.f32 	%f120, %f118;
	mov.u32 	%r45, %r32;

BB11_23:
	mov.u32 	%r11, %r45;
	mad.lo.s32 	%r34, %r11, %r18, %r46;
	mul.wide.s32 	%rd12, %r34, 4;
	add.s64 	%rd13, %rd4, %rd12;
	ld.f32 	%f65, [%rd13];
	setp.lt.f32	%p13, %f65, %f120;
	selp.f32	%f120, %f65, %f120, %p13;
	add.s32 	%r12, %r11, 1;
	setp.lt.s32	%p14, %r12, %r18;
	mov.u32 	%r45, %r12;
	@%p14 bra 	BB11_23;

	add.s32 	%r46, %r46, 1;
	setp.lt.s32	%p15, %r46, %r18;
	mov.f32 	%f121, %f120;
	mov.f32 	%f119, %f120;
	@%p15 bra 	BB11_22;

BB11_25:
	mov.f32 	%f145, 0f00000000;
	mov.f32 	%f136, %f145;
	mov.f32 	%f127, %f145;
	mov.f32 	%f148, %f145;
	mov.f32 	%f139, %f145;
	mov.f32 	%f130, %f145;
	mov.u32 	%r35, 0;
	@%p1 bra 	BB11_32;

	mov.u32 	%r49, %r35;

BB11_27:
	mov.f32 	%f141, %f148;
	mov.f32 	%f146, %f141;
	mov.f32 	%f132, %f139;
	mov.f32 	%f137, %f132;
	mov.f32 	%f123, %f130;
	mov.f32 	%f128, %f123;
	cvt.rn.f32.s32	%f36, %r49;
	mov.u32 	%r48, %r35;

BB11_28:
	mov.f32 	%f140, %f146;
	mov.f32 	%f147, %f140;
	mov.f32 	%f131, %f137;
	mov.f32 	%f138, %f131;
	mov.f32 	%f122, %f128;
	mov.f32 	%f129, %f122;
	mov.u32 	%r15, %r48;
	mad.lo.s32 	%r37, %r15, %r18, %r49;
	mul.wide.s32 	%rd14, %r37, 4;
	add.s64 	%rd15, %rd4, %rd14;
	ld.f32 	%f40, [%rd15];
	setp.leu.f32	%p17, %f40, %f5;
	@%p17 bra 	BB11_30;

	sub.f32 	%f72, %f40, %f119;
	add.f32 	%f129, %f129, %f72;
	ld.f32 	%f73, [%rd5];
	sub.f32 	%f74, %f36, %f73;
	mul.f32 	%f75, %f72, %f74;
	fma.rn.f32 	%f138, %f74, %f75, %f138;
	cvt.rn.f32.s32	%f76, %r15;
	sub.f32 	%f77, %f76, %f115;
	mul.f32 	%f78, %f72, %f77;
	fma.rn.f32 	%f147, %f77, %f78, %f147;

BB11_30:
	mov.f32 	%f146, %f147;
	mov.f32 	%f137, %f138;
	mov.f32 	%f128, %f129;
	add.s32 	%r16, %r15, 1;
	setp.lt.s32	%p18, %r16, %r18;
	mov.u32 	%r48, %r16;
	@%p18 bra 	BB11_28;

	add.s32 	%r49, %r49, 1;
	setp.lt.s32	%p19, %r49, %r18;
	mov.f32 	%f130, %f128;
	mov.f32 	%f127, %f128;
	mov.f32 	%f139, %f137;
	mov.f32 	%f136, %f137;
	mov.f32 	%f148, %f146;
	mov.f32 	%f145, %f146;
	@%p19 bra 	BB11_27;

BB11_32:
	div.rn.f32 	%f79, %f136, %f127;
	st.f32 	[%rd7], %f79;
	div.rn.f32 	%f80, %f145, %f127;
	st.f32 	[%rd8], %f80;
	ret;
}

	// .globl	kernel_MLEFit
.visible .entry kernel_MLEFit(
	.param .u64 kernel_MLEFit_param_0,
	.param .f32 kernel_MLEFit_param_1,
	.param .u32 kernel_MLEFit_param_2,
	.param .u32 kernel_MLEFit_param_3,
	.param .u64 kernel_MLEFit_param_4,
	.param .u64 kernel_MLEFit_param_5,
	.param .u64 kernel_MLEFit_param_6,
	.param .u32 kernel_MLEFit_param_7
)
{
	.local .align 4 .b8 	__local_depot12[244];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<119>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<882>;
	.reg .b32 	%r<202>;
	.reg .b64 	%rd<158>;


	mov.u64 	%rd157, __local_depot12;
	cvta.local.u64 	%SP, %rd157;
	ld.param.u64 	%rd63, [kernel_MLEFit_param_0];
	ld.param.f32 	%f199, [kernel_MLEFit_param_1];
	ld.param.u32 	%r65, [kernel_MLEFit_param_2];
	ld.param.u32 	%r66, [kernel_MLEFit_param_3];
	ld.param.u32 	%r67, [kernel_MLEFit_param_7];
	cvta.to.global.u64 	%rd1, %rd63;
	add.u64 	%rd67, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd67;
	add.u64 	%rd68, %SP, 100;
	cvta.to.local.u64 	%rd3, %rd68;
	add.u64 	%rd69, %SP, 164;
	cvta.to.local.u64 	%rd4, %rd69;
	add.u64 	%rd70, %SP, 228;
	cvta.to.local.u64 	%rd5, %rd70;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p1, %r4, %r67;
	@%p1 bra 	BB12_102;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd3+63], %rs1;
	st.local.u8 	[%rd3+62], %rs1;
	st.local.u8 	[%rd3+61], %rs1;
	st.local.u8 	[%rd3+60], %rs1;
	st.local.u8 	[%rd3+59], %rs1;
	st.local.u8 	[%rd3+58], %rs1;
	st.local.u8 	[%rd3+57], %rs1;
	st.local.u8 	[%rd3+56], %rs1;
	st.local.u8 	[%rd3+55], %rs1;
	st.local.u8 	[%rd3+54], %rs1;
	st.local.u8 	[%rd3+53], %rs1;
	st.local.u8 	[%rd3+52], %rs1;
	st.local.u8 	[%rd3+51], %rs1;
	st.local.u8 	[%rd3+50], %rs1;
	st.local.u8 	[%rd3+49], %rs1;
	st.local.u8 	[%rd3+48], %rs1;
	st.local.u8 	[%rd3+47], %rs1;
	st.local.u8 	[%rd3+46], %rs1;
	st.local.u8 	[%rd3+45], %rs1;
	st.local.u8 	[%rd3+44], %rs1;
	st.local.u8 	[%rd3+43], %rs1;
	st.local.u8 	[%rd3+42], %rs1;
	st.local.u8 	[%rd3+41], %rs1;
	st.local.u8 	[%rd3+40], %rs1;
	st.local.u8 	[%rd3+39], %rs1;
	st.local.u8 	[%rd3+38], %rs1;
	st.local.u8 	[%rd3+37], %rs1;
	st.local.u8 	[%rd3+36], %rs1;
	st.local.u8 	[%rd3+35], %rs1;
	st.local.u8 	[%rd3+34], %rs1;
	st.local.u8 	[%rd3+33], %rs1;
	st.local.u8 	[%rd3+32], %rs1;
	st.local.u8 	[%rd3+31], %rs1;
	st.local.u8 	[%rd3+30], %rs1;
	st.local.u8 	[%rd3+29], %rs1;
	st.local.u8 	[%rd3+28], %rs1;
	st.local.u8 	[%rd3+27], %rs1;
	st.local.u8 	[%rd3+26], %rs1;
	st.local.u8 	[%rd3+25], %rs1;
	st.local.u8 	[%rd3+24], %rs1;
	st.local.u8 	[%rd3+23], %rs1;
	st.local.u8 	[%rd3+22], %rs1;
	st.local.u8 	[%rd3+21], %rs1;
	st.local.u8 	[%rd3+20], %rs1;
	st.local.u8 	[%rd3+19], %rs1;
	st.local.u8 	[%rd3+18], %rs1;
	st.local.u8 	[%rd3+17], %rs1;
	st.local.u8 	[%rd3+16], %rs1;
	st.local.u8 	[%rd3+15], %rs1;
	st.local.u8 	[%rd3+14], %rs1;
	st.local.u8 	[%rd3+13], %rs1;
	st.local.u8 	[%rd3+12], %rs1;
	st.local.u8 	[%rd3+11], %rs1;
	st.local.u8 	[%rd3+10], %rs1;
	st.local.u8 	[%rd3+9], %rs1;
	st.local.u8 	[%rd3+8], %rs1;
	st.local.u8 	[%rd3+7], %rs1;
	st.local.u8 	[%rd3+6], %rs1;
	st.local.u8 	[%rd3+5], %rs1;
	st.local.u8 	[%rd3+4], %rs1;
	st.local.u8 	[%rd3+3], %rs1;
	st.local.u8 	[%rd3+2], %rs1;
	st.local.u8 	[%rd3+1], %rs1;
	st.local.u8 	[%rd3], %rs1;
	st.local.u8 	[%rd4+63], %rs1;
	st.local.u8 	[%rd4+62], %rs1;
	st.local.u8 	[%rd4+61], %rs1;
	st.local.u8 	[%rd4+60], %rs1;
	st.local.u8 	[%rd4+59], %rs1;
	st.local.u8 	[%rd4+58], %rs1;
	st.local.u8 	[%rd4+57], %rs1;
	st.local.u8 	[%rd4+56], %rs1;
	st.local.u8 	[%rd4+55], %rs1;
	st.local.u8 	[%rd4+54], %rs1;
	st.local.u8 	[%rd4+53], %rs1;
	st.local.u8 	[%rd4+52], %rs1;
	st.local.u8 	[%rd4+51], %rs1;
	st.local.u8 	[%rd4+50], %rs1;
	st.local.u8 	[%rd4+49], %rs1;
	st.local.u8 	[%rd4+48], %rs1;
	st.local.u8 	[%rd4+47], %rs1;
	st.local.u8 	[%rd4+46], %rs1;
	st.local.u8 	[%rd4+45], %rs1;
	st.local.u8 	[%rd4+44], %rs1;
	st.local.u8 	[%rd4+43], %rs1;
	st.local.u8 	[%rd4+42], %rs1;
	st.local.u8 	[%rd4+41], %rs1;
	st.local.u8 	[%rd4+40], %rs1;
	st.local.u8 	[%rd4+39], %rs1;
	st.local.u8 	[%rd4+38], %rs1;
	st.local.u8 	[%rd4+37], %rs1;
	st.local.u8 	[%rd4+36], %rs1;
	st.local.u8 	[%rd4+35], %rs1;
	st.local.u8 	[%rd4+34], %rs1;
	st.local.u8 	[%rd4+33], %rs1;
	st.local.u8 	[%rd4+32], %rs1;
	st.local.u8 	[%rd4+31], %rs1;
	st.local.u8 	[%rd4+30], %rs1;
	st.local.u8 	[%rd4+29], %rs1;
	st.local.u8 	[%rd4+28], %rs1;
	st.local.u8 	[%rd4+27], %rs1;
	st.local.u8 	[%rd4+26], %rs1;
	st.local.u8 	[%rd4+25], %rs1;
	st.local.u8 	[%rd4+24], %rs1;
	st.local.u8 	[%rd4+23], %rs1;
	st.local.u8 	[%rd4+22], %rs1;
	st.local.u8 	[%rd4+21], %rs1;
	st.local.u8 	[%rd4+20], %rs1;
	st.local.u8 	[%rd4+19], %rs1;
	st.local.u8 	[%rd4+18], %rs1;
	st.local.u8 	[%rd4+17], %rs1;
	st.local.u8 	[%rd4+16], %rs1;
	st.local.u8 	[%rd4+15], %rs1;
	st.local.u8 	[%rd4+14], %rs1;
	st.local.u8 	[%rd4+13], %rs1;
	st.local.u8 	[%rd4+12], %rs1;
	st.local.u8 	[%rd4+11], %rs1;
	st.local.u8 	[%rd4+10], %rs1;
	st.local.u8 	[%rd4+9], %rs1;
	st.local.u8 	[%rd4+8], %rs1;
	st.local.u8 	[%rd4+7], %rs1;
	st.local.u8 	[%rd4+6], %rs1;
	st.local.u8 	[%rd4+5], %rs1;
	st.local.u8 	[%rd4+4], %rs1;
	st.local.u8 	[%rd4+3], %rs1;
	st.local.u8 	[%rd4+2], %rs1;
	st.local.u8 	[%rd4+1], %rs1;
	st.local.u8 	[%rd4], %rs1;
	mul.lo.s32 	%r68, %r65, %r65;
	mul.lo.s32 	%r69, %r68, %r4;
	cvt.s64.s32	%rd6, %r69;
	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f825, %f202;
	mov.f32 	%f824, %f202;
	setp.lt.s32	%p2, %r65, 1;
	mov.f32 	%f838, %f202;
	@%p2 bra 	BB12_6;

	mul.wide.s32 	%rd75, %r69, 4;
	add.s64 	%rd7, %rd1, %rd75;
	mov.f32 	%f840, 0f00000000;
	mov.f32 	%f825, %f840;
	mov.f32 	%f824, %f840;
	mov.u32 	%r70, 0;
	mov.u32 	%r172, %r70;

BB12_3:
	mov.f32 	%f830, %f840;
	mov.f32 	%f839, %f830;
	mul.lo.s32 	%r75, %r65, %r172;
	mul.wide.s32 	%rd76, %r75, 4;
	add.s64 	%rd140, %rd7, %rd76;
	cvt.rn.f32.s32	%f4, %r172;
	mov.u32 	%r171, %r70;

BB12_4:
	mov.u32 	%r6, %r171;
	cvt.rn.f32.s32	%f206, %r6;
	ld.global.f32 	%f207, [%rd140];
	fma.rn.f32 	%f839, %f206, %f207, %f839;
	fma.rn.f32 	%f825, %f4, %f207, %f825;
	add.f32 	%f824, %f824, %f207;
	add.s64 	%rd140, %rd140, 4;
	add.s32 	%r7, %r6, 1;
	setp.lt.s32	%p3, %r7, %r65;
	mov.u32 	%r171, %r7;
	@%p3 bra 	BB12_4;

	add.s32 	%r172, %r172, 1;
	setp.lt.s32	%p4, %r172, %r65;
	mov.f32 	%f840, %f839;
	mov.f32 	%f829, %f839;
	mov.f32 	%f838, %f829;
	@%p4 bra 	BB12_3;

BB12_6:
	mov.f32 	%f13, %f838;
	div.rn.f32 	%f861, %f13, %f824;
	div.rn.f32 	%f860, %f825, %f824;
	mov.f32 	%f210, 0f3F000000;
	div.rn.f32 	%f211, %f210, %f199;
	div.rn.f32 	%f16, %f211, %f199;
	mov.f32 	%f858, 0f51BA43B7;
	mov.f32 	%f835, %f202;
	@%p2 bra 	BB12_15;

	mul.wide.s32 	%rd77, %r69, 4;
	add.s64 	%rd11, %rd1, %rd77;
	mov.f32 	%f837, 0f00000000;
	mov.u32 	%r76, 0;
	mov.f32 	%f858, 0f51BA43B7;
	mov.u32 	%r182, %r76;

BB12_8:
	mov.f32 	%f834, %f837;
	mov.f32 	%f836, %f834;
	mov.u32 	%r181, %r76;

BB12_9:
	mov.u32 	%r177, %r181;
	mov.u32 	%r10, %r177;
	mov.f32 	%f827, 0f00000000;
	mov.f32 	%f826, %f827;
	mov.u32 	%r180, %r76;

BB12_10:
	neg.s32 	%r173, %r10;
	mul.lo.s32 	%r83, %r65, %r180;
	mul.wide.s32 	%rd78, %r83, 4;
	add.s64 	%rd141, %rd11, %rd78;
	sub.s32 	%r84, %r180, %r182;
	sub.s32 	%r85, %r182, %r180;
	mul.lo.s32 	%r86, %r85, %r84;
	cvt.rn.f32.s32	%f216, %r86;
	mul.f32 	%f23, %f16, %f216;
	mul.f32 	%f217, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f218, %f217;
	mov.f32 	%f219, 0fBF317200;
	fma.rn.f32 	%f220, %f218, %f219, %f23;
	mov.f32 	%f221, 0fB5BFBE8E;
	fma.rn.f32 	%f222, %f218, %f221, %f220;
	mul.f32 	%f24, %f222, 0f3FB8AA3B;
	add.f32 	%f223, %f218, 0f00000000;
	ex2.approx.f32 	%f25, %f223;
	mov.u32 	%r178, %r76;
	mov.u32 	%r179, %r10;

BB12_11:
	mov.u32 	%r14, %r179;
	mov.u32 	%r15, %r178;
	// inline asm
	ex2.approx.ftz.f32 %f224,%f24;
	// inline asm
	mul.f32 	%f228, %f224, %f25;
	setp.lt.f32	%p6, %f23, 0fC2D20000;
	selp.f32	%f229, 0f00000000, %f228, %p6;
	setp.gt.f32	%p7, %f23, 0f42D20000;
	selp.f32	%f230, 0f7F800000, %f229, %p7;
	mul.lo.s32 	%r87, %r173, %r14;
	cvt.rn.f32.s32	%f231, %r87;
	mul.f32 	%f232, %f16, %f231;
	mul.f32 	%f233, %f232, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f234, %f233;
	fma.rn.f32 	%f236, %f234, %f219, %f232;
	fma.rn.f32 	%f238, %f234, %f221, %f236;
	mul.f32 	%f227, %f238, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f226,%f227;
	// inline asm
	add.f32 	%f239, %f234, 0f00000000;
	ex2.approx.f32 	%f240, %f239;
	mul.f32 	%f241, %f226, %f240;
	setp.lt.f32	%p8, %f232, 0fC2D20000;
	selp.f32	%f242, 0f00000000, %f241, %p8;
	setp.gt.f32	%p9, %f232, 0f42D20000;
	selp.f32	%f243, 0f7F800000, %f242, %p9;
	mul.f32 	%f244, %f230, %f243;
	ld.global.f32 	%f245, [%rd141];
	fma.rn.f32 	%f827, %f245, %f244, %f827;
	add.f32 	%f826, %f826, %f244;
	add.s32 	%r16, %r14, -1;
	add.s32 	%r173, %r173, 1;
	add.s64 	%rd141, %rd141, 4;
	add.s32 	%r18, %r15, 1;
	setp.lt.s32	%p10, %r18, %r65;
	mov.u32 	%r178, %r18;
	mov.u32 	%r179, %r16;
	@%p10 bra 	BB12_11;

	add.s32 	%r180, %r180, 1;
	setp.lt.s32	%p11, %r180, %r65;
	@%p11 bra 	BB12_10;

	div.rn.f32 	%f246, %f827, %f826;
	setp.gt.f32	%p12, %f836, %f246;
	selp.f32	%f836, %f836, %f246, %p12;
	setp.lt.f32	%p13, %f858, %f246;
	selp.f32	%f858, %f858, %f246, %p13;
	add.s32 	%r181, %r10, 1;
	setp.lt.s32	%p14, %r181, %r65;
	@%p14 bra 	BB12_9;

	add.s32 	%r182, %r182, 1;
	setp.lt.s32	%p15, %r182, %r65;
	mov.f32 	%f837, %f836;
	mov.f32 	%f835, %f836;
	@%p15 bra 	BB12_8;

BB12_15:
	sub.f32 	%f247, %f835, %f858;
	add.f32 	%f248, %f247, %f247;
	mul.f32 	%f249, %f248, 0f40490FDB;
	mul.f32 	%f250, %f249, %f199;
	mul.f32 	%f251, %f250, %f199;
	max.f32 	%f859, %f202, %f251;
	setp.lt.s32	%p16, %r66, 1;
	@%p16 bra 	BB12_42;

	mul.f32 	%f253, %f199, %f199;
	mul.f32 	%f35, %f253, %f199;
	mov.u32 	%r183, 0;

BB12_17:
	mov.f32 	%f855, 0f00000000;
	mov.f32 	%f854, %f855;
	mov.f32 	%f853, %f855;
	mov.f32 	%f852, %f855;
	mov.f32 	%f851, %f855;
	mov.f32 	%f850, %f855;
	mov.f32 	%f849, %f855;
	mov.f32 	%f848, %f855;
	@%p2 bra 	BB12_38;

	div.rn.f32 	%f270, %f859, 0fC0206C99;
	div.rn.f32 	%f40, %f270, %f199;
	div.rn.f32 	%f41, %f270, %f35;
	mov.u32 	%r184, 0;
	mov.f32 	%f855, 0f00000000;
	mov.f32 	%f854, %f855;
	mov.f32 	%f853, %f855;
	mov.f32 	%f852, %f855;
	mov.f32 	%f851, %f855;
	mov.f32 	%f850, %f855;
	mov.f32 	%f849, %f855;
	mov.f32 	%f848, %f855;

BB12_19:
	mov.u32 	%r185, 0;
	cvt.rn.f32.s32	%f50, %r184;
	sub.f32 	%f271, %f50, %f861;
	add.f32 	%f272, %f271, 0f3F000000;
	sqrt.rn.f32 	%f51, %f16;
	mul.f32 	%f52, %f272, %f51;
	abs.f32 	%f53, %f52;
	add.f32 	%f273, %f271, 0fBF000000;
	mul.f32 	%f55, %f273, %f51;
	abs.f32 	%f56, %f55;
	add.f32 	%f274, %f50, 0f3F000000;
	sub.f32 	%f275, %f274, %f861;
	div.rn.f32 	%f276, %f275, %f199;
	mul.f32 	%f277, %f276, 0fBF000000;
	mul.f32 	%f58, %f276, %f277;
	mul.f32 	%f278, %f58, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f279, %f278;
	mov.f32 	%f280, 0fBF317200;
	fma.rn.f32 	%f281, %f279, %f280, %f58;
	mov.f32 	%f282, 0fB5BFBE8E;
	fma.rn.f32 	%f283, %f279, %f282, %f281;
	mul.f32 	%f59, %f283, 0f3FB8AA3B;
	add.f32 	%f284, %f279, 0f00000000;
	ex2.approx.f32 	%f60, %f284;
	add.f32 	%f285, %f50, 0fBF000000;
	sub.f32 	%f286, %f285, %f861;
	div.rn.f32 	%f287, %f286, %f199;
	mul.f32 	%f288, %f287, 0fBF000000;
	mul.f32 	%f61, %f287, %f288;
	mul.f32 	%f289, %f61, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f290, %f289;
	fma.rn.f32 	%f291, %f290, %f280, %f61;
	fma.rn.f32 	%f292, %f290, %f282, %f291;
	mul.f32 	%f62, %f292, 0f3FB8AA3B;
	add.f32 	%f293, %f290, 0f00000000;
	ex2.approx.f32 	%f63, %f293;

BB12_20:
	setp.ltu.f32	%p18, %f53, 0f3F800000;
	@%p18 bra 	BB12_22;
	bra.uni 	BB12_21;

BB12_22:
	mul.f32 	%f823, %f52, %f52;
	mov.f32 	%f312, 0f3BA0C9F8;
	mov.f32 	%f313, 0fBA1268FB;
	fma.rn.f32 	%f314, %f313, %f823, %f312;
	mov.f32 	%f315, 0fBCDABFD4;
	fma.rn.f32 	%f316, %f314, %f823, %f315;
	mov.f32 	%f317, 0f3DE70331;
	fma.rn.f32 	%f318, %f316, %f823, %f317;
	mov.f32 	%f319, 0fBEC09330;
	fma.rn.f32 	%f320, %f318, %f823, %f319;
	mov.f32 	%f321, 0f3F906EBA;
	fma.rn.f32 	%f322, %f320, %f823, %f321;
	mul.f32 	%f841, %f52, %f322;
	bra.uni 	BB12_23;

BB12_21:
	setp.ltu.f32	%p19, %f53, 0f407AD445;
	mov.f32 	%f296, 0f3A03BB71;
	mov.f32 	%f297, 0fB7B730FB;
	fma.rn.f32 	%f298, %f297, %f53, %f296;
	mov.f32 	%f299, 0fBBACA3B3;
	fma.rn.f32 	%f300, %f298, %f53, %f299;
	mov.f32 	%f301, 0f3D0A7445;
	fma.rn.f32 	%f302, %f300, %f53, %f301;
	mov.f32 	%f303, 0fBE1B3B75;
	fma.rn.f32 	%f304, %f302, %f53, %f303;
	mov.f32 	%f305, 0fBF6B385A;
	fma.rn.f32 	%f306, %f304, %f53, %f305;
	mov.f32 	%f307, 0fBFD0316E;
	fma.rn.f32 	%f308, %f306, %f53, %f307;
	mov.f32 	%f309, 0fBA031CCE;
	fma.rn.f32 	%f295, %f308, %f53, %f309;
	// inline asm
	ex2.approx.ftz.f32 %f294,%f295;
	// inline asm
	mov.f32 	%f310, 0f3F800000;
	sub.f32 	%f311, %f310, %f294;
	mov.b32 	 %r91, %f311;
	selp.b32	%r92, %r91, 1065353216, %p19;
	mov.b32 	 %r93, %f52;
	and.b32  	%r94, %r93, -2147483648;
	or.b32  	%r95, %r92, %r94;
	mov.b32 	 %f841, %r95;

BB12_23:
	setp.ltu.f32	%p20, %f56, 0f3F800000;
	@%p20 bra 	BB12_25;
	bra.uni 	BB12_24;

BB12_25:
	mul.f32 	%f819, %f55, %f55;
	mov.f32 	%f341, 0f3BA0C9F8;
	mov.f32 	%f342, 0fBA1268FB;
	fma.rn.f32 	%f343, %f342, %f819, %f341;
	mov.f32 	%f344, 0fBCDABFD4;
	fma.rn.f32 	%f345, %f343, %f819, %f344;
	mov.f32 	%f346, 0f3DE70331;
	fma.rn.f32 	%f347, %f345, %f819, %f346;
	mov.f32 	%f348, 0fBEC09330;
	fma.rn.f32 	%f349, %f347, %f819, %f348;
	mov.f32 	%f350, 0f3F906EBA;
	fma.rn.f32 	%f351, %f349, %f819, %f350;
	mul.f32 	%f842, %f55, %f351;
	bra.uni 	BB12_26;

BB12_24:
	setp.ltu.f32	%p21, %f56, 0f407AD445;
	mov.f32 	%f325, 0f3A03BB71;
	mov.f32 	%f326, 0fB7B730FB;
	fma.rn.f32 	%f327, %f326, %f56, %f325;
	mov.f32 	%f328, 0fBBACA3B3;
	fma.rn.f32 	%f329, %f327, %f56, %f328;
	mov.f32 	%f330, 0f3D0A7445;
	fma.rn.f32 	%f331, %f329, %f56, %f330;
	mov.f32 	%f332, 0fBE1B3B75;
	fma.rn.f32 	%f333, %f331, %f56, %f332;
	mov.f32 	%f334, 0fBF6B385A;
	fma.rn.f32 	%f335, %f333, %f56, %f334;
	mov.f32 	%f336, 0fBFD0316E;
	fma.rn.f32 	%f337, %f335, %f56, %f336;
	mov.f32 	%f338, 0fBA031CCE;
	fma.rn.f32 	%f324, %f337, %f56, %f338;
	// inline asm
	ex2.approx.ftz.f32 %f323,%f324;
	// inline asm
	mov.f32 	%f339, 0f3F800000;
	sub.f32 	%f340, %f339, %f323;
	mov.b32 	 %r96, %f340;
	selp.b32	%r97, %r96, 1065353216, %p21;
	mov.b32 	 %r98, %f55;
	and.b32  	%r99, %r98, -2147483648;
	or.b32  	%r100, %r97, %r99;
	mov.b32 	 %f842, %r100;

BB12_26:
	sqrt.rn.f32 	%f815, %f16;
	sub.f32 	%f78, %f841, %f842;
	cvt.rn.f32.s32	%f79, %r185;
	sub.f32 	%f80, %f79, %f860;
	add.f32 	%f352, %f80, 0f3F000000;
	mul.f32 	%f81, %f352, %f815;
	abs.f32 	%f82, %f81;
	setp.ltu.f32	%p22, %f82, 0f3F800000;
	@%p22 bra 	BB12_28;
	bra.uni 	BB12_27;

BB12_28:
	mul.f32 	%f371, %f81, %f81;
	mov.f32 	%f372, 0f3BA0C9F8;
	mov.f32 	%f373, 0fBA1268FB;
	fma.rn.f32 	%f374, %f373, %f371, %f372;
	mov.f32 	%f375, 0fBCDABFD4;
	fma.rn.f32 	%f376, %f374, %f371, %f375;
	mov.f32 	%f377, 0f3DE70331;
	fma.rn.f32 	%f378, %f376, %f371, %f377;
	mov.f32 	%f379, 0fBEC09330;
	fma.rn.f32 	%f380, %f378, %f371, %f379;
	mov.f32 	%f381, 0f3F906EBA;
	fma.rn.f32 	%f382, %f380, %f371, %f381;
	mul.f32 	%f843, %f81, %f382;
	bra.uni 	BB12_29;

BB12_27:
	mov.f32 	%f355, 0f3A03BB71;
	mov.f32 	%f356, 0fB7B730FB;
	fma.rn.f32 	%f357, %f356, %f82, %f355;
	mov.f32 	%f358, 0fBBACA3B3;
	fma.rn.f32 	%f359, %f357, %f82, %f358;
	mov.f32 	%f360, 0f3D0A7445;
	fma.rn.f32 	%f361, %f359, %f82, %f360;
	mov.f32 	%f362, 0fBE1B3B75;
	fma.rn.f32 	%f363, %f361, %f82, %f362;
	mov.f32 	%f364, 0fBF6B385A;
	fma.rn.f32 	%f365, %f363, %f82, %f364;
	mov.f32 	%f366, 0fBFD0316E;
	fma.rn.f32 	%f367, %f365, %f82, %f366;
	mov.f32 	%f368, 0fBA031CCE;
	fma.rn.f32 	%f354, %f367, %f82, %f368;
	// inline asm
	ex2.approx.ftz.f32 %f353,%f354;
	// inline asm
	mov.f32 	%f369, 0f3F800000;
	sub.f32 	%f370, %f369, %f353;
	mov.b32 	 %r101, %f370;
	setp.ltu.f32	%p23, %f82, 0f407AD445;
	selp.b32	%r102, %r101, 1065353216, %p23;
	mov.b32 	 %r103, %f81;
	and.b32  	%r104, %r103, -2147483648;
	or.b32  	%r105, %r102, %r104;
	mov.b32 	 %f843, %r105;

BB12_29:
	cvt.rn.f32.s32	%f821, %r185;
	sub.f32 	%f820, %f821, %f860;
	sqrt.rn.f32 	%f816, %f16;
	add.f32 	%f383, %f820, 0fBF000000;
	mul.f32 	%f86, %f383, %f816;
	abs.f32 	%f87, %f86;
	setp.ltu.f32	%p24, %f87, 0f3F800000;
	@%p24 bra 	BB12_31;
	bra.uni 	BB12_30;

BB12_31:
	mul.f32 	%f402, %f86, %f86;
	mov.f32 	%f403, 0f3BA0C9F8;
	mov.f32 	%f404, 0fBA1268FB;
	fma.rn.f32 	%f405, %f404, %f402, %f403;
	mov.f32 	%f406, 0fBCDABFD4;
	fma.rn.f32 	%f407, %f405, %f402, %f406;
	mov.f32 	%f408, 0f3DE70331;
	fma.rn.f32 	%f409, %f407, %f402, %f408;
	mov.f32 	%f410, 0fBEC09330;
	fma.rn.f32 	%f411, %f409, %f402, %f410;
	mov.f32 	%f412, 0f3F906EBA;
	fma.rn.f32 	%f413, %f411, %f402, %f412;
	mul.f32 	%f844, %f86, %f413;
	bra.uni 	BB12_32;

BB12_30:
	mov.f32 	%f386, 0f3A03BB71;
	mov.f32 	%f387, 0fB7B730FB;
	fma.rn.f32 	%f388, %f387, %f87, %f386;
	mov.f32 	%f389, 0fBBACA3B3;
	fma.rn.f32 	%f390, %f388, %f87, %f389;
	mov.f32 	%f391, 0f3D0A7445;
	fma.rn.f32 	%f392, %f390, %f87, %f391;
	mov.f32 	%f393, 0fBE1B3B75;
	fma.rn.f32 	%f394, %f392, %f87, %f393;
	mov.f32 	%f395, 0fBF6B385A;
	fma.rn.f32 	%f396, %f394, %f87, %f395;
	mov.f32 	%f397, 0fBFD0316E;
	fma.rn.f32 	%f398, %f396, %f87, %f397;
	mov.f32 	%f399, 0fBA031CCE;
	fma.rn.f32 	%f385, %f398, %f87, %f399;
	// inline asm
	ex2.approx.ftz.f32 %f384,%f385;
	// inline asm
	mov.f32 	%f400, 0f3F800000;
	sub.f32 	%f401, %f400, %f384;
	mov.b32 	 %r106, %f401;
	setp.ltu.f32	%p25, %f87, 0f407AD445;
	selp.b32	%r107, %r106, 1065353216, %p25;
	mov.b32 	 %r108, %f86;
	and.b32  	%r109, %r108, -2147483648;
	or.b32  	%r110, %r107, %r109;
	mov.b32 	 %f844, %r110;

BB12_32:
	cvt.rn.f32.s32	%f822, %r185;
	mov.f32 	%f818, 0fB5BFBE8E;
	mov.f32 	%f817, 0fBF317200;
	mul.f32 	%f423, %f78, 0f3F000000;
	sub.f32 	%f424, %f843, %f844;
	mul.f32 	%f425, %f424, 0f3F000000;
	mul.f32 	%f426, %f423, %f859;
	fma.rn.f32 	%f91, %f425, %f426, %f858;
	mad.lo.s32 	%r111, %r185, %r65, %r184;
	cvt.s64.s32	%rd79, %r111;
	add.s64 	%rd80, %rd79, %rd6;
	shl.b64 	%rd82, %rd80, 2;
	add.s64 	%rd83, %rd1, %rd82;
	ld.global.f32 	%f92, [%rd83];
	// inline asm
	ex2.approx.ftz.f32 %f414,%f59;
	// inline asm
	mul.f32 	%f427, %f414, %f60;
	setp.lt.f32	%p26, %f58, 0fC2D20000;
	selp.f32	%f428, 0f00000000, %f427, %p26;
	setp.gt.f32	%p27, %f58, 0f42D20000;
	selp.f32	%f429, 0f7F800000, %f428, %p27;
	// inline asm
	ex2.approx.ftz.f32 %f416,%f62;
	// inline asm
	mul.f32 	%f430, %f416, %f63;
	setp.lt.f32	%p28, %f61, 0fC2D20000;
	selp.f32	%f431, 0f00000000, %f430, %p28;
	setp.gt.f32	%p29, %f61, 0f42D20000;
	selp.f32	%f432, 0f7F800000, %f431, %p29;
	sub.f32 	%f433, %f429, %f432;
	mul.f32 	%f434, %f40, %f433;
	mul.f32 	%f93, %f425, %f434;
	mul.f32 	%f437, %f275, %f429;
	mul.f32 	%f440, %f286, %f432;
	sub.f32 	%f441, %f437, %f440;
	mul.f32 	%f442, %f41, %f441;
	mul.f32 	%f94, %f425, %f442;
	add.f32 	%f443, %f822, 0f3F000000;
	sub.f32 	%f444, %f443, %f860;
	div.rn.f32 	%f445, %f444, %f199;
	mul.f32 	%f446, %f445, 0fBF000000;
	mul.f32 	%f447, %f445, %f446;
	mul.f32 	%f448, %f447, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f449, %f448;
	fma.rn.f32 	%f451, %f449, %f817, %f447;
	fma.rn.f32 	%f453, %f449, %f818, %f451;
	mul.f32 	%f419, %f453, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f418,%f419;
	// inline asm
	add.f32 	%f454, %f449, 0f00000000;
	ex2.approx.f32 	%f455, %f454;
	mul.f32 	%f456, %f418, %f455;
	setp.lt.f32	%p30, %f447, 0fC2D20000;
	selp.f32	%f457, 0f00000000, %f456, %p30;
	setp.gt.f32	%p31, %f447, 0f42D20000;
	selp.f32	%f458, 0f7F800000, %f457, %p31;
	add.f32 	%f459, %f822, 0fBF000000;
	sub.f32 	%f460, %f459, %f860;
	div.rn.f32 	%f461, %f460, %f199;
	mul.f32 	%f462, %f461, 0fBF000000;
	mul.f32 	%f463, %f461, %f462;
	mul.f32 	%f464, %f463, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f465, %f464;
	fma.rn.f32 	%f466, %f465, %f817, %f463;
	fma.rn.f32 	%f467, %f465, %f818, %f466;
	mul.f32 	%f421, %f467, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f420,%f421;
	// inline asm
	add.f32 	%f468, %f465, 0f00000000;
	ex2.approx.f32 	%f469, %f468;
	mul.f32 	%f470, %f420, %f469;
	setp.lt.f32	%p32, %f463, 0fC2D20000;
	selp.f32	%f471, 0f00000000, %f470, %p32;
	setp.gt.f32	%p33, %f463, 0f42D20000;
	selp.f32	%f472, 0f7F800000, %f471, %p33;
	sub.f32 	%f473, %f458, %f472;
	mul.f32 	%f474, %f40, %f473;
	mul.f32 	%f95, %f423, %f474;
	mul.f32 	%f475, %f444, %f458;
	mul.f32 	%f476, %f460, %f472;
	sub.f32 	%f477, %f475, %f476;
	mul.f32 	%f478, %f41, %f477;
	mul.f32 	%f96, %f423, %f478;
	mul.f32 	%f97, %f423, %f425;
	mov.f32 	%f422, 0f00000000;
	setp.leu.f32	%p34, %f91, 0f3C23D70A;
	mov.f32 	%f847, %f422;
	@%p34 bra 	BB12_34;

	div.rn.f32 	%f479, %f92, %f91;
	add.f32 	%f98, %f479, 0fBF800000;
	mov.f32 	%f847, %f98;

BB12_34:
	mov.f32 	%f99, %f847;
	mov.f32 	%f846, %f422;
	@%p34 bra 	BB12_36;

	mul.f32 	%f481, %f91, %f91;
	div.rn.f32 	%f846, %f92, %f481;

BB12_36:
	setp.lt.f32	%p36, %f99, 0f49742400;
	selp.f32	%f482, %f99, 0f49742400, %p36;
	setp.lt.f32	%p37, %f846, 0f49742400;
	selp.f32	%f483, %f846, 0f49742400, %p37;
	fma.rn.f32 	%f852, %f482, %f93, %f852;
	mul.f32 	%f484, %f482, %f94;
	mul.f32 	%f485, %f93, %f93;
	mul.f32 	%f486, %f483, %f485;
	sub.f32 	%f487, %f484, %f486;
	add.f32 	%f848, %f848, %f487;
	fma.rn.f32 	%f853, %f482, %f95, %f853;
	mul.f32 	%f488, %f482, %f96;
	mul.f32 	%f489, %f95, %f95;
	mul.f32 	%f490, %f483, %f489;
	sub.f32 	%f491, %f488, %f490;
	add.f32 	%f849, %f849, %f491;
	fma.rn.f32 	%f854, %f482, %f97, %f854;
	mul.f32 	%f492, %f482, 0f00000000;
	mul.f32 	%f493, %f97, %f97;
	mul.f32 	%f494, %f483, %f493;
	sub.f32 	%f495, %f492, %f494;
	add.f32 	%f850, %f850, %f495;
	add.f32 	%f855, %f855, %f482;
	sub.f32 	%f496, %f492, %f483;
	add.f32 	%f851, %f851, %f496;
	add.s32 	%r185, %r185, 1;
	setp.lt.s32	%p38, %r185, %r65;
	@%p38 bra 	BB12_20;

	st.local.f32 	[%rd5], %f93;
	st.local.f32 	[%rd5+4], %f95;
	st.local.f32 	[%rd5+8], %f97;
	mov.u32 	%r112, 1065353216;
	st.local.u32 	[%rd5+12], %r112;
	add.s32 	%r184, %r184, 1;
	setp.lt.s32	%p39, %r184, %r65;
	@%p39 bra 	BB12_19;

BB12_38:
	div.rn.f32 	%f497, %f852, %f848;
	setp.gt.f32	%p40, %f497, 0fBF800000;
	setp.lt.f32	%p41, %f497, 0f3F800000;
	setp.leu.f32	%p42, %f497, 0fBF800000;
	or.pred  	%p43, %p41, %p42;
	selp.f32	%f498, %f497, 0fBF800000, %p40;
	selp.f32	%f118, %f498, 0f3F800000, %p43;
	div.rn.f32 	%f119, %f853, %f849;
	div.rn.f32 	%f120, %f854, %f850;
	setp.lt.s32	%p44, %r183, 2;
	@%p44 bra 	BB12_40;
	bra.uni 	BB12_39;

BB12_40:
	setp.geu.f32	%p53, %f120, 0f42C80000;
	setp.gt.f32	%p54, %f120, 0fC2C80000;
	and.pred  	%p55, %p54, %p53;
	setp.leu.f32	%p56, %f120, 0fC2C80000;
	or.pred  	%p57, %p55, %p56;
	selp.f32	%f502, 0f42480000, 0fC2480000, %p55;
	mul.f32 	%f503, %f120, 0f3F000000;
	selp.f32	%f857, %f502, %f503, %p57;
	div.rn.f32 	%f504, %f855, %f851;
	setp.gt.f32	%p58, %f504, 0fC0000000;
	setp.lt.f32	%p59, %f504, 0f40000000;
	setp.leu.f32	%p60, %f504, 0fC0000000;
	or.pred  	%p61, %p59, %p60;
	selp.f32	%f505, %f504, 0fC0000000, %p58;
	selp.f32	%f856, %f505, 0f40000000, %p61;
	bra.uni 	BB12_41;

BB12_39:
	setp.gt.f32	%p45, %f120, 0fC2C80000;
	setp.lt.f32	%p46, %f120, 0f42C80000;
	setp.leu.f32	%p47, %f120, 0fC2C80000;
	or.pred  	%p48, %p46, %p47;
	selp.f32	%f499, %f120, 0fC2C80000, %p45;
	selp.f32	%f857, %f499, 0f42C80000, %p48;
	div.rn.f32 	%f500, %f855, %f851;
	setp.gt.f32	%p49, %f500, 0fC0000000;
	setp.lt.f32	%p50, %f500, 0f40000000;
	setp.leu.f32	%p51, %f500, 0fC0000000;
	or.pred  	%p52, %p50, %p51;
	selp.f32	%f501, %f500, 0fC0000000, %p49;
	selp.f32	%f856, %f501, 0f40000000, %p52;

BB12_41:
	setp.gt.f32	%p62, %f119, 0fBF800000;
	setp.lt.f32	%p63, %f119, 0f3F800000;
	setp.leu.f32	%p64, %f119, 0fBF800000;
	or.pred  	%p65, %p63, %p64;
	selp.f32	%f506, %f119, 0fBF800000, %p62;
	selp.f32	%f507, %f506, 0f3F800000, %p65;
	sub.f32 	%f861, %f861, %f118;
	sub.f32 	%f860, %f860, %f507;
	sub.f32 	%f508, %f859, %f857;
	setp.gt.f32	%p66, %f508, 0f3F800000;
	selp.f32	%f859, %f508, 0f3F800000, %p66;
	sub.f32 	%f509, %f858, %f856;
	setp.gt.f32	%p67, %f509, 0f3C23D70A;
	selp.f32	%f858, %f509, 0f3C23D70A, %p67;
	add.s32 	%r183, %r183, 1;
	setp.lt.s32	%p68, %r183, %r66;
	@%p68 bra 	BB12_17;

BB12_42:
	mov.f32 	%f869, 0f00000000;
	@%p2 bra 	BB12_74;

	div.rn.f32 	%f512, %f859, 0fC0206C99;
	div.rn.f32 	%f135, %f512, %f199;
	add.s64 	%rd15, %rd5, 4;
	mov.u32 	%r113, 0;
	mov.f32 	%f869, 0f00000000;
	mov.u32 	%r188, %r113;

BB12_44:
	cvt.rn.f32.s32	%f513, %r188;
	sub.f32 	%f514, %f513, %f861;
	add.f32 	%f515, %f514, 0f3F000000;
	sqrt.rn.f32 	%f137, %f16;
	mul.f32 	%f138, %f515, %f137;
	abs.f32 	%f139, %f138;
	mul.f32 	%f140, %f138, %f138;
	add.f32 	%f516, %f514, 0fBF000000;
	mul.f32 	%f141, %f516, %f137;
	abs.f32 	%f142, %f141;
	mul.f32 	%f143, %f141, %f141;
	add.f32 	%f517, %f513, 0f3F000000;
	sub.f32 	%f518, %f517, %f861;
	div.rn.f32 	%f519, %f518, %f199;
	mul.f32 	%f520, %f519, 0fBF000000;
	mul.f32 	%f144, %f519, %f520;
	mul.f32 	%f521, %f144, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f522, %f521;
	mov.f32 	%f523, 0fBF317200;
	fma.rn.f32 	%f524, %f522, %f523, %f144;
	mov.f32 	%f525, 0fB5BFBE8E;
	fma.rn.f32 	%f526, %f522, %f525, %f524;
	mul.f32 	%f145, %f526, 0f3FB8AA3B;
	add.f32 	%f527, %f522, 0f00000000;
	ex2.approx.f32 	%f146, %f527;
	add.f32 	%f528, %f513, 0fBF000000;
	sub.f32 	%f529, %f528, %f861;
	div.rn.f32 	%f530, %f529, %f199;
	mul.f32 	%f531, %f530, 0fBF000000;
	mul.f32 	%f147, %f530, %f531;
	mul.f32 	%f532, %f147, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f533, %f532;
	fma.rn.f32 	%f534, %f533, %f523, %f147;
	fma.rn.f32 	%f535, %f533, %f525, %f534;
	mul.f32 	%f148, %f535, 0f3FB8AA3B;
	add.f32 	%f536, %f533, 0f00000000;
	ex2.approx.f32 	%f149, %f536;
	mov.b32 	 %r115, %f141;
	and.b32  	%r29, %r115, -2147483648;
	mov.b32 	 %r116, %f138;
	and.b32  	%r30, %r116, -2147483648;
	mov.u32 	%r187, %r113;

BB12_45:
	mov.u32 	%r31, %r187;
	setp.ltu.f32	%p70, %f139, 0f3F800000;
	@%p70 bra 	BB12_47;
	bra.uni 	BB12_46;

BB12_47:
	mov.f32 	%f555, 0f3BA0C9F8;
	mov.f32 	%f556, 0fBA1268FB;
	fma.rn.f32 	%f557, %f556, %f140, %f555;
	mov.f32 	%f558, 0fBCDABFD4;
	fma.rn.f32 	%f559, %f557, %f140, %f558;
	mov.f32 	%f560, 0f3DE70331;
	fma.rn.f32 	%f561, %f559, %f140, %f560;
	mov.f32 	%f562, 0fBEC09330;
	fma.rn.f32 	%f563, %f561, %f140, %f562;
	mov.f32 	%f564, 0f3F906EBA;
	fma.rn.f32 	%f565, %f563, %f140, %f564;
	mul.f32 	%f862, %f138, %f565;
	bra.uni 	BB12_48;

BB12_46:
	setp.ltu.f32	%p71, %f139, 0f407AD445;
	mov.f32 	%f539, 0f3A03BB71;
	mov.f32 	%f540, 0fB7B730FB;
	fma.rn.f32 	%f541, %f540, %f139, %f539;
	mov.f32 	%f542, 0fBBACA3B3;
	fma.rn.f32 	%f543, %f541, %f139, %f542;
	mov.f32 	%f544, 0f3D0A7445;
	fma.rn.f32 	%f545, %f543, %f139, %f544;
	mov.f32 	%f546, 0fBE1B3B75;
	fma.rn.f32 	%f547, %f545, %f139, %f546;
	mov.f32 	%f548, 0fBF6B385A;
	fma.rn.f32 	%f549, %f547, %f139, %f548;
	mov.f32 	%f550, 0fBFD0316E;
	fma.rn.f32 	%f551, %f549, %f139, %f550;
	mov.f32 	%f552, 0fBA031CCE;
	fma.rn.f32 	%f538, %f551, %f139, %f552;
	// inline asm
	ex2.approx.ftz.f32 %f537,%f538;
	// inline asm
	mov.f32 	%f553, 0f3F800000;
	sub.f32 	%f554, %f553, %f537;
	mov.b32 	 %r117, %f554;
	selp.b32	%r118, %r117, 1065353216, %p71;
	or.b32  	%r119, %r118, %r30;
	mov.b32 	 %f862, %r119;

BB12_48:
	setp.ltu.f32	%p72, %f142, 0f3F800000;
	@%p72 bra 	BB12_50;
	bra.uni 	BB12_49;

BB12_50:
	mov.f32 	%f584, 0f3BA0C9F8;
	mov.f32 	%f585, 0fBA1268FB;
	fma.rn.f32 	%f586, %f585, %f143, %f584;
	mov.f32 	%f587, 0fBCDABFD4;
	fma.rn.f32 	%f588, %f586, %f143, %f587;
	mov.f32 	%f589, 0f3DE70331;
	fma.rn.f32 	%f590, %f588, %f143, %f589;
	mov.f32 	%f591, 0fBEC09330;
	fma.rn.f32 	%f592, %f590, %f143, %f591;
	mov.f32 	%f593, 0f3F906EBA;
	fma.rn.f32 	%f594, %f592, %f143, %f593;
	mul.f32 	%f863, %f141, %f594;
	bra.uni 	BB12_51;

BB12_49:
	setp.ltu.f32	%p73, %f142, 0f407AD445;
	mov.f32 	%f568, 0f3A03BB71;
	mov.f32 	%f569, 0fB7B730FB;
	fma.rn.f32 	%f570, %f569, %f142, %f568;
	mov.f32 	%f571, 0fBBACA3B3;
	fma.rn.f32 	%f572, %f570, %f142, %f571;
	mov.f32 	%f573, 0f3D0A7445;
	fma.rn.f32 	%f574, %f572, %f142, %f573;
	mov.f32 	%f575, 0fBE1B3B75;
	fma.rn.f32 	%f576, %f574, %f142, %f575;
	mov.f32 	%f577, 0fBF6B385A;
	fma.rn.f32 	%f578, %f576, %f142, %f577;
	mov.f32 	%f579, 0fBFD0316E;
	fma.rn.f32 	%f580, %f578, %f142, %f579;
	mov.f32 	%f581, 0fBA031CCE;
	fma.rn.f32 	%f567, %f580, %f142, %f581;
	// inline asm
	ex2.approx.ftz.f32 %f566,%f567;
	// inline asm
	mov.f32 	%f582, 0f3F800000;
	sub.f32 	%f583, %f582, %f566;
	mov.b32 	 %r120, %f583;
	selp.b32	%r121, %r120, 1065353216, %p73;
	or.b32  	%r122, %r121, %r29;
	mov.b32 	 %f863, %r122;

BB12_51:
	sub.f32 	%f157, %f862, %f863;
	cvt.rn.f32.s32	%f158, %r31;
	sub.f32 	%f159, %f158, %f860;
	add.f32 	%f595, %f159, 0f3F000000;
	mul.f32 	%f160, %f595, %f137;
	abs.f32 	%f161, %f160;
	setp.ltu.f32	%p74, %f161, 0f3F800000;
	@%p74 bra 	BB12_53;
	bra.uni 	BB12_52;

BB12_53:
	mul.f32 	%f614, %f160, %f160;
	mov.f32 	%f615, 0f3BA0C9F8;
	mov.f32 	%f616, 0fBA1268FB;
	fma.rn.f32 	%f617, %f616, %f614, %f615;
	mov.f32 	%f618, 0fBCDABFD4;
	fma.rn.f32 	%f619, %f617, %f614, %f618;
	mov.f32 	%f620, 0f3DE70331;
	fma.rn.f32 	%f621, %f619, %f614, %f620;
	mov.f32 	%f622, 0fBEC09330;
	fma.rn.f32 	%f623, %f621, %f614, %f622;
	mov.f32 	%f624, 0f3F906EBA;
	fma.rn.f32 	%f625, %f623, %f614, %f624;
	mul.f32 	%f864, %f160, %f625;
	bra.uni 	BB12_54;

BB12_52:
	mov.f32 	%f598, 0f3A03BB71;
	mov.f32 	%f599, 0fB7B730FB;
	fma.rn.f32 	%f600, %f599, %f161, %f598;
	mov.f32 	%f601, 0fBBACA3B3;
	fma.rn.f32 	%f602, %f600, %f161, %f601;
	mov.f32 	%f603, 0f3D0A7445;
	fma.rn.f32 	%f604, %f602, %f161, %f603;
	mov.f32 	%f605, 0fBE1B3B75;
	fma.rn.f32 	%f606, %f604, %f161, %f605;
	mov.f32 	%f607, 0fBF6B385A;
	fma.rn.f32 	%f608, %f606, %f161, %f607;
	mov.f32 	%f609, 0fBFD0316E;
	fma.rn.f32 	%f610, %f608, %f161, %f609;
	mov.f32 	%f611, 0fBA031CCE;
	fma.rn.f32 	%f597, %f610, %f161, %f611;
	// inline asm
	ex2.approx.ftz.f32 %f596,%f597;
	// inline asm
	mov.f32 	%f612, 0f3F800000;
	sub.f32 	%f613, %f612, %f596;
	mov.b32 	 %r123, %f613;
	setp.ltu.f32	%p75, %f161, 0f407AD445;
	selp.b32	%r124, %r123, 1065353216, %p75;
	mov.b32 	 %r125, %f160;
	and.b32  	%r126, %r125, -2147483648;
	or.b32  	%r127, %r124, %r126;
	mov.b32 	 %f864, %r127;

BB12_54:
	add.f32 	%f626, %f159, 0fBF000000;
	mul.f32 	%f165, %f626, %f137;
	abs.f32 	%f166, %f165;
	setp.ltu.f32	%p76, %f166, 0f3F800000;
	@%p76 bra 	BB12_56;
	bra.uni 	BB12_55;

BB12_56:
	mul.f32 	%f645, %f165, %f165;
	mov.f32 	%f646, 0f3BA0C9F8;
	mov.f32 	%f647, 0fBA1268FB;
	fma.rn.f32 	%f648, %f647, %f645, %f646;
	mov.f32 	%f649, 0fBCDABFD4;
	fma.rn.f32 	%f650, %f648, %f645, %f649;
	mov.f32 	%f651, 0f3DE70331;
	fma.rn.f32 	%f652, %f650, %f645, %f651;
	mov.f32 	%f653, 0fBEC09330;
	fma.rn.f32 	%f654, %f652, %f645, %f653;
	mov.f32 	%f655, 0f3F906EBA;
	fma.rn.f32 	%f656, %f654, %f645, %f655;
	mul.f32 	%f865, %f165, %f656;
	bra.uni 	BB12_57;

BB12_55:
	mov.f32 	%f629, 0f3A03BB71;
	mov.f32 	%f630, 0fB7B730FB;
	fma.rn.f32 	%f631, %f630, %f166, %f629;
	mov.f32 	%f632, 0fBBACA3B3;
	fma.rn.f32 	%f633, %f631, %f166, %f632;
	mov.f32 	%f634, 0f3D0A7445;
	fma.rn.f32 	%f635, %f633, %f166, %f634;
	mov.f32 	%f636, 0fBE1B3B75;
	fma.rn.f32 	%f637, %f635, %f166, %f636;
	mov.f32 	%f638, 0fBF6B385A;
	fma.rn.f32 	%f639, %f637, %f166, %f638;
	mov.f32 	%f640, 0fBFD0316E;
	fma.rn.f32 	%f641, %f639, %f166, %f640;
	mov.f32 	%f642, 0fBA031CCE;
	fma.rn.f32 	%f628, %f641, %f166, %f642;
	// inline asm
	ex2.approx.ftz.f32 %f627,%f628;
	// inline asm
	mov.f32 	%f643, 0f3F800000;
	sub.f32 	%f644, %f643, %f627;
	mov.b32 	 %r128, %f644;
	setp.ltu.f32	%p77, %f166, 0f407AD445;
	selp.b32	%r129, %r128, 1065353216, %p77;
	mov.b32 	 %r130, %f165;
	and.b32  	%r131, %r130, -2147483648;
	or.b32  	%r132, %r129, %r131;
	mov.b32 	 %f865, %r132;

BB12_57:
	mul.f32 	%f665, %f157, 0f3F000000;
	sub.f32 	%f666, %f864, %f865;
	mul.f32 	%f667, %f666, 0f3F000000;
	mul.f32 	%f668, %f665, %f859;
	fma.rn.f32 	%f170, %f667, %f668, %f858;
	mad.lo.s32 	%r134, %r31, %r65, %r188;
	cvt.s64.s32	%rd84, %r134;
	add.s64 	%rd85, %rd84, %rd6;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd87, %rd1, %rd86;
	ld.global.f32 	%f171, [%rd87];
	// inline asm
	ex2.approx.ftz.f32 %f657,%f145;
	// inline asm
	mul.f32 	%f669, %f657, %f146;
	setp.lt.f32	%p78, %f144, 0fC2D20000;
	selp.f32	%f670, 0f00000000, %f669, %p78;
	setp.gt.f32	%p79, %f144, 0f42D20000;
	selp.f32	%f671, 0f7F800000, %f670, %p79;
	// inline asm
	ex2.approx.ftz.f32 %f659,%f148;
	// inline asm
	mul.f32 	%f672, %f659, %f149;
	setp.lt.f32	%p80, %f147, 0fC2D20000;
	selp.f32	%f673, 0f00000000, %f672, %p80;
	setp.gt.f32	%p81, %f147, 0f42D20000;
	selp.f32	%f674, 0f7F800000, %f673, %p81;
	sub.f32 	%f675, %f671, %f674;
	mul.f32 	%f676, %f135, %f675;
	mul.f32 	%f677, %f667, %f676;
	st.local.f32 	[%rd5], %f677;
	add.f32 	%f678, %f158, 0f3F000000;
	sub.f32 	%f679, %f678, %f860;
	div.rn.f32 	%f680, %f679, %f199;
	mul.f32 	%f681, %f680, 0fBF000000;
	mul.f32 	%f682, %f680, %f681;
	mul.f32 	%f683, %f682, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f684, %f683;
	fma.rn.f32 	%f686, %f684, %f523, %f682;
	fma.rn.f32 	%f688, %f684, %f525, %f686;
	mul.f32 	%f662, %f688, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f661,%f662;
	// inline asm
	add.f32 	%f689, %f684, 0f00000000;
	ex2.approx.f32 	%f690, %f689;
	mul.f32 	%f691, %f661, %f690;
	setp.lt.f32	%p82, %f682, 0fC2D20000;
	selp.f32	%f692, 0f00000000, %f691, %p82;
	setp.gt.f32	%p83, %f682, 0f42D20000;
	selp.f32	%f693, 0f7F800000, %f692, %p83;
	add.f32 	%f694, %f158, 0fBF000000;
	sub.f32 	%f695, %f694, %f860;
	div.rn.f32 	%f696, %f695, %f199;
	mul.f32 	%f697, %f696, 0fBF000000;
	mul.f32 	%f698, %f696, %f697;
	mul.f32 	%f699, %f698, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f700, %f699;
	fma.rn.f32 	%f701, %f700, %f523, %f698;
	fma.rn.f32 	%f702, %f700, %f525, %f701;
	mul.f32 	%f664, %f702, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f663,%f664;
	// inline asm
	add.f32 	%f703, %f700, 0f00000000;
	ex2.approx.f32 	%f704, %f703;
	mul.f32 	%f705, %f663, %f704;
	setp.lt.f32	%p84, %f698, 0fC2D20000;
	selp.f32	%f706, 0f00000000, %f705, %p84;
	setp.gt.f32	%p85, %f698, 0f42D20000;
	selp.f32	%f707, 0f7F800000, %f706, %p85;
	sub.f32 	%f708, %f693, %f707;
	mul.f32 	%f709, %f135, %f708;
	mul.f32 	%f710, %f665, %f709;
	st.local.f32 	[%rd5+4], %f710;
	mul.f32 	%f711, %f665, %f667;
	st.local.f32 	[%rd5+8], %f711;
	mov.u32 	%r135, 1065353216;
	st.local.u32 	[%rd5+12], %r135;
	mov.u32 	%r189, 0;

BB12_58:
	setp.gt.s32	%p86, %r189, 3;
	@%p86 bra 	BB12_61;

	mul.wide.s32 	%rd88, %r189, 5;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd145, %rd3, %rd89;
	mul.wide.s32 	%rd90, %r189, 4;
	add.s64 	%rd142, %rd15, %rd90;
	add.s64 	%rd91, %rd5, %rd90;
	ld.local.f32 	%f172, [%rd91];
	add.s32 	%r190, %r189, 1;
	mov.u64 	%rd144, %rd145;
	mov.f32 	%f866, %f172;
	bra.uni 	BB12_60;

BB12_103:
	ld.local.f32 	%f198, [%rd142];
	add.s64 	%rd144, %rd144, 16;
	add.s64 	%rd142, %rd142, 4;
	add.s32 	%r190, %r190, 1;
	add.s64 	%rd145, %rd145, 4;
	mov.f32 	%f866, %f198;

BB12_60:
	mov.f32 	%f173, %f866;
	mul.f32 	%f712, %f173, %f172;
	div.rn.f32 	%f713, %f712, %f170;
	ld.local.f32 	%f714, [%rd145];
	add.f32 	%f715, %f713, %f714;
	st.local.f32 	[%rd145], %f715;
	st.local.f32 	[%rd144], %f715;
	setp.lt.s32	%p87, %r190, 4;
	@%p87 bra 	BB12_103;

BB12_61:
	add.s32 	%r189, %r189, 1;
	setp.lt.s32	%p88, %r189, 4;
	@%p88 bra 	BB12_58;

	setp.leu.f32	%p89, %f170, 0f00000000;
	@%p89 bra 	BB12_72;

	setp.gt.f32	%p90, %f171, 0f00000000;
	@%p90 bra 	BB12_65;
	bra.uni 	BB12_64;

BB12_65:
	setp.lt.f32	%p91, %f170, 0f7F800000;
	@%p91 bra 	BB12_67;
	bra.uni 	BB12_66;

BB12_67:
	setp.lt.f32	%p92, %f170, 0f00800000;
	mul.f32 	%f718, %f170, 0f4B800000;
	selp.f32	%f719, %f718, %f170, %p92;
	selp.f32	%f720, 0fC3170000, 0fC2FE0000, %p92;
	mov.b32 	 %r136, %f719;
	and.b32  	%r137, %r136, 8388607;
	or.b32  	%r138, %r137, 1065353216;
	mov.b32 	 %f721, %r138;
	shr.u32 	%r139, %r136, 23;
	cvt.rn.f32.u32	%f722, %r139;
	add.f32 	%f723, %f720, %f722;
	setp.gt.f32	%p93, %f721, 0f3FAE147B;
	mul.f32 	%f724, %f721, 0f3F000000;
	add.f32 	%f725, %f723, 0f3F800000;
	selp.f32	%f726, %f724, %f721, %p93;
	selp.f32	%f727, %f725, %f723, %p93;
	add.f32 	%f717, %f726, 0f3F800000;
	add.f32 	%f728, %f726, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f716,%f717;
	// inline asm
	mul.f32 	%f729, %f728, %f728;
	neg.f32 	%f730, %f729;
	mul.rn.f32 	%f731, %f716, %f730;
	add.rn.f32 	%f732, %f728, %f731;
	mul.f32 	%f733, %f732, %f732;
	mov.f32 	%f734, 0f3C4C6A36;
	mov.f32 	%f735, 0f3B1E94E6;
	fma.rn.f32 	%f736, %f735, %f733, %f734;
	mov.f32 	%f737, 0f3DAAAB1A;
	fma.rn.f32 	%f738, %f736, %f733, %f737;
	mul.f32 	%f739, %f733, %f738;
	fma.rn.f32 	%f740, %f739, %f732, %f731;
	add.f32 	%f741, %f728, %f740;
	mov.f32 	%f742, 0f3F317218;
	fma.rn.f32 	%f867, %f727, %f742, %f741;
	bra.uni 	BB12_68;

BB12_64:
	sub.f32 	%f869, %f869, %f170;
	bra.uni 	BB12_72;

BB12_66:
	lg2.approx.f32 	%f867, %f170;

BB12_68:
	mul.f32 	%f743, %f171, %f867;
	sub.f32 	%f178, %f743, %f170;
	setp.lt.f32	%p94, %f171, 0f7F800000;
	@%p94 bra 	BB12_70;
	bra.uni 	BB12_69;

BB12_70:
	setp.lt.f32	%p95, %f171, 0f00800000;
	mul.f32 	%f746, %f171, 0f4B800000;
	selp.f32	%f747, %f746, %f171, %p95;
	selp.f32	%f748, 0fC3170000, 0fC2FE0000, %p95;
	mov.b32 	 %r140, %f747;
	and.b32  	%r141, %r140, 8388607;
	or.b32  	%r142, %r141, 1065353216;
	mov.b32 	 %f749, %r142;
	shr.u32 	%r143, %r140, 23;
	cvt.rn.f32.u32	%f750, %r143;
	add.f32 	%f751, %f748, %f750;
	setp.gt.f32	%p96, %f749, 0f3FAE147B;
	mul.f32 	%f752, %f749, 0f3F000000;
	add.f32 	%f753, %f751, 0f3F800000;
	selp.f32	%f754, %f752, %f749, %p96;
	selp.f32	%f755, %f753, %f751, %p96;
	add.f32 	%f745, %f754, 0f3F800000;
	add.f32 	%f756, %f754, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f744,%f745;
	// inline asm
	mul.f32 	%f757, %f756, %f756;
	neg.f32 	%f758, %f757;
	mul.rn.f32 	%f759, %f744, %f758;
	add.rn.f32 	%f760, %f756, %f759;
	mul.f32 	%f761, %f760, %f760;
	mov.f32 	%f762, 0f3C4C6A36;
	mov.f32 	%f763, 0f3B1E94E6;
	fma.rn.f32 	%f764, %f763, %f761, %f762;
	mov.f32 	%f765, 0f3DAAAB1A;
	fma.rn.f32 	%f766, %f764, %f761, %f765;
	mul.f32 	%f767, %f761, %f766;
	fma.rn.f32 	%f768, %f767, %f760, %f759;
	add.f32 	%f769, %f756, %f768;
	mov.f32 	%f770, 0f3F317218;
	fma.rn.f32 	%f868, %f755, %f770, %f769;
	bra.uni 	BB12_71;

BB12_69:
	lg2.approx.f32 	%f868, %f171;

BB12_71:
	mul.f32 	%f771, %f171, %f868;
	sub.f32 	%f772, %f178, %f771;
	add.f32 	%f773, %f171, %f772;
	add.f32 	%f869, %f869, %f773;

BB12_72:
	add.s32 	%r36, %r31, 1;
	setp.lt.s32	%p97, %r36, %r65;
	mov.u32 	%r187, %r36;
	@%p97 bra 	BB12_45;

	add.s32 	%r188, %r188, 1;
	setp.lt.s32	%p98, %r188, %r65;
	@%p98 bra 	BB12_44;

BB12_74:
	mov.u32 	%r195, 0;

BB12_75:
	mov.u32 	%r38, %r195;
	mul.wide.s32 	%rd92, %r38, 16;
	add.s64 	%rd23, %rd3, %rd92;
	setp.lt.s32	%p99, %r38, 0;
	@%p99 bra 	BB12_82;

	shl.b32 	%r39, %r38, 2;
	mov.u32 	%r191, 0;

BB12_77:
	mov.u32 	%r40, %r191;
	setp.lt.s32	%p100, %r40, 1;
	@%p100 bra 	BB12_81;

	mul.wide.s32 	%rd94, %r40, 4;
	add.s64 	%rd147, %rd3, %rd94;
	mov.u64 	%rd146, %rd23;
	add.s32 	%r41, %r40, -1;
	mov.f32 	%f872, 0f00000000;
	mov.u32 	%r192, -1;
	mov.f32 	%f871, %f872;
	@%p100 bra 	BB12_80;

BB12_79:
	ld.local.f32 	%f776, [%rd146];
	ld.local.f32 	%f777, [%rd147];
	fma.rn.f32 	%f872, %f777, %f776, %f872;
	add.s64 	%rd147, %rd147, 16;
	add.s64 	%rd146, %rd146, 4;
	add.s32 	%r192, %r192, 1;
	setp.lt.s32	%p102, %r192, %r41;
	mov.f32 	%f871, %f872;
	@%p102 bra 	BB12_79;

BB12_80:
	add.s32 	%r147, %r40, %r39;
	mul.wide.s32 	%rd95, %r147, 4;
	add.s64 	%rd96, %rd3, %rd95;
	ld.local.f32 	%f778, [%rd96];
	sub.f32 	%f779, %f778, %f871;
	st.local.f32 	[%rd96], %f779;

BB12_81:
	add.s32 	%r191, %r40, 1;
	setp.lt.s32	%p103, %r40, %r38;
	@%p103 bra 	BB12_77;

BB12_82:
	add.s32 	%r195, %r38, 1;
	setp.gt.s32	%p104, %r195, 3;
	@%p104 bra 	BB12_90;

	cvt.s64.s32	%rd98, %r38;
	add.s64 	%rd31, %rd98, 1;
	add.s32 	%r46, %r38, -1;
	shl.b32 	%r47, %r38, 2;
	mul.lo.s32 	%r148, %r38, 5;
	mul.wide.s32 	%rd99, %r148, 4;
	add.s64 	%rd32, %rd3, %rd99;
	mov.u64 	%rd148, 0;
	mov.u32 	%r194, %r195;

BB12_84:
	add.s64 	%rd100, %rd31, %rd148;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd34, %rd3, %rd101;
	add.s32 	%r149, %r194, %r47;
	mul.wide.s32 	%rd102, %r149, 4;
	add.s64 	%rd35, %rd3, %rd102;
	setp.gt.s32	%p105, %r38, 0;
	@%p105 bra 	BB12_86;
	bra.uni 	BB12_85;

BB12_86:
	mov.u64 	%rd150, %rd34;
	mov.u64 	%rd149, %rd23;
	setp.lt.s32	%p106, %r38, 1;
	mov.f32 	%f875, 0f00000000;
	mov.u32 	%r196, -1;
	mov.f32 	%f874, %f875;
	@%p106 bra 	BB12_88;

BB12_87:
	ld.local.f32 	%f786, [%rd149];
	ld.local.f32 	%f787, [%rd150];
	fma.rn.f32 	%f875, %f787, %f786, %f875;
	add.s64 	%rd150, %rd150, 16;
	add.s64 	%rd149, %rd149, 4;
	add.s32 	%r196, %r196, 1;
	setp.lt.s32	%p107, %r196, %r46;
	mov.f32 	%f874, %f875;
	@%p107 bra 	BB12_87;

BB12_88:
	ld.local.f32 	%f788, [%rd32];
	rcp.rn.f32 	%f789, %f788;
	ld.local.f32 	%f790, [%rd35];
	sub.f32 	%f791, %f790, %f874;
	mul.f32 	%f792, %f789, %f791;
	st.local.f32 	[%rd35], %f792;
	bra.uni 	BB12_89;

BB12_85:
	ld.local.f32 	%f780, [%rd32];
	rcp.rn.f32 	%f781, %f780;
	ld.local.f32 	%f782, [%rd35];
	mul.f32 	%f783, %f781, %f782;
	st.local.f32 	[%rd35], %f783;

BB12_89:
	add.s32 	%r194, %r194, 1;
	setp.lt.s32	%p108, %r194, 4;
	add.s64 	%rd148, %rd148, 1;
	@%p108 bra 	BB12_84;

BB12_90:
	setp.lt.s32	%p109, %r195, 4;
	@%p109 bra 	BB12_75;

	ld.local.f32 	%f191, [%rd3+60];
	mov.u32 	%r197, 0;

BB12_92:
	mul.wide.s32 	%rd104, %r197, 4;
	or.b64  	%rd43, %rd104, 3;
	setp.eq.s32	%p110, %r197, 0;
	selp.f32	%f793, 0f3F800000, 0f00000000, %p110;
	st.local.f32 	[%rd2], %f793;
	mov.u32 	%r198, 1;
	mov.u64 	%rd151, 0;

BB12_93:
	shl.b64 	%rd105, %rd151, 2;
	add.s64 	%rd106, %rd105, %rd3;
	add.s64 	%rd153, %rd106, 4;
	setp.lt.s32	%p111, %r198, 1;
	mov.f32 	%f878, 0f00000000;
	mov.u32 	%r199, -1;
	mov.f32 	%f877, %f878;
	mov.u64 	%rd152, %rd2;
	@%p111 bra 	BB12_95;

BB12_94:
	mov.u64 	%rd47, %rd152;
	ld.local.f32 	%f796, [%rd47];
	ld.local.f32 	%f797, [%rd153];
	fma.rn.f32 	%f878, %f797, %f796, %f878;
	add.s64 	%rd153, %rd153, 16;
	add.s64 	%rd50, %rd47, 4;
	add.s32 	%r154, %r198, -1;
	add.s32 	%r199, %r199, 1;
	setp.lt.s32	%p112, %r199, %r154;
	mov.u64 	%rd152, %rd50;
	mov.f32 	%f877, %f878;
	@%p112 bra 	BB12_94;

BB12_95:
	setp.eq.s32	%p113, %r198, %r197;
	selp.f32	%f798, 0f3F800000, 0f00000000, %p113;
	mul.wide.s32 	%rd107, %r198, 4;
	add.s64 	%rd108, %rd2, %rd107;
	sub.f32 	%f799, %f798, %f877;
	st.local.f32 	[%rd108], %f799;
	add.s32 	%r198, %r198, 1;
	setp.lt.s32	%p114, %r198, 4;
	add.s64 	%rd151, %rd151, 1;
	@%p114 bra 	BB12_93;

	ld.local.f32 	%f800, [%rd2+12];
	div.rn.f32 	%f801, %f800, %f191;
	shl.b32 	%r57, %r197, 2;
	add.s32 	%r156, %r57, 3;
	mul.wide.s32 	%rd110, %r156, 4;
	add.s64 	%rd111, %rd4, %rd110;
	st.local.f32 	[%rd111], %f801;
	mov.u32 	%r200, 2;
	mov.u64 	%rd154, 0;

BB12_97:
	mov.u32 	%r58, %r200;
	mul.lo.s64 	%rd112, %rd154, -5;
	shl.b64 	%rd113, %rd112, 2;
	add.s64 	%rd114, %rd113, %rd3;
	add.s64 	%rd156, %rd114, 56;
	sub.s64 	%rd115, %rd43, %rd154;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd155, %rd4, %rd116;
	add.s32 	%r201, %r58, 1;
	mov.f32 	%f880, 0f00000000;
	mov.f32 	%f881, %f880;
	setp.gt.s32	%p115, %r201, 3;
	@%p115 bra 	BB12_99;

BB12_98:
	ld.local.f32 	%f804, [%rd155];
	ld.local.f32 	%f805, [%rd156];
	fma.rn.f32 	%f881, %f805, %f804, %f881;
	add.s64 	%rd156, %rd156, 16;
	add.s64 	%rd155, %rd155, 4;
	add.s32 	%r201, %r201, 1;
	setp.lt.s32	%p116, %r201, 4;
	mov.f32 	%f880, %f881;
	@%p116 bra 	BB12_98;

BB12_99:
	mul.lo.s32 	%r157, %r58, 5;
	mul.wide.s32 	%rd117, %r157, 4;
	add.s64 	%rd118, %rd3, %rd117;
	ld.local.f32 	%f806, [%rd118];
	rcp.rn.f32 	%f807, %f806;
	mul.wide.s32 	%rd119, %r58, 4;
	add.s64 	%rd120, %rd2, %rd119;
	ld.local.f32 	%f808, [%rd120];
	sub.f32 	%f809, %f808, %f880;
	mul.f32 	%f810, %f807, %f809;
	add.s32 	%r158, %r58, %r57;
	mul.wide.s32 	%rd121, %r158, 4;
	add.s64 	%rd122, %rd4, %rd121;
	st.local.f32 	[%rd122], %f810;
	add.s32 	%r200, %r58, -1;
	add.s64 	%rd154, %rd154, 1;
	setp.gt.s32	%p117, %r58, 0;
	@%p117 bra 	BB12_97;

	add.s32 	%r197, %r197, 1;
	setp.lt.s32	%p118, %r197, 4;
	@%p118 bra 	BB12_92;

	ld.param.u64 	%rd139, [kernel_MLEFit_param_6];
	ld.param.u64 	%rd138, [kernel_MLEFit_param_5];
	ld.param.u32 	%r167, [kernel_MLEFit_param_7];
	ld.param.u64 	%rd137, [kernel_MLEFit_param_4];
	mov.u32 	%r166, %tid.x;
	mov.u32 	%r165, %ctaid.x;
	mov.u32 	%r164, %ntid.x;
	mad.lo.s32 	%r163, %r164, %r165, %r166;
	ld.local.f32 	%f811, [%rd4];
	ld.local.f32 	%f812, [%rd4+20];
	ld.local.f32 	%f813, [%rd4+40];
	ld.local.f32 	%f814, [%rd4+60];
	cvta.to.global.u64 	%rd123, %rd137;
	mul.wide.s32 	%rd124, %r163, 4;
	add.s64 	%rd125, %rd123, %rd124;
	st.global.f32 	[%rd125], %f861;
	mul.wide.s32 	%rd126, %r167, 4;
	add.s64 	%rd127, %rd125, %rd126;
	st.global.f32 	[%rd127], %f860;
	add.s64 	%rd128, %rd127, %rd126;
	st.global.f32 	[%rd128], %f859;
	add.s64 	%rd129, %rd128, %rd126;
	st.global.f32 	[%rd129], %f858;
	cvta.to.global.u64 	%rd130, %rd138;
	add.s64 	%rd131, %rd130, %rd124;
	st.global.f32 	[%rd131], %f811;
	add.s64 	%rd132, %rd131, %rd126;
	st.global.f32 	[%rd132], %f812;
	add.s64 	%rd133, %rd132, %rd126;
	st.global.f32 	[%rd133], %f813;
	add.s64 	%rd134, %rd133, %rd126;
	st.global.f32 	[%rd134], %f814;
	cvta.to.global.u64 	%rd135, %rd139;
	add.s64 	%rd136, %rd135, %rd124;
	st.global.f32 	[%rd136], %f869;

BB12_102:
	ret;
}

	// .globl	kernel_MLEFit_sigma
.visible .entry kernel_MLEFit_sigma(
	.param .u64 kernel_MLEFit_sigma_param_0,
	.param .f32 kernel_MLEFit_sigma_param_1,
	.param .u32 kernel_MLEFit_sigma_param_2,
	.param .u32 kernel_MLEFit_sigma_param_3,
	.param .u64 kernel_MLEFit_sigma_param_4,
	.param .u64 kernel_MLEFit_sigma_param_5,
	.param .u64 kernel_MLEFit_sigma_param_6,
	.param .u32 kernel_MLEFit_sigma_param_7
)
{
	.local .align 4 .b8 	__local_depot13[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<129>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<1011>;
	.reg .b32 	%r<204>;
	.reg .b64 	%rd<153>;


	mov.u64 	%rd152, __local_depot13;
	cvta.local.u64 	%SP, %rd152;
	ld.param.u64 	%rd54, [kernel_MLEFit_sigma_param_0];
	ld.param.f32 	%f986, [kernel_MLEFit_sigma_param_1];
	ld.param.u32 	%r65, [kernel_MLEFit_sigma_param_2];
	ld.param.u32 	%r66, [kernel_MLEFit_sigma_param_3];
	ld.param.u32 	%r67, [kernel_MLEFit_sigma_param_7];
	cvta.to.global.u64 	%rd1, %rd54;
	add.u64 	%rd58, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd58;
	add.u64 	%rd59, %SP, 100;
	cvta.to.local.u64 	%rd3, %rd59;
	add.u64 	%rd60, %SP, 200;
	cvta.to.local.u64 	%rd4, %rd60;
	add.u64 	%rd61, %SP, 300;
	cvta.to.local.u64 	%rd5, %rd61;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p1, %r4, %r67;
	@%p1 bra 	BB13_102;

	mov.u16 	%rs1, 0;
	st.local.u8 	[%rd3+63], %rs1;
	st.local.u8 	[%rd3+62], %rs1;
	st.local.u8 	[%rd3+61], %rs1;
	st.local.u8 	[%rd3+60], %rs1;
	st.local.u8 	[%rd3+59], %rs1;
	st.local.u8 	[%rd3+58], %rs1;
	st.local.u8 	[%rd3+57], %rs1;
	st.local.u8 	[%rd3+56], %rs1;
	st.local.u8 	[%rd3+55], %rs1;
	st.local.u8 	[%rd3+54], %rs1;
	st.local.u8 	[%rd3+53], %rs1;
	st.local.u8 	[%rd3+52], %rs1;
	st.local.u8 	[%rd3+51], %rs1;
	st.local.u8 	[%rd3+50], %rs1;
	st.local.u8 	[%rd3+49], %rs1;
	st.local.u8 	[%rd3+48], %rs1;
	st.local.u8 	[%rd3+47], %rs1;
	st.local.u8 	[%rd3+46], %rs1;
	st.local.u8 	[%rd3+45], %rs1;
	st.local.u8 	[%rd3+44], %rs1;
	st.local.u8 	[%rd3+43], %rs1;
	st.local.u8 	[%rd3+42], %rs1;
	st.local.u8 	[%rd3+41], %rs1;
	st.local.u8 	[%rd3+40], %rs1;
	st.local.u8 	[%rd3+39], %rs1;
	st.local.u8 	[%rd3+38], %rs1;
	st.local.u8 	[%rd3+37], %rs1;
	st.local.u8 	[%rd3+36], %rs1;
	st.local.u8 	[%rd3+35], %rs1;
	st.local.u8 	[%rd3+34], %rs1;
	st.local.u8 	[%rd3+33], %rs1;
	st.local.u8 	[%rd3+32], %rs1;
	st.local.u8 	[%rd3+31], %rs1;
	st.local.u8 	[%rd3+30], %rs1;
	st.local.u8 	[%rd3+29], %rs1;
	st.local.u8 	[%rd3+28], %rs1;
	st.local.u8 	[%rd3+27], %rs1;
	st.local.u8 	[%rd3+26], %rs1;
	st.local.u8 	[%rd3+25], %rs1;
	st.local.u8 	[%rd3+24], %rs1;
	st.local.u8 	[%rd3+23], %rs1;
	st.local.u8 	[%rd3+22], %rs1;
	st.local.u8 	[%rd3+21], %rs1;
	st.local.u8 	[%rd3+20], %rs1;
	st.local.u8 	[%rd3+19], %rs1;
	st.local.u8 	[%rd3+18], %rs1;
	st.local.u8 	[%rd3+17], %rs1;
	st.local.u8 	[%rd3+16], %rs1;
	st.local.u8 	[%rd3+15], %rs1;
	st.local.u8 	[%rd3+14], %rs1;
	st.local.u8 	[%rd3+13], %rs1;
	st.local.u8 	[%rd3+12], %rs1;
	st.local.u8 	[%rd3+11], %rs1;
	st.local.u8 	[%rd3+10], %rs1;
	st.local.u8 	[%rd3+9], %rs1;
	st.local.u8 	[%rd3+8], %rs1;
	st.local.u8 	[%rd3+7], %rs1;
	st.local.u8 	[%rd3+6], %rs1;
	st.local.u8 	[%rd3+5], %rs1;
	st.local.u8 	[%rd3+4], %rs1;
	st.local.u8 	[%rd3+3], %rs1;
	st.local.u8 	[%rd3+2], %rs1;
	st.local.u8 	[%rd3+1], %rs1;
	st.local.u8 	[%rd3], %rs1;
	st.local.u8 	[%rd4+63], %rs1;
	st.local.u8 	[%rd4+62], %rs1;
	st.local.u8 	[%rd4+61], %rs1;
	st.local.u8 	[%rd4+60], %rs1;
	st.local.u8 	[%rd4+59], %rs1;
	st.local.u8 	[%rd4+58], %rs1;
	st.local.u8 	[%rd4+57], %rs1;
	st.local.u8 	[%rd4+56], %rs1;
	st.local.u8 	[%rd4+55], %rs1;
	st.local.u8 	[%rd4+54], %rs1;
	st.local.u8 	[%rd4+53], %rs1;
	st.local.u8 	[%rd4+52], %rs1;
	st.local.u8 	[%rd4+51], %rs1;
	st.local.u8 	[%rd4+50], %rs1;
	st.local.u8 	[%rd4+49], %rs1;
	st.local.u8 	[%rd4+48], %rs1;
	st.local.u8 	[%rd4+47], %rs1;
	st.local.u8 	[%rd4+46], %rs1;
	st.local.u8 	[%rd4+45], %rs1;
	st.local.u8 	[%rd4+44], %rs1;
	st.local.u8 	[%rd4+43], %rs1;
	st.local.u8 	[%rd4+42], %rs1;
	st.local.u8 	[%rd4+41], %rs1;
	st.local.u8 	[%rd4+40], %rs1;
	st.local.u8 	[%rd4+39], %rs1;
	st.local.u8 	[%rd4+38], %rs1;
	st.local.u8 	[%rd4+37], %rs1;
	st.local.u8 	[%rd4+36], %rs1;
	st.local.u8 	[%rd4+35], %rs1;
	st.local.u8 	[%rd4+34], %rs1;
	st.local.u8 	[%rd4+33], %rs1;
	st.local.u8 	[%rd4+32], %rs1;
	st.local.u8 	[%rd4+31], %rs1;
	st.local.u8 	[%rd4+30], %rs1;
	st.local.u8 	[%rd4+29], %rs1;
	st.local.u8 	[%rd4+28], %rs1;
	st.local.u8 	[%rd4+27], %rs1;
	st.local.u8 	[%rd4+26], %rs1;
	st.local.u8 	[%rd4+25], %rs1;
	st.local.u8 	[%rd4+24], %rs1;
	st.local.u8 	[%rd4+23], %rs1;
	st.local.u8 	[%rd4+22], %rs1;
	st.local.u8 	[%rd4+21], %rs1;
	st.local.u8 	[%rd4+20], %rs1;
	st.local.u8 	[%rd4+19], %rs1;
	st.local.u8 	[%rd4+18], %rs1;
	st.local.u8 	[%rd4+17], %rs1;
	st.local.u8 	[%rd4+16], %rs1;
	st.local.u8 	[%rd4+15], %rs1;
	st.local.u8 	[%rd4+14], %rs1;
	st.local.u8 	[%rd4+13], %rs1;
	st.local.u8 	[%rd4+12], %rs1;
	st.local.u8 	[%rd4+11], %rs1;
	st.local.u8 	[%rd4+10], %rs1;
	st.local.u8 	[%rd4+9], %rs1;
	st.local.u8 	[%rd4+8], %rs1;
	st.local.u8 	[%rd4+7], %rs1;
	st.local.u8 	[%rd4+6], %rs1;
	st.local.u8 	[%rd4+5], %rs1;
	st.local.u8 	[%rd4+4], %rs1;
	st.local.u8 	[%rd4+3], %rs1;
	st.local.u8 	[%rd4+2], %rs1;
	st.local.u8 	[%rd4+1], %rs1;
	st.local.u8 	[%rd4], %rs1;
	mul.lo.s32 	%r68, %r65, %r65;
	mul.lo.s32 	%r69, %r68, %r4;
	cvt.s64.s32	%rd6, %r69;
	mov.f32 	%f234, 0f00000000;
	mov.f32 	%f950, %f234;
	mov.f32 	%f949, %f234;
	setp.lt.s32	%p2, %r65, 1;
	mov.f32 	%f963, %f234;
	@%p2 bra 	BB13_6;

	mul.wide.s32 	%rd66, %r69, 4;
	add.s64 	%rd7, %rd1, %rd66;
	mov.f32 	%f965, 0f00000000;
	mov.f32 	%f950, %f965;
	mov.f32 	%f949, %f965;
	mov.u32 	%r70, 0;
	mov.u32 	%r173, %r70;

BB13_3:
	mov.f32 	%f955, %f965;
	mov.f32 	%f964, %f955;
	mul.lo.s32 	%r75, %r65, %r173;
	mul.wide.s32 	%rd67, %r75, 4;
	add.s64 	%rd139, %rd7, %rd67;
	cvt.rn.f32.s32	%f4, %r173;
	mov.u32 	%r172, %r70;

BB13_4:
	mov.u32 	%r6, %r172;
	cvt.rn.f32.s32	%f238, %r6;
	ld.global.f32 	%f239, [%rd139];
	fma.rn.f32 	%f964, %f238, %f239, %f964;
	fma.rn.f32 	%f950, %f4, %f239, %f950;
	add.f32 	%f949, %f949, %f239;
	add.s64 	%rd139, %rd139, 4;
	add.s32 	%r7, %r6, 1;
	setp.lt.s32	%p3, %r7, %r65;
	mov.u32 	%r172, %r7;
	@%p3 bra 	BB13_4;

	add.s32 	%r173, %r173, 1;
	setp.lt.s32	%p4, %r173, %r65;
	mov.f32 	%f965, %f964;
	mov.f32 	%f954, %f964;
	mov.f32 	%f963, %f954;
	@%p4 bra 	BB13_3;

BB13_6:
	mov.f32 	%f13, %f963;
	div.rn.f32 	%f990, %f13, %f949;
	div.rn.f32 	%f989, %f950, %f949;
	mov.f32 	%f242, 0f3F000000;
	div.rn.f32 	%f243, %f242, %f986;
	div.rn.f32 	%f16, %f243, %f986;
	mov.f32 	%f987, 0f51BA43B7;
	mov.f32 	%f960, %f234;
	@%p2 bra 	BB13_15;

	mul.wide.s32 	%rd68, %r69, 4;
	add.s64 	%rd11, %rd1, %rd68;
	mov.f32 	%f962, 0f00000000;
	mov.u32 	%r76, 0;
	mov.f32 	%f987, 0f51BA43B7;
	mov.u32 	%r183, %r76;

BB13_8:
	mov.f32 	%f959, %f962;
	mov.f32 	%f961, %f959;
	mov.u32 	%r182, %r76;

BB13_9:
	mov.u32 	%r178, %r182;
	mov.u32 	%r10, %r178;
	neg.s32 	%r11, %r10;
	mov.f32 	%f952, 0f00000000;
	mov.f32 	%f951, %f952;
	mov.u32 	%r181, %r76;

BB13_10:
	mul.lo.s32 	%r83, %r65, %r181;
	mul.wide.s32 	%rd69, %r83, 4;
	add.s64 	%rd140, %rd11, %rd69;
	sub.s32 	%r84, %r181, %r183;
	sub.s32 	%r85, %r183, %r181;
	mul.lo.s32 	%r86, %r85, %r84;
	cvt.rn.f32.s32	%f248, %r86;
	mul.f32 	%f23, %f16, %f248;
	mul.f32 	%f249, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f250, %f249;
	mov.f32 	%f251, 0fBF317200;
	fma.rn.f32 	%f252, %f250, %f251, %f23;
	mov.f32 	%f253, 0fB5BFBE8E;
	fma.rn.f32 	%f254, %f250, %f253, %f252;
	mul.f32 	%f24, %f254, 0f3FB8AA3B;
	add.f32 	%f255, %f250, 0f00000000;
	ex2.approx.f32 	%f25, %f255;
	mov.u32 	%r174, %r11;
	mov.u32 	%r179, %r76;
	mov.u32 	%r180, %r10;

BB13_11:
	mov.u32 	%r14, %r180;
	mov.u32 	%r15, %r179;
	mov.u32 	%r13, %r174;
	// inline asm
	ex2.approx.ftz.f32 %f256,%f24;
	// inline asm
	mul.f32 	%f260, %f256, %f25;
	setp.lt.f32	%p6, %f23, 0fC2D20000;
	selp.f32	%f261, 0f00000000, %f260, %p6;
	setp.gt.f32	%p7, %f23, 0f42D20000;
	selp.f32	%f262, 0f7F800000, %f261, %p7;
	mul.lo.s32 	%r87, %r13, %r14;
	cvt.rn.f32.s32	%f263, %r87;
	mul.f32 	%f264, %f16, %f263;
	mul.f32 	%f265, %f264, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f266, %f265;
	fma.rn.f32 	%f268, %f266, %f251, %f264;
	fma.rn.f32 	%f270, %f266, %f253, %f268;
	mul.f32 	%f259, %f270, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f258,%f259;
	// inline asm
	add.f32 	%f271, %f266, 0f00000000;
	ex2.approx.f32 	%f272, %f271;
	mul.f32 	%f273, %f258, %f272;
	setp.lt.f32	%p8, %f264, 0fC2D20000;
	selp.f32	%f274, 0f00000000, %f273, %p8;
	setp.gt.f32	%p9, %f264, 0f42D20000;
	selp.f32	%f275, 0f7F800000, %f274, %p9;
	mul.f32 	%f276, %f262, %f275;
	ld.global.f32 	%f277, [%rd140];
	fma.rn.f32 	%f952, %f277, %f276, %f952;
	add.f32 	%f951, %f951, %f276;
	add.s32 	%r16, %r14, -1;
	add.s32 	%r17, %r13, 1;
	add.s64 	%rd140, %rd140, 4;
	add.s32 	%r18, %r15, 1;
	setp.lt.s32	%p10, %r18, %r65;
	mov.u32 	%r174, %r17;
	mov.u32 	%r179, %r18;
	mov.u32 	%r180, %r16;
	@%p10 bra 	BB13_11;

	add.s32 	%r181, %r181, 1;
	setp.lt.s32	%p11, %r181, %r65;
	@%p11 bra 	BB13_10;

	div.rn.f32 	%f278, %f952, %f951;
	setp.gt.f32	%p12, %f961, %f278;
	selp.f32	%f961, %f961, %f278, %p12;
	setp.lt.f32	%p13, %f987, %f278;
	selp.f32	%f987, %f987, %f278, %p13;
	add.s32 	%r182, %r10, 1;
	setp.lt.s32	%p14, %r182, %r65;
	@%p14 bra 	BB13_9;

	add.s32 	%r183, %r183, 1;
	setp.lt.s32	%p15, %r183, %r65;
	mov.f32 	%f962, %f961;
	mov.f32 	%f960, %f961;
	@%p15 bra 	BB13_8;

BB13_15:
	sub.f32 	%f279, %f960, %f987;
	add.f32 	%f280, %f279, %f279;
	mul.f32 	%f281, %f280, 0f40490FDB;
	mul.f32 	%f282, %f281, %f986;
	mul.f32 	%f283, %f282, %f986;
	max.f32 	%f988, %f234, %f283;
	setp.lt.s32	%p16, %r66, 1;
	@%p16 bra 	BB13_42;

	cvt.rn.f32.s32	%f286, %r65;
	mul.f32 	%f35, %f286, 0f3F000000;
	mov.u32 	%r184, 0;

BB13_17:
	mov.f32 	%f982, 0f00000000;
	mov.f32 	%f981, %f982;
	mov.f32 	%f980, %f982;
	mov.f32 	%f979, %f982;
	mov.f32 	%f978, %f982;
	mov.f32 	%f977, %f982;
	mov.f32 	%f976, %f982;
	mov.f32 	%f975, %f982;
	@%p2 bra 	BB13_38;

	div.rn.f32 	%f304, %f242, %f986;
	div.rn.f32 	%f43, %f304, %f986;
	neg.f32 	%f305, %f988;
	div.rn.f32 	%f306, %f305, 0f40206C99;
	div.rn.f32 	%f44, %f306, %f986;
	mul.f32 	%f307, %f986, %f986;
	mul.f32 	%f308, %f986, %f307;
	div.rn.f32 	%f45, %f306, %f308;
	div.rn.f32 	%f46, %f44, %f986;
	mov.f32 	%f309, 0fC0000000;
	div.rn.f32 	%f47, %f309, %f986;
	mul.f32 	%f310, %f986, %f308;
	mul.f32 	%f311, %f986, %f310;
	div.rn.f32 	%f312, %f988, 0f40206C99;
	div.rn.f32 	%f48, %f312, %f311;
	mov.u32 	%r185, 0;
	mov.f32 	%f982, 0f00000000;
	mov.f32 	%f981, %f982;
	mov.f32 	%f980, %f982;
	mov.f32 	%f979, %f982;
	mov.f32 	%f978, %f982;
	mov.f32 	%f977, %f982;
	mov.f32 	%f976, %f982;
	mov.f32 	%f975, %f982;

BB13_19:
	mov.u32 	%r186, 0;
	cvt.rn.f32.s32	%f59, %r185;
	sub.f32 	%f60, %f59, %f990;
	add.f32 	%f313, %f60, 0f3F000000;
	sqrt.rn.f32 	%f61, %f43;
	mul.f32 	%f62, %f313, %f61;
	abs.f32 	%f63, %f62;
	add.f32 	%f314, %f60, 0fBF000000;
	mul.f32 	%f65, %f314, %f61;
	abs.f32 	%f66, %f65;
	add.f32 	%f315, %f59, 0f3F000000;
	sub.f32 	%f316, %f315, %f990;
	div.rn.f32 	%f317, %f316, %f986;
	mul.f32 	%f318, %f317, 0fBF000000;
	mul.f32 	%f68, %f317, %f318;
	mul.f32 	%f319, %f68, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f320, %f319;
	mov.f32 	%f321, 0fBF317200;
	fma.rn.f32 	%f322, %f320, %f321, %f68;
	mov.f32 	%f323, 0fB5BFBE8E;
	fma.rn.f32 	%f324, %f320, %f323, %f322;
	mul.f32 	%f69, %f324, 0f3FB8AA3B;
	add.f32 	%f325, %f320, 0f00000000;
	ex2.approx.f32 	%f70, %f325;
	add.f32 	%f326, %f59, 0fBF000000;
	sub.f32 	%f327, %f326, %f990;
	div.rn.f32 	%f328, %f327, %f986;
	mul.f32 	%f329, %f328, 0fBF000000;
	mul.f32 	%f71, %f328, %f329;
	mul.f32 	%f330, %f71, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f331, %f330;
	fma.rn.f32 	%f332, %f331, %f321, %f71;
	fma.rn.f32 	%f333, %f331, %f323, %f332;
	mul.f32 	%f72, %f333, 0f3FB8AA3B;
	add.f32 	%f334, %f331, 0f00000000;
	ex2.approx.f32 	%f73, %f334;
	mul.f32 	%f335, %f313, %f313;
	mul.f32 	%f74, %f313, %f335;
	mul.f32 	%f336, %f314, %f314;
	mul.f32 	%f75, %f314, %f336;

BB13_20:
	setp.ltu.f32	%p18, %f63, 0f3F800000;
	@%p18 bra 	BB13_22;
	bra.uni 	BB13_21;

BB13_22:
	mul.f32 	%f948, %f62, %f62;
	mov.f32 	%f355, 0f3BA0C9F8;
	mov.f32 	%f356, 0fBA1268FB;
	fma.rn.f32 	%f357, %f356, %f948, %f355;
	mov.f32 	%f358, 0fBCDABFD4;
	fma.rn.f32 	%f359, %f357, %f948, %f358;
	mov.f32 	%f360, 0f3DE70331;
	fma.rn.f32 	%f361, %f359, %f948, %f360;
	mov.f32 	%f362, 0fBEC09330;
	fma.rn.f32 	%f363, %f361, %f948, %f362;
	mov.f32 	%f364, 0f3F906EBA;
	fma.rn.f32 	%f365, %f363, %f948, %f364;
	mul.f32 	%f968, %f62, %f365;
	bra.uni 	BB13_23;

BB13_21:
	setp.ltu.f32	%p19, %f63, 0f407AD445;
	mov.f32 	%f339, 0f3A03BB71;
	mov.f32 	%f340, 0fB7B730FB;
	fma.rn.f32 	%f341, %f340, %f63, %f339;
	mov.f32 	%f342, 0fBBACA3B3;
	fma.rn.f32 	%f343, %f341, %f63, %f342;
	mov.f32 	%f344, 0f3D0A7445;
	fma.rn.f32 	%f345, %f343, %f63, %f344;
	mov.f32 	%f346, 0fBE1B3B75;
	fma.rn.f32 	%f347, %f345, %f63, %f346;
	mov.f32 	%f348, 0fBF6B385A;
	fma.rn.f32 	%f349, %f347, %f63, %f348;
	mov.f32 	%f350, 0fBFD0316E;
	fma.rn.f32 	%f351, %f349, %f63, %f350;
	mov.f32 	%f352, 0fBA031CCE;
	fma.rn.f32 	%f338, %f351, %f63, %f352;
	// inline asm
	ex2.approx.ftz.f32 %f337,%f338;
	// inline asm
	mov.f32 	%f353, 0f3F800000;
	sub.f32 	%f354, %f353, %f337;
	mov.b32 	 %r91, %f354;
	selp.b32	%r92, %r91, 1065353216, %p19;
	mov.b32 	 %r93, %f62;
	and.b32  	%r94, %r93, -2147483648;
	or.b32  	%r95, %r92, %r94;
	mov.b32 	 %f968, %r95;

BB13_23:
	setp.ltu.f32	%p20, %f66, 0f3F800000;
	@%p20 bra 	BB13_25;
	bra.uni 	BB13_24;

BB13_25:
	mul.f32 	%f947, %f65, %f65;
	mov.f32 	%f384, 0f3BA0C9F8;
	mov.f32 	%f385, 0fBA1268FB;
	fma.rn.f32 	%f386, %f385, %f947, %f384;
	mov.f32 	%f387, 0fBCDABFD4;
	fma.rn.f32 	%f388, %f386, %f947, %f387;
	mov.f32 	%f389, 0f3DE70331;
	fma.rn.f32 	%f390, %f388, %f947, %f389;
	mov.f32 	%f391, 0fBEC09330;
	fma.rn.f32 	%f392, %f390, %f947, %f391;
	mov.f32 	%f393, 0f3F906EBA;
	fma.rn.f32 	%f394, %f392, %f947, %f393;
	mul.f32 	%f969, %f65, %f394;
	bra.uni 	BB13_26;

BB13_24:
	setp.ltu.f32	%p21, %f66, 0f407AD445;
	mov.f32 	%f368, 0f3A03BB71;
	mov.f32 	%f369, 0fB7B730FB;
	fma.rn.f32 	%f370, %f369, %f66, %f368;
	mov.f32 	%f371, 0fBBACA3B3;
	fma.rn.f32 	%f372, %f370, %f66, %f371;
	mov.f32 	%f373, 0f3D0A7445;
	fma.rn.f32 	%f374, %f372, %f66, %f373;
	mov.f32 	%f375, 0fBE1B3B75;
	fma.rn.f32 	%f376, %f374, %f66, %f375;
	mov.f32 	%f377, 0fBF6B385A;
	fma.rn.f32 	%f378, %f376, %f66, %f377;
	mov.f32 	%f379, 0fBFD0316E;
	fma.rn.f32 	%f380, %f378, %f66, %f379;
	mov.f32 	%f381, 0fBA031CCE;
	fma.rn.f32 	%f367, %f380, %f66, %f381;
	// inline asm
	ex2.approx.ftz.f32 %f366,%f367;
	// inline asm
	mov.f32 	%f382, 0f3F800000;
	sub.f32 	%f383, %f382, %f366;
	mov.b32 	 %r96, %f383;
	selp.b32	%r97, %r96, 1065353216, %p21;
	mov.b32 	 %r98, %f65;
	and.b32  	%r99, %r98, -2147483648;
	or.b32  	%r100, %r97, %r99;
	mov.b32 	 %f969, %r100;

BB13_26:
	sqrt.rn.f32 	%f943, %f43;
	sub.f32 	%f92, %f968, %f969;
	cvt.rn.f32.s32	%f93, %r186;
	sub.f32 	%f94, %f93, %f989;
	add.f32 	%f95, %f94, 0f3F000000;
	mul.f32 	%f96, %f95, %f943;
	abs.f32 	%f97, %f96;
	setp.ltu.f32	%p22, %f97, 0f3F800000;
	@%p22 bra 	BB13_28;
	bra.uni 	BB13_27;

BB13_28:
	mul.f32 	%f413, %f96, %f96;
	mov.f32 	%f414, 0f3BA0C9F8;
	mov.f32 	%f415, 0fBA1268FB;
	fma.rn.f32 	%f416, %f415, %f413, %f414;
	mov.f32 	%f417, 0fBCDABFD4;
	fma.rn.f32 	%f418, %f416, %f413, %f417;
	mov.f32 	%f419, 0f3DE70331;
	fma.rn.f32 	%f420, %f418, %f413, %f419;
	mov.f32 	%f421, 0fBEC09330;
	fma.rn.f32 	%f422, %f420, %f413, %f421;
	mov.f32 	%f423, 0f3F906EBA;
	fma.rn.f32 	%f424, %f422, %f413, %f423;
	mul.f32 	%f970, %f96, %f424;
	bra.uni 	BB13_29;

BB13_27:
	mov.f32 	%f397, 0f3A03BB71;
	mov.f32 	%f398, 0fB7B730FB;
	fma.rn.f32 	%f399, %f398, %f97, %f397;
	mov.f32 	%f400, 0fBBACA3B3;
	fma.rn.f32 	%f401, %f399, %f97, %f400;
	mov.f32 	%f402, 0f3D0A7445;
	fma.rn.f32 	%f403, %f401, %f97, %f402;
	mov.f32 	%f404, 0fBE1B3B75;
	fma.rn.f32 	%f405, %f403, %f97, %f404;
	mov.f32 	%f406, 0fBF6B385A;
	fma.rn.f32 	%f407, %f405, %f97, %f406;
	mov.f32 	%f408, 0fBFD0316E;
	fma.rn.f32 	%f409, %f407, %f97, %f408;
	mov.f32 	%f410, 0fBA031CCE;
	fma.rn.f32 	%f396, %f409, %f97, %f410;
	// inline asm
	ex2.approx.ftz.f32 %f395,%f396;
	// inline asm
	mov.f32 	%f411, 0f3F800000;
	sub.f32 	%f412, %f411, %f395;
	mov.b32 	 %r101, %f412;
	setp.ltu.f32	%p23, %f97, 0f407AD445;
	selp.b32	%r102, %r101, 1065353216, %p23;
	mov.b32 	 %r103, %f96;
	and.b32  	%r104, %r103, -2147483648;
	or.b32  	%r105, %r102, %r104;
	mov.b32 	 %f970, %r105;

BB13_29:
	sqrt.rn.f32 	%f944, %f43;
	add.f32 	%f101, %f94, 0fBF000000;
	mul.f32 	%f102, %f101, %f944;
	abs.f32 	%f103, %f102;
	setp.ltu.f32	%p24, %f103, 0f3F800000;
	@%p24 bra 	BB13_31;
	bra.uni 	BB13_30;

BB13_31:
	mul.f32 	%f443, %f102, %f102;
	mov.f32 	%f444, 0f3BA0C9F8;
	mov.f32 	%f445, 0fBA1268FB;
	fma.rn.f32 	%f446, %f445, %f443, %f444;
	mov.f32 	%f447, 0fBCDABFD4;
	fma.rn.f32 	%f448, %f446, %f443, %f447;
	mov.f32 	%f449, 0f3DE70331;
	fma.rn.f32 	%f450, %f448, %f443, %f449;
	mov.f32 	%f451, 0fBEC09330;
	fma.rn.f32 	%f452, %f450, %f443, %f451;
	mov.f32 	%f453, 0f3F906EBA;
	fma.rn.f32 	%f454, %f452, %f443, %f453;
	mul.f32 	%f971, %f102, %f454;
	bra.uni 	BB13_32;

BB13_30:
	mov.f32 	%f427, 0f3A03BB71;
	mov.f32 	%f428, 0fB7B730FB;
	fma.rn.f32 	%f429, %f428, %f103, %f427;
	mov.f32 	%f430, 0fBBACA3B3;
	fma.rn.f32 	%f431, %f429, %f103, %f430;
	mov.f32 	%f432, 0f3D0A7445;
	fma.rn.f32 	%f433, %f431, %f103, %f432;
	mov.f32 	%f434, 0fBE1B3B75;
	fma.rn.f32 	%f435, %f433, %f103, %f434;
	mov.f32 	%f436, 0fBF6B385A;
	fma.rn.f32 	%f437, %f435, %f103, %f436;
	mov.f32 	%f438, 0fBFD0316E;
	fma.rn.f32 	%f439, %f437, %f103, %f438;
	mov.f32 	%f440, 0fBA031CCE;
	fma.rn.f32 	%f426, %f439, %f103, %f440;
	// inline asm
	ex2.approx.ftz.f32 %f425,%f426;
	// inline asm
	mov.f32 	%f441, 0f3F800000;
	sub.f32 	%f442, %f441, %f425;
	mov.b32 	 %r106, %f442;
	setp.ltu.f32	%p25, %f103, 0f407AD445;
	selp.b32	%r107, %r106, 1065353216, %p25;
	mov.b32 	 %r108, %f102;
	and.b32  	%r109, %r108, -2147483648;
	or.b32  	%r110, %r107, %r109;
	mov.b32 	 %f971, %r110;

BB13_32:
	mov.f32 	%f946, 0fB5BFBE8E;
	mov.f32 	%f945, 0fBF317200;
	mul.f32 	%f472, %f92, 0f3F000000;
	sub.f32 	%f473, %f970, %f971;
	mul.f32 	%f474, %f473, 0f3F000000;
	mul.f32 	%f475, %f472, %f988;
	fma.rn.f32 	%f107, %f474, %f475, %f987;
	mad.lo.s32 	%r111, %r186, %r65, %r185;
	cvt.s64.s32	%rd70, %r111;
	add.s64 	%rd71, %rd70, %rd6;
	shl.b64 	%rd73, %rd71, 2;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.f32 	%f108, [%rd74];
	// inline asm
	ex2.approx.ftz.f32 %f455,%f69;
	// inline asm
	mul.f32 	%f476, %f455, %f70;
	setp.lt.f32	%p26, %f68, 0fC2D20000;
	selp.f32	%f477, 0f00000000, %f476, %p26;
	setp.gt.f32	%p27, %f68, 0f42D20000;
	selp.f32	%f478, 0f7F800000, %f477, %p27;
	// inline asm
	ex2.approx.ftz.f32 %f457,%f72;
	// inline asm
	mul.f32 	%f479, %f457, %f73;
	setp.lt.f32	%p28, %f71, 0fC2D20000;
	selp.f32	%f480, 0f00000000, %f479, %p28;
	setp.gt.f32	%p29, %f71, 0f42D20000;
	selp.f32	%f481, 0f7F800000, %f480, %p29;
	sub.f32 	%f482, %f478, %f481;
	mul.f32 	%f483, %f44, %f482;
	mul.f32 	%f109, %f474, %f483;
	mul.f32 	%f486, %f316, %f478;
	mul.f32 	%f489, %f327, %f481;
	sub.f32 	%f490, %f486, %f489;
	mul.f32 	%f491, %f45, %f490;
	mul.f32 	%f110, %f474, %f491;
	add.f32 	%f492, %f93, 0f3F000000;
	sub.f32 	%f493, %f492, %f989;
	div.rn.f32 	%f494, %f493, %f986;
	mul.f32 	%f495, %f494, 0fBF000000;
	mul.f32 	%f496, %f494, %f495;
	mul.f32 	%f497, %f496, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f498, %f497;
	fma.rn.f32 	%f500, %f498, %f945, %f496;
	fma.rn.f32 	%f502, %f498, %f946, %f500;
	mul.f32 	%f468, %f502, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f459,%f468;
	// inline asm
	add.f32 	%f503, %f498, 0f00000000;
	ex2.approx.f32 	%f504, %f503;
	mul.f32 	%f505, %f459, %f504;
	setp.lt.f32	%p30, %f496, 0fC2D20000;
	selp.f32	%f506, 0f00000000, %f505, %p30;
	setp.gt.f32	%p31, %f496, 0f42D20000;
	selp.f32	%f507, 0f7F800000, %f506, %p31;
	add.f32 	%f508, %f93, 0fBF000000;
	sub.f32 	%f509, %f508, %f989;
	div.rn.f32 	%f510, %f509, %f986;
	mul.f32 	%f511, %f510, 0fBF000000;
	mul.f32 	%f512, %f510, %f511;
	mul.f32 	%f513, %f512, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f514, %f513;
	fma.rn.f32 	%f515, %f514, %f945, %f512;
	fma.rn.f32 	%f516, %f514, %f946, %f515;
	mul.f32 	%f470, %f516, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f461,%f470;
	// inline asm
	add.f32 	%f517, %f514, 0f00000000;
	ex2.approx.f32 	%f518, %f517;
	mul.f32 	%f519, %f461, %f518;
	setp.lt.f32	%p32, %f512, 0fC2D20000;
	selp.f32	%f520, 0f00000000, %f519, %p32;
	setp.gt.f32	%p33, %f512, 0f42D20000;
	selp.f32	%f521, 0f7F800000, %f520, %p33;
	sub.f32 	%f522, %f507, %f521;
	mul.f32 	%f523, %f44, %f522;
	mul.f32 	%f111, %f472, %f523;
	mul.f32 	%f524, %f493, %f507;
	mul.f32 	%f525, %f509, %f521;
	sub.f32 	%f526, %f524, %f525;
	mul.f32 	%f527, %f45, %f526;
	mul.f32 	%f112, %f472, %f527;
	// inline asm
	ex2.approx.ftz.f32 %f463,%f69;
	// inline asm
	mul.f32 	%f528, %f463, %f70;
	selp.f32	%f529, 0f00000000, %f528, %p26;
	selp.f32	%f530, 0f7F800000, %f529, %p27;
	// inline asm
	ex2.approx.ftz.f32 %f465,%f72;
	// inline asm
	mul.f32 	%f531, %f465, %f73;
	selp.f32	%f532, 0f00000000, %f531, %p28;
	selp.f32	%f533, 0f7F800000, %f532, %p29;
	mul.f32 	%f535, %f313, %f530;
	mul.f32 	%f537, %f314, %f533;
	sub.f32 	%f538, %f535, %f537;
	mul.f32 	%f539, %f46, %f538;
	mul.f32 	%f540, %f474, %f539;
	mul.f32 	%f541, %f47, %f540;
	mul.f32 	%f542, %f74, %f530;
	mul.f32 	%f543, %f75, %f533;
	sub.f32 	%f544, %f542, %f543;
	mul.f32 	%f545, %f544, %f48;
	mul.f32 	%f546, %f474, %f545;
	sub.f32 	%f547, %f541, %f546;
	// inline asm
	ex2.approx.ftz.f32 %f467,%f468;
	// inline asm
	mul.f32 	%f548, %f467, %f504;
	selp.f32	%f549, 0f00000000, %f548, %p30;
	selp.f32	%f550, 0f7F800000, %f549, %p31;
	// inline asm
	ex2.approx.ftz.f32 %f469,%f470;
	// inline asm
	mul.f32 	%f551, %f469, %f518;
	selp.f32	%f552, 0f00000000, %f551, %p32;
	selp.f32	%f553, 0f7F800000, %f552, %p33;
	mul.f32 	%f554, %f95, %f550;
	mul.f32 	%f555, %f101, %f553;
	sub.f32 	%f556, %f554, %f555;
	mul.f32 	%f557, %f46, %f556;
	mul.f32 	%f558, %f472, %f557;
	mul.f32 	%f559, %f47, %f558;
	mul.f32 	%f560, %f95, %f95;
	mul.f32 	%f561, %f95, %f560;
	mul.f32 	%f562, %f561, %f550;
	mul.f32 	%f563, %f101, %f101;
	mul.f32 	%f564, %f101, %f563;
	mul.f32 	%f565, %f564, %f553;
	sub.f32 	%f566, %f562, %f565;
	mul.f32 	%f567, %f48, %f566;
	mul.f32 	%f568, %f472, %f567;
	sub.f32 	%f569, %f559, %f568;
	add.f32 	%f113, %f540, %f558;
	add.f32 	%f114, %f547, %f569;
	mul.f32 	%f115, %f472, %f474;
	mov.f32 	%f471, 0f00000000;
	setp.leu.f32	%p34, %f107, 0f3C23D70A;
	mov.f32 	%f974, %f471;
	@%p34 bra 	BB13_34;

	mul.f32 	%f570, %f107, %f107;
	div.rn.f32 	%f116, %f108, %f570;
	mov.f32 	%f974, %f116;

BB13_34:
	mov.f32 	%f117, %f974;
	mov.f32 	%f973, %f471;
	@%p34 bra 	BB13_36;

	div.rn.f32 	%f572, %f108, %f107;
	add.f32 	%f973, %f572, 0fBF800000;

BB13_36:
	setp.lt.f32	%p36, %f117, 0f49742400;
	selp.f32	%f573, %f117, 0f49742400, %p36;
	setp.lt.f32	%p37, %f973, 0f49742400;
	selp.f32	%f574, %f973, 0f49742400, %p37;
	fma.rn.f32 	%f979, %f574, %f109, %f979;
	mul.f32 	%f575, %f574, %f110;
	mul.f32 	%f576, %f109, %f109;
	mul.f32 	%f577, %f573, %f576;
	sub.f32 	%f578, %f575, %f577;
	add.f32 	%f975, %f975, %f578;
	fma.rn.f32 	%f980, %f574, %f111, %f980;
	mul.f32 	%f579, %f574, %f112;
	mul.f32 	%f580, %f111, %f111;
	mul.f32 	%f581, %f573, %f580;
	sub.f32 	%f582, %f579, %f581;
	add.f32 	%f976, %f976, %f582;
	fma.rn.f32 	%f981, %f574, %f115, %f981;
	mul.f32 	%f583, %f574, 0f00000000;
	mul.f32 	%f584, %f115, %f115;
	mul.f32 	%f585, %f573, %f584;
	sub.f32 	%f586, %f583, %f585;
	add.f32 	%f977, %f977, %f586;
	add.f32 	%f982, %f982, %f574;
	sub.f32 	%f587, %f583, %f573;
	add.f32 	%f978, %f978, %f587;
	fma.rn.f32 	%f967, %f574, %f113, %f967;
	mul.f32 	%f588, %f574, %f114;
	mul.f32 	%f589, %f113, %f113;
	mul.f32 	%f590, %f573, %f589;
	sub.f32 	%f591, %f588, %f590;
	add.f32 	%f966, %f966, %f591;
	add.s32 	%r186, %r186, 1;
	setp.lt.s32	%p38, %r186, %r65;
	@%p38 bra 	BB13_20;

	st.local.f32 	[%rd5], %f109;
	st.local.f32 	[%rd5+4], %f111;
	st.local.f32 	[%rd5+16], %f113;
	st.local.f32 	[%rd5+8], %f115;
	mov.u32 	%r112, 1065353216;
	st.local.u32 	[%rd5+12], %r112;
	add.s32 	%r185, %r185, 1;
	setp.lt.s32	%p39, %r185, %r65;
	@%p39 bra 	BB13_19;

BB13_38:
	div.rn.f32 	%f592, %f979, %f975;
	setp.gt.f32	%p40, %f592, 0fBF800000;
	setp.lt.f32	%p41, %f592, 0f3F800000;
	setp.leu.f32	%p42, %f592, 0fBF800000;
	or.pred  	%p43, %p41, %p42;
	selp.f32	%f593, %f592, 0fBF800000, %p40;
	selp.f32	%f140, %f593, 0f3F800000, %p43;
	div.rn.f32 	%f141, %f980, %f976;
	div.rn.f32 	%f142, %f981, %f977;
	setp.lt.s32	%p44, %r184, 5;
	@%p44 bra 	BB13_40;
	bra.uni 	BB13_39;

BB13_40:
	setp.geu.f32	%p57, %f142, 0f42C80000;
	setp.gt.f32	%p58, %f142, 0fC2C80000;
	and.pred  	%p59, %p58, %p57;
	setp.leu.f32	%p60, %f142, 0fC2C80000;
	or.pred  	%p61, %p59, %p60;
	selp.f32	%f599, 0f42480000, 0fC2480000, %p59;
	mul.f32 	%f600, %f142, 0f3F000000;
	selp.f32	%f985, %f599, %f600, %p61;
	div.rn.f32 	%f601, %f982, %f978;
	setp.gt.f32	%p62, %f601, 0fC0000000;
	setp.lt.f32	%p63, %f601, 0f40000000;
	setp.leu.f32	%p64, %f601, 0fC0000000;
	or.pred  	%p65, %p63, %p64;
	selp.f32	%f602, %f601, 0fC0000000, %p62;
	selp.f32	%f984, %f602, 0f40000000, %p65;
	div.rn.f32 	%f603, %f967, %f966;
	setp.gt.f32	%p66, %f603, 0fBF000000;
	setp.lt.f32	%p67, %f603, 0f3F000000;
	setp.leu.f32	%p68, %f603, 0fBF000000;
	or.pred  	%p69, %p67, %p68;
	selp.f32	%f604, %f603, 0fBF000000, %p66;
	selp.f32	%f983, %f604, 0f3F000000, %p69;
	bra.uni 	BB13_41;

BB13_39:
	setp.gt.f32	%p45, %f142, 0fC2C80000;
	setp.lt.f32	%p46, %f142, 0f42C80000;
	setp.leu.f32	%p47, %f142, 0fC2C80000;
	or.pred  	%p48, %p46, %p47;
	selp.f32	%f594, %f142, 0fC2C80000, %p45;
	selp.f32	%f985, %f594, 0f42C80000, %p48;
	div.rn.f32 	%f595, %f982, %f978;
	setp.gt.f32	%p49, %f595, 0fC0000000;
	setp.lt.f32	%p50, %f595, 0f40000000;
	setp.leu.f32	%p51, %f595, 0fC0000000;
	or.pred  	%p52, %p50, %p51;
	selp.f32	%f596, %f595, 0fC0000000, %p49;
	selp.f32	%f984, %f596, 0f40000000, %p52;
	div.rn.f32 	%f597, %f967, %f966;
	setp.gt.f32	%p53, %f597, 0fBF000000;
	setp.lt.f32	%p54, %f597, 0f3F000000;
	setp.leu.f32	%p55, %f597, 0fBF000000;
	or.pred  	%p56, %p54, %p55;
	selp.f32	%f598, %f597, 0fBF000000, %p53;
	selp.f32	%f983, %f598, 0f3F000000, %p56;

BB13_41:
	setp.gt.f32	%p70, %f141, 0fBF800000;
	setp.lt.f32	%p71, %f141, 0f3F800000;
	setp.leu.f32	%p72, %f141, 0fBF800000;
	or.pred  	%p73, %p71, %p72;
	selp.f32	%f605, %f141, 0fBF800000, %p70;
	selp.f32	%f606, %f605, 0f3F800000, %p73;
	sub.f32 	%f990, %f990, %f140;
	sub.f32 	%f989, %f989, %f606;
	sub.f32 	%f607, %f988, %f985;
	setp.gt.f32	%p74, %f607, 0f3F800000;
	selp.f32	%f988, %f607, 0f3F800000, %p74;
	sub.f32 	%f608, %f987, %f984;
	setp.gt.f32	%p75, %f608, 0f3A83126F;
	selp.f32	%f987, %f608, 0f3A83126F, %p75;
	sub.f32 	%f609, %f986, %f983;
	setp.gt.f32	%p76, %f609, 0f3F000000;
	selp.f32	%f610, %f609, 0f3F000000, %p76;
	setp.lt.f32	%p77, %f610, %f35;
	selp.f32	%f986, %f610, %f35, %p77;
	add.s32 	%r184, %r184, 1;
	setp.lt.s32	%p78, %r184, %r66;
	@%p78 bra 	BB13_17;

BB13_42:
	mov.f32 	%f998, 0f00000000;
	@%p2 bra 	BB13_74;

	div.rn.f32 	%f613, %f988, 0fC0206C99;
	div.rn.f32 	%f162, %f613, %f986;
	div.rn.f32 	%f163, %f162, %f986;
	mov.u32 	%r113, 0;
	mov.f32 	%f998, 0f00000000;
	mov.u32 	%r189, %r113;

BB13_44:
	cvt.rn.f32.s32	%f614, %r189;
	sub.f32 	%f615, %f614, %f990;
	add.f32 	%f165, %f615, 0f3F000000;
	sqrt.rn.f32 	%f166, %f16;
	mul.f32 	%f167, %f165, %f166;
	abs.f32 	%f168, %f167;
	mul.f32 	%f169, %f167, %f167;
	add.f32 	%f170, %f615, 0fBF000000;
	mul.f32 	%f171, %f170, %f166;
	abs.f32 	%f172, %f171;
	mul.f32 	%f173, %f171, %f171;
	add.f32 	%f616, %f614, 0f3F000000;
	sub.f32 	%f617, %f616, %f990;
	div.rn.f32 	%f618, %f617, %f986;
	mul.f32 	%f619, %f618, 0fBF000000;
	mul.f32 	%f174, %f618, %f619;
	mul.f32 	%f620, %f174, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f621, %f620;
	mov.f32 	%f622, 0fBF317200;
	fma.rn.f32 	%f623, %f621, %f622, %f174;
	mov.f32 	%f624, 0fB5BFBE8E;
	fma.rn.f32 	%f625, %f621, %f624, %f623;
	mul.f32 	%f175, %f625, 0f3FB8AA3B;
	add.f32 	%f626, %f621, 0f00000000;
	ex2.approx.f32 	%f176, %f626;
	add.f32 	%f627, %f614, 0fBF000000;
	sub.f32 	%f628, %f627, %f990;
	div.rn.f32 	%f629, %f628, %f986;
	mul.f32 	%f630, %f629, 0fBF000000;
	mul.f32 	%f177, %f629, %f630;
	mul.f32 	%f631, %f177, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f632, %f631;
	fma.rn.f32 	%f633, %f632, %f622, %f177;
	fma.rn.f32 	%f634, %f632, %f624, %f633;
	mul.f32 	%f178, %f634, 0f3FB8AA3B;
	add.f32 	%f635, %f632, 0f00000000;
	ex2.approx.f32 	%f179, %f635;
	mov.b32 	 %r115, %f171;
	and.b32  	%r29, %r115, -2147483648;
	mov.b32 	 %r116, %f167;
	and.b32  	%r30, %r116, -2147483648;
	mov.u32 	%r188, %r113;

BB13_45:
	mov.u32 	%r31, %r188;
	setp.ltu.f32	%p80, %f168, 0f3F800000;
	@%p80 bra 	BB13_47;
	bra.uni 	BB13_46;

BB13_47:
	mov.f32 	%f654, 0f3BA0C9F8;
	mov.f32 	%f655, 0fBA1268FB;
	fma.rn.f32 	%f656, %f655, %f169, %f654;
	mov.f32 	%f657, 0fBCDABFD4;
	fma.rn.f32 	%f658, %f656, %f169, %f657;
	mov.f32 	%f659, 0f3DE70331;
	fma.rn.f32 	%f660, %f658, %f169, %f659;
	mov.f32 	%f661, 0fBEC09330;
	fma.rn.f32 	%f662, %f660, %f169, %f661;
	mov.f32 	%f663, 0f3F906EBA;
	fma.rn.f32 	%f664, %f662, %f169, %f663;
	mul.f32 	%f991, %f167, %f664;
	bra.uni 	BB13_48;

BB13_46:
	setp.ltu.f32	%p81, %f168, 0f407AD445;
	mov.f32 	%f638, 0f3A03BB71;
	mov.f32 	%f639, 0fB7B730FB;
	fma.rn.f32 	%f640, %f639, %f168, %f638;
	mov.f32 	%f641, 0fBBACA3B3;
	fma.rn.f32 	%f642, %f640, %f168, %f641;
	mov.f32 	%f643, 0f3D0A7445;
	fma.rn.f32 	%f644, %f642, %f168, %f643;
	mov.f32 	%f645, 0fBE1B3B75;
	fma.rn.f32 	%f646, %f644, %f168, %f645;
	mov.f32 	%f647, 0fBF6B385A;
	fma.rn.f32 	%f648, %f646, %f168, %f647;
	mov.f32 	%f649, 0fBFD0316E;
	fma.rn.f32 	%f650, %f648, %f168, %f649;
	mov.f32 	%f651, 0fBA031CCE;
	fma.rn.f32 	%f637, %f650, %f168, %f651;
	// inline asm
	ex2.approx.ftz.f32 %f636,%f637;
	// inline asm
	mov.f32 	%f652, 0f3F800000;
	sub.f32 	%f653, %f652, %f636;
	mov.b32 	 %r117, %f653;
	selp.b32	%r118, %r117, 1065353216, %p81;
	or.b32  	%r119, %r118, %r30;
	mov.b32 	 %f991, %r119;

BB13_48:
	setp.ltu.f32	%p82, %f172, 0f3F800000;
	@%p82 bra 	BB13_50;
	bra.uni 	BB13_49;

BB13_50:
	mov.f32 	%f683, 0f3BA0C9F8;
	mov.f32 	%f684, 0fBA1268FB;
	fma.rn.f32 	%f685, %f684, %f173, %f683;
	mov.f32 	%f686, 0fBCDABFD4;
	fma.rn.f32 	%f687, %f685, %f173, %f686;
	mov.f32 	%f688, 0f3DE70331;
	fma.rn.f32 	%f689, %f687, %f173, %f688;
	mov.f32 	%f690, 0fBEC09330;
	fma.rn.f32 	%f691, %f689, %f173, %f690;
	mov.f32 	%f692, 0f3F906EBA;
	fma.rn.f32 	%f693, %f691, %f173, %f692;
	mul.f32 	%f992, %f171, %f693;
	bra.uni 	BB13_51;

BB13_49:
	setp.ltu.f32	%p83, %f172, 0f407AD445;
	mov.f32 	%f667, 0f3A03BB71;
	mov.f32 	%f668, 0fB7B730FB;
	fma.rn.f32 	%f669, %f668, %f172, %f667;
	mov.f32 	%f670, 0fBBACA3B3;
	fma.rn.f32 	%f671, %f669, %f172, %f670;
	mov.f32 	%f672, 0f3D0A7445;
	fma.rn.f32 	%f673, %f671, %f172, %f672;
	mov.f32 	%f674, 0fBE1B3B75;
	fma.rn.f32 	%f675, %f673, %f172, %f674;
	mov.f32 	%f676, 0fBF6B385A;
	fma.rn.f32 	%f677, %f675, %f172, %f676;
	mov.f32 	%f678, 0fBFD0316E;
	fma.rn.f32 	%f679, %f677, %f172, %f678;
	mov.f32 	%f680, 0fBA031CCE;
	fma.rn.f32 	%f666, %f679, %f172, %f680;
	// inline asm
	ex2.approx.ftz.f32 %f665,%f666;
	// inline asm
	mov.f32 	%f681, 0f3F800000;
	sub.f32 	%f682, %f681, %f665;
	mov.b32 	 %r120, %f682;
	selp.b32	%r121, %r120, 1065353216, %p83;
	or.b32  	%r122, %r121, %r29;
	mov.b32 	 %f992, %r122;

BB13_51:
	sub.f32 	%f187, %f991, %f992;
	cvt.rn.f32.s32	%f188, %r31;
	sub.f32 	%f189, %f188, %f989;
	add.f32 	%f190, %f189, 0f3F000000;
	mul.f32 	%f191, %f190, %f166;
	abs.f32 	%f192, %f191;
	setp.ltu.f32	%p84, %f192, 0f3F800000;
	@%p84 bra 	BB13_53;
	bra.uni 	BB13_52;

BB13_53:
	mul.f32 	%f712, %f191, %f191;
	mov.f32 	%f713, 0f3BA0C9F8;
	mov.f32 	%f714, 0fBA1268FB;
	fma.rn.f32 	%f715, %f714, %f712, %f713;
	mov.f32 	%f716, 0fBCDABFD4;
	fma.rn.f32 	%f717, %f715, %f712, %f716;
	mov.f32 	%f718, 0f3DE70331;
	fma.rn.f32 	%f719, %f717, %f712, %f718;
	mov.f32 	%f720, 0fBEC09330;
	fma.rn.f32 	%f721, %f719, %f712, %f720;
	mov.f32 	%f722, 0f3F906EBA;
	fma.rn.f32 	%f723, %f721, %f712, %f722;
	mul.f32 	%f993, %f191, %f723;
	bra.uni 	BB13_54;

BB13_52:
	mov.f32 	%f696, 0f3A03BB71;
	mov.f32 	%f697, 0fB7B730FB;
	fma.rn.f32 	%f698, %f697, %f192, %f696;
	mov.f32 	%f699, 0fBBACA3B3;
	fma.rn.f32 	%f700, %f698, %f192, %f699;
	mov.f32 	%f701, 0f3D0A7445;
	fma.rn.f32 	%f702, %f700, %f192, %f701;
	mov.f32 	%f703, 0fBE1B3B75;
	fma.rn.f32 	%f704, %f702, %f192, %f703;
	mov.f32 	%f705, 0fBF6B385A;
	fma.rn.f32 	%f706, %f704, %f192, %f705;
	mov.f32 	%f707, 0fBFD0316E;
	fma.rn.f32 	%f708, %f706, %f192, %f707;
	mov.f32 	%f709, 0fBA031CCE;
	fma.rn.f32 	%f695, %f708, %f192, %f709;
	// inline asm
	ex2.approx.ftz.f32 %f694,%f695;
	// inline asm
	mov.f32 	%f710, 0f3F800000;
	sub.f32 	%f711, %f710, %f694;
	mov.b32 	 %r123, %f711;
	setp.ltu.f32	%p85, %f192, 0f407AD445;
	selp.b32	%r124, %r123, 1065353216, %p85;
	mov.b32 	 %r125, %f191;
	and.b32  	%r126, %r125, -2147483648;
	or.b32  	%r127, %r124, %r126;
	mov.b32 	 %f993, %r127;

BB13_54:
	add.f32 	%f196, %f189, 0fBF000000;
	mul.f32 	%f197, %f196, %f166;
	abs.f32 	%f198, %f197;
	setp.ltu.f32	%p86, %f198, 0f3F800000;
	@%p86 bra 	BB13_56;
	bra.uni 	BB13_55;

BB13_56:
	mul.f32 	%f742, %f197, %f197;
	mov.f32 	%f743, 0f3BA0C9F8;
	mov.f32 	%f744, 0fBA1268FB;
	fma.rn.f32 	%f745, %f744, %f742, %f743;
	mov.f32 	%f746, 0fBCDABFD4;
	fma.rn.f32 	%f747, %f745, %f742, %f746;
	mov.f32 	%f748, 0f3DE70331;
	fma.rn.f32 	%f749, %f747, %f742, %f748;
	mov.f32 	%f750, 0fBEC09330;
	fma.rn.f32 	%f751, %f749, %f742, %f750;
	mov.f32 	%f752, 0f3F906EBA;
	fma.rn.f32 	%f753, %f751, %f742, %f752;
	mul.f32 	%f994, %f197, %f753;
	bra.uni 	BB13_57;

BB13_55:
	mov.f32 	%f726, 0f3A03BB71;
	mov.f32 	%f727, 0fB7B730FB;
	fma.rn.f32 	%f728, %f727, %f198, %f726;
	mov.f32 	%f729, 0fBBACA3B3;
	fma.rn.f32 	%f730, %f728, %f198, %f729;
	mov.f32 	%f731, 0f3D0A7445;
	fma.rn.f32 	%f732, %f730, %f198, %f731;
	mov.f32 	%f733, 0fBE1B3B75;
	fma.rn.f32 	%f734, %f732, %f198, %f733;
	mov.f32 	%f735, 0fBF6B385A;
	fma.rn.f32 	%f736, %f734, %f198, %f735;
	mov.f32 	%f737, 0fBFD0316E;
	fma.rn.f32 	%f738, %f736, %f198, %f737;
	mov.f32 	%f739, 0fBA031CCE;
	fma.rn.f32 	%f725, %f738, %f198, %f739;
	// inline asm
	ex2.approx.ftz.f32 %f724,%f725;
	// inline asm
	mov.f32 	%f740, 0f3F800000;
	sub.f32 	%f741, %f740, %f724;
	mov.b32 	 %r128, %f741;
	setp.ltu.f32	%p87, %f198, 0f407AD445;
	selp.b32	%r129, %r128, 1065353216, %p87;
	mov.b32 	 %r130, %f197;
	and.b32  	%r131, %r130, -2147483648;
	or.b32  	%r132, %r129, %r131;
	mov.b32 	 %f994, %r132;

BB13_57:
	mul.f32 	%f770, %f187, 0f3F000000;
	sub.f32 	%f771, %f993, %f994;
	mul.f32 	%f772, %f771, 0f3F000000;
	mul.f32 	%f773, %f770, %f988;
	fma.rn.f32 	%f202, %f772, %f773, %f987;
	mad.lo.s32 	%r134, %r31, %r65, %r189;
	cvt.s64.s32	%rd75, %r134;
	add.s64 	%rd76, %rd75, %rd6;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.f32 	%f203, [%rd78];
	// inline asm
	ex2.approx.ftz.f32 %f754,%f175;
	// inline asm
	mul.f32 	%f774, %f754, %f176;
	setp.lt.f32	%p88, %f174, 0fC2D20000;
	selp.f32	%f775, 0f00000000, %f774, %p88;
	setp.gt.f32	%p89, %f174, 0f42D20000;
	selp.f32	%f776, 0f7F800000, %f775, %p89;
	// inline asm
	ex2.approx.ftz.f32 %f756,%f178;
	// inline asm
	mul.f32 	%f777, %f756, %f179;
	setp.lt.f32	%p90, %f177, 0fC2D20000;
	selp.f32	%f778, 0f00000000, %f777, %p90;
	setp.gt.f32	%p91, %f177, 0f42D20000;
	selp.f32	%f779, 0f7F800000, %f778, %p91;
	sub.f32 	%f780, %f776, %f779;
	mul.f32 	%f781, %f162, %f780;
	mul.f32 	%f782, %f772, %f781;
	st.local.f32 	[%rd5], %f782;
	add.f32 	%f783, %f188, 0f3F000000;
	sub.f32 	%f784, %f783, %f989;
	div.rn.f32 	%f785, %f784, %f986;
	mul.f32 	%f786, %f785, 0fBF000000;
	mul.f32 	%f787, %f785, %f786;
	mul.f32 	%f788, %f787, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f789, %f788;
	fma.rn.f32 	%f791, %f789, %f622, %f787;
	fma.rn.f32 	%f793, %f789, %f624, %f791;
	mul.f32 	%f767, %f793, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f758,%f767;
	// inline asm
	add.f32 	%f794, %f789, 0f00000000;
	ex2.approx.f32 	%f795, %f794;
	mul.f32 	%f796, %f758, %f795;
	setp.lt.f32	%p92, %f787, 0fC2D20000;
	selp.f32	%f797, 0f00000000, %f796, %p92;
	setp.gt.f32	%p93, %f787, 0f42D20000;
	selp.f32	%f798, 0f7F800000, %f797, %p93;
	add.f32 	%f799, %f188, 0fBF000000;
	sub.f32 	%f800, %f799, %f989;
	div.rn.f32 	%f801, %f800, %f986;
	mul.f32 	%f802, %f801, 0fBF000000;
	mul.f32 	%f803, %f801, %f802;
	mul.f32 	%f804, %f803, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f805, %f804;
	fma.rn.f32 	%f806, %f805, %f622, %f803;
	fma.rn.f32 	%f807, %f805, %f624, %f806;
	mul.f32 	%f769, %f807, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f760,%f769;
	// inline asm
	add.f32 	%f808, %f805, 0f00000000;
	ex2.approx.f32 	%f809, %f808;
	mul.f32 	%f810, %f760, %f809;
	setp.lt.f32	%p94, %f803, 0fC2D20000;
	selp.f32	%f811, 0f00000000, %f810, %p94;
	setp.gt.f32	%p95, %f803, 0f42D20000;
	selp.f32	%f812, 0f7F800000, %f811, %p95;
	sub.f32 	%f813, %f798, %f812;
	mul.f32 	%f814, %f162, %f813;
	mul.f32 	%f815, %f770, %f814;
	st.local.f32 	[%rd5+4], %f815;
	// inline asm
	ex2.approx.ftz.f32 %f762,%f175;
	// inline asm
	mul.f32 	%f816, %f762, %f176;
	selp.f32	%f817, 0f00000000, %f816, %p88;
	selp.f32	%f818, 0f7F800000, %f817, %p89;
	// inline asm
	ex2.approx.ftz.f32 %f764,%f178;
	// inline asm
	mul.f32 	%f819, %f764, %f179;
	selp.f32	%f820, 0f00000000, %f819, %p90;
	selp.f32	%f821, 0f7F800000, %f820, %p91;
	mul.f32 	%f822, %f165, %f818;
	mul.f32 	%f823, %f170, %f821;
	sub.f32 	%f824, %f822, %f823;
	mul.f32 	%f825, %f163, %f824;
	// inline asm
	ex2.approx.ftz.f32 %f766,%f767;
	// inline asm
	mul.f32 	%f826, %f766, %f795;
	selp.f32	%f827, 0f00000000, %f826, %p92;
	selp.f32	%f828, 0f7F800000, %f827, %p93;
	// inline asm
	ex2.approx.ftz.f32 %f768,%f769;
	// inline asm
	mul.f32 	%f829, %f768, %f809;
	selp.f32	%f830, 0f00000000, %f829, %p94;
	selp.f32	%f831, 0f7F800000, %f830, %p95;
	mul.f32 	%f832, %f190, %f828;
	mul.f32 	%f833, %f196, %f831;
	sub.f32 	%f834, %f832, %f833;
	mul.f32 	%f835, %f163, %f834;
	mul.f32 	%f836, %f770, %f835;
	fma.rn.f32 	%f837, %f772, %f825, %f836;
	st.local.f32 	[%rd5+16], %f837;
	mul.f32 	%f838, %f770, %f772;
	st.local.f32 	[%rd5+8], %f838;
	mov.u32 	%r135, 1065353216;
	st.local.u32 	[%rd5+12], %r135;
	mov.u32 	%r192, 0;

BB13_58:
	mov.u32 	%r190, %r192;
	mov.u32 	%r32, %r190;
	setp.gt.s32	%p96, %r32, 4;
	@%p96 bra 	BB13_61;

	mul.wide.s32 	%rd79, %r32, 4;
	add.s64 	%rd80, %rd5, %rd79;
	ld.local.f32 	%f204, [%rd80];
	mul.lo.s32 	%r33, %r32, 5;
	mov.f32 	%f995, %f204;
	mov.u32 	%r191, %r32;
	bra.uni 	BB13_60;

BB13_103:
	mul.wide.s32 	%rd134, %r35, 4;
	add.s64 	%rd135, %rd5, %rd134;
	ld.local.f32 	%f230, [%rd135];
	mov.f32 	%f995, %f230;
	mov.u32 	%r191, %r35;

BB13_60:
	mov.u32 	%r34, %r191;
	mov.f32 	%f205, %f995;
	mul.f32 	%f839, %f205, %f204;
	div.rn.f32 	%f840, %f839, %f202;
	add.s32 	%r136, %r34, %r33;
	mul.wide.s32 	%rd81, %r136, 4;
	add.s64 	%rd82, %rd3, %rd81;
	ld.local.f32 	%f841, [%rd82];
	add.f32 	%f842, %f840, %f841;
	st.local.f32 	[%rd82], %f842;
	mad.lo.s32 	%r137, %r34, 5, %r32;
	mul.wide.s32 	%rd83, %r137, 4;
	add.s64 	%rd84, %rd3, %rd83;
	st.local.f32 	[%rd84], %f842;
	add.s32 	%r35, %r34, 1;
	setp.lt.s32	%p97, %r35, 5;
	@%p97 bra 	BB13_103;

BB13_61:
	add.s32 	%r192, %r32, 1;
	setp.lt.s32	%p98, %r192, 5;
	@%p98 bra 	BB13_58;

	setp.leu.f32	%p99, %f202, 0f00000000;
	@%p99 bra 	BB13_72;

	setp.gt.f32	%p100, %f203, 0f00000000;
	@%p100 bra 	BB13_65;
	bra.uni 	BB13_64;

BB13_65:
	setp.lt.f32	%p101, %f202, 0f7F800000;
	@%p101 bra 	BB13_67;
	bra.uni 	BB13_66;

BB13_67:
	setp.lt.f32	%p102, %f202, 0f00800000;
	mul.f32 	%f845, %f202, 0f4B800000;
	selp.f32	%f846, %f845, %f202, %p102;
	selp.f32	%f847, 0fC3170000, 0fC2FE0000, %p102;
	mov.b32 	 %r138, %f846;
	and.b32  	%r139, %r138, 8388607;
	or.b32  	%r140, %r139, 1065353216;
	mov.b32 	 %f848, %r140;
	shr.u32 	%r141, %r138, 23;
	cvt.rn.f32.u32	%f849, %r141;
	add.f32 	%f850, %f847, %f849;
	setp.gt.f32	%p103, %f848, 0f3FAE147B;
	mul.f32 	%f851, %f848, 0f3F000000;
	add.f32 	%f852, %f850, 0f3F800000;
	selp.f32	%f853, %f851, %f848, %p103;
	selp.f32	%f854, %f852, %f850, %p103;
	add.f32 	%f844, %f853, 0f3F800000;
	add.f32 	%f855, %f853, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f843,%f844;
	// inline asm
	mul.f32 	%f856, %f855, %f855;
	neg.f32 	%f857, %f856;
	mul.rn.f32 	%f858, %f843, %f857;
	add.rn.f32 	%f859, %f855, %f858;
	mul.f32 	%f860, %f859, %f859;
	mov.f32 	%f861, 0f3C4C6A36;
	mov.f32 	%f862, 0f3B1E94E6;
	fma.rn.f32 	%f863, %f862, %f860, %f861;
	mov.f32 	%f864, 0f3DAAAB1A;
	fma.rn.f32 	%f865, %f863, %f860, %f864;
	mul.f32 	%f866, %f860, %f865;
	fma.rn.f32 	%f867, %f866, %f859, %f858;
	add.f32 	%f868, %f855, %f867;
	mov.f32 	%f869, 0f3F317218;
	fma.rn.f32 	%f996, %f854, %f869, %f868;
	bra.uni 	BB13_68;

BB13_64:
	sub.f32 	%f998, %f998, %f202;
	bra.uni 	BB13_72;

BB13_66:
	lg2.approx.f32 	%f996, %f202;

BB13_68:
	mul.f32 	%f870, %f203, %f996;
	sub.f32 	%f210, %f870, %f202;
	setp.lt.f32	%p104, %f203, 0f7F800000;
	@%p104 bra 	BB13_70;
	bra.uni 	BB13_69;

BB13_70:
	setp.lt.f32	%p105, %f203, 0f00800000;
	mul.f32 	%f873, %f203, 0f4B800000;
	selp.f32	%f874, %f873, %f203, %p105;
	selp.f32	%f875, 0fC3170000, 0fC2FE0000, %p105;
	mov.b32 	 %r142, %f874;
	and.b32  	%r143, %r142, 8388607;
	or.b32  	%r144, %r143, 1065353216;
	mov.b32 	 %f876, %r144;
	shr.u32 	%r145, %r142, 23;
	cvt.rn.f32.u32	%f877, %r145;
	add.f32 	%f878, %f875, %f877;
	setp.gt.f32	%p106, %f876, 0f3FAE147B;
	mul.f32 	%f879, %f876, 0f3F000000;
	add.f32 	%f880, %f878, 0f3F800000;
	selp.f32	%f881, %f879, %f876, %p106;
	selp.f32	%f882, %f880, %f878, %p106;
	add.f32 	%f872, %f881, 0f3F800000;
	add.f32 	%f883, %f881, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f871,%f872;
	// inline asm
	mul.f32 	%f884, %f883, %f883;
	neg.f32 	%f885, %f884;
	mul.rn.f32 	%f886, %f871, %f885;
	add.rn.f32 	%f887, %f883, %f886;
	mul.f32 	%f888, %f887, %f887;
	mov.f32 	%f889, 0f3C4C6A36;
	mov.f32 	%f890, 0f3B1E94E6;
	fma.rn.f32 	%f891, %f890, %f888, %f889;
	mov.f32 	%f892, 0f3DAAAB1A;
	fma.rn.f32 	%f893, %f891, %f888, %f892;
	mul.f32 	%f894, %f888, %f893;
	fma.rn.f32 	%f895, %f894, %f887, %f886;
	add.f32 	%f896, %f883, %f895;
	mov.f32 	%f897, 0f3F317218;
	fma.rn.f32 	%f997, %f882, %f897, %f896;
	bra.uni 	BB13_71;

BB13_69:
	lg2.approx.f32 	%f997, %f203;

BB13_71:
	mul.f32 	%f898, %f203, %f997;
	sub.f32 	%f899, %f210, %f898;
	add.f32 	%f900, %f203, %f899;
	add.f32 	%f998, %f998, %f900;

BB13_72:
	add.s32 	%r37, %r31, 1;
	setp.lt.s32	%p107, %r37, %r65;
	mov.u32 	%r188, %r37;
	@%p107 bra 	BB13_45;

	add.s32 	%r189, %r189, 1;
	setp.lt.s32	%p108, %r189, %r65;
	@%p108 bra 	BB13_44;

BB13_74:
	mov.u32 	%r197, 0;

BB13_75:
	mov.u32 	%r39, %r197;
	mul.wide.s32 	%rd85, %r39, 5;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd17, %rd3, %rd86;
	setp.lt.s32	%p109, %r39, 0;
	@%p109 bra 	BB13_82;

	mul.lo.s32 	%r40, %r39, 5;
	mov.u32 	%r193, 0;

BB13_77:
	mov.u32 	%r41, %r193;
	setp.lt.s32	%p110, %r41, 1;
	@%p110 bra 	BB13_81;

	mul.wide.s32 	%rd89, %r41, 4;
	add.s64 	%rd142, %rd3, %rd89;
	mov.u64 	%rd141, %rd17;
	add.s32 	%r42, %r41, -1;
	mov.f32 	%f1001, 0f00000000;
	mov.u32 	%r194, -1;
	mov.f32 	%f1000, %f1001;
	@%p110 bra 	BB13_80;

BB13_79:
	ld.local.f32 	%f903, [%rd141];
	ld.local.f32 	%f904, [%rd142];
	fma.rn.f32 	%f1001, %f904, %f903, %f1001;
	add.s64 	%rd142, %rd142, 20;
	add.s64 	%rd141, %rd141, 4;
	add.s32 	%r194, %r194, 1;
	setp.lt.s32	%p112, %r194, %r42;
	mov.f32 	%f1000, %f1001;
	@%p112 bra 	BB13_79;

BB13_80:
	add.s32 	%r149, %r41, %r40;
	mul.wide.s32 	%rd90, %r149, 4;
	add.s64 	%rd91, %rd3, %rd90;
	ld.local.f32 	%f905, [%rd91];
	sub.f32 	%f906, %f905, %f1000;
	st.local.f32 	[%rd91], %f906;

BB13_81:
	add.s32 	%r193, %r41, 1;
	setp.lt.s32	%p113, %r41, %r39;
	@%p113 bra 	BB13_77;

BB13_82:
	add.s32 	%r197, %r39, 1;
	setp.gt.s32	%p114, %r197, 4;
	@%p114 bra 	BB13_90;

	cvt.s64.s32	%rd93, %r39;
	add.s64 	%rd25, %rd93, 1;
	add.s32 	%r47, %r39, -1;
	mul.lo.s32 	%r48, %r39, 5;
	mul.lo.s32 	%r150, %r39, 6;
	mul.wide.s32 	%rd94, %r150, 4;
	add.s64 	%rd26, %rd3, %rd94;
	mov.u64 	%rd143, 0;
	mov.u32 	%r196, %r197;

BB13_84:
	add.s64 	%rd95, %rd25, %rd143;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd28, %rd3, %rd96;
	add.s32 	%r151, %r196, %r48;
	mul.wide.s32 	%rd97, %r151, 4;
	add.s64 	%rd29, %rd3, %rd97;
	setp.gt.s32	%p115, %r39, 0;
	@%p115 bra 	BB13_86;
	bra.uni 	BB13_85;

BB13_86:
	mov.u64 	%rd145, %rd28;
	mov.u64 	%rd144, %rd17;
	setp.lt.s32	%p116, %r39, 1;
	mov.f32 	%f1004, 0f00000000;
	mov.u32 	%r198, -1;
	mov.f32 	%f1003, %f1004;
	@%p116 bra 	BB13_88;

BB13_87:
	ld.local.f32 	%f913, [%rd144];
	ld.local.f32 	%f914, [%rd145];
	fma.rn.f32 	%f1004, %f914, %f913, %f1004;
	add.s64 	%rd145, %rd145, 20;
	add.s64 	%rd144, %rd144, 4;
	add.s32 	%r198, %r198, 1;
	setp.lt.s32	%p117, %r198, %r47;
	mov.f32 	%f1003, %f1004;
	@%p117 bra 	BB13_87;

BB13_88:
	ld.local.f32 	%f915, [%rd26];
	rcp.rn.f32 	%f916, %f915;
	ld.local.f32 	%f917, [%rd29];
	sub.f32 	%f918, %f917, %f1003;
	mul.f32 	%f919, %f916, %f918;
	st.local.f32 	[%rd29], %f919;
	bra.uni 	BB13_89;

BB13_85:
	ld.local.f32 	%f907, [%rd26];
	rcp.rn.f32 	%f908, %f907;
	ld.local.f32 	%f909, [%rd29];
	mul.f32 	%f910, %f908, %f909;
	st.local.f32 	[%rd29], %f910;

BB13_89:
	add.s32 	%r196, %r196, 1;
	setp.lt.s32	%p118, %r196, 5;
	add.s64 	%rd143, %rd143, 1;
	@%p118 bra 	BB13_84;

BB13_90:
	setp.lt.s32	%p119, %r197, 5;
	@%p119 bra 	BB13_75;

	ld.local.f32 	%f223, [%rd3+96];
	mov.u32 	%r199, 0;

BB13_92:
	mul.wide.s32 	%rd99, %r199, 5;
	add.s64 	%rd37, %rd99, 4;
	setp.eq.s32	%p120, %r199, 0;
	selp.f32	%f920, 0f3F800000, 0f00000000, %p120;
	st.local.f32 	[%rd2], %f920;
	mov.u32 	%r200, 1;
	mov.u64 	%rd146, 0;

BB13_93:
	shl.b64 	%rd100, %rd146, 2;
	add.s64 	%rd101, %rd100, %rd3;
	add.s64 	%rd148, %rd101, 4;
	setp.lt.s32	%p121, %r200, 1;
	mov.f32 	%f1007, 0f00000000;
	mov.u32 	%r201, -1;
	mov.f32 	%f1006, %f1007;
	mov.u64 	%rd147, %rd2;
	@%p121 bra 	BB13_95;

BB13_94:
	mov.u64 	%rd41, %rd147;
	ld.local.f32 	%f923, [%rd41];
	ld.local.f32 	%f924, [%rd148];
	fma.rn.f32 	%f1007, %f924, %f923, %f1007;
	add.s64 	%rd148, %rd148, 20;
	add.s64 	%rd44, %rd41, 4;
	add.s32 	%r156, %r200, -1;
	add.s32 	%r201, %r201, 1;
	setp.lt.s32	%p122, %r201, %r156;
	mov.u64 	%rd147, %rd44;
	mov.f32 	%f1006, %f1007;
	@%p122 bra 	BB13_94;

BB13_95:
	setp.eq.s32	%p123, %r200, %r199;
	selp.f32	%f925, 0f3F800000, 0f00000000, %p123;
	mul.wide.s32 	%rd102, %r200, 4;
	add.s64 	%rd103, %rd2, %rd102;
	sub.f32 	%f926, %f925, %f1006;
	st.local.f32 	[%rd103], %f926;
	add.s32 	%r200, %r200, 1;
	setp.lt.s32	%p124, %r200, 5;
	add.s64 	%rd146, %rd146, 1;
	@%p124 bra 	BB13_93;

	ld.local.f32 	%f927, [%rd2+16];
	div.rn.f32 	%f928, %f927, %f223;
	mul.lo.s32 	%r58, %r199, 5;
	add.s32 	%r158, %r58, 4;
	mul.wide.s32 	%rd105, %r158, 4;
	add.s64 	%rd106, %rd4, %rd105;
	st.local.f32 	[%rd106], %f928;
	mov.u32 	%r202, 3;
	mov.u64 	%rd149, 0;

BB13_97:
	mov.u32 	%r59, %r202;
	sub.s64 	%rd107, %rd37, %rd149;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd151, %rd4, %rd108;
	mul.lo.s64 	%rd109, %rd149, -6;
	shl.b64 	%rd110, %rd109, 2;
	add.s64 	%rd111, %rd110, %rd3;
	add.s64 	%rd150, %rd111, 92;
	add.s32 	%r203, %r59, 1;
	mov.f32 	%f1009, 0f00000000;
	mov.f32 	%f1010, %f1009;
	setp.gt.s32	%p125, %r203, 4;
	@%p125 bra 	BB13_99;

BB13_98:
	ld.local.f32 	%f931, [%rd151];
	ld.local.f32 	%f932, [%rd150];
	fma.rn.f32 	%f1010, %f932, %f931, %f1010;
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd150, %rd150, 20;
	add.s32 	%r203, %r203, 1;
	setp.lt.s32	%p126, %r203, 5;
	mov.f32 	%f1009, %f1010;
	@%p126 bra 	BB13_98;

BB13_99:
	mul.lo.s32 	%r159, %r59, 6;
	mul.wide.s32 	%rd112, %r159, 4;
	add.s64 	%rd113, %rd3, %rd112;
	ld.local.f32 	%f933, [%rd113];
	rcp.rn.f32 	%f934, %f933;
	mul.wide.s32 	%rd114, %r59, 4;
	add.s64 	%rd115, %rd2, %rd114;
	ld.local.f32 	%f935, [%rd115];
	sub.f32 	%f936, %f935, %f1009;
	mul.f32 	%f937, %f934, %f936;
	add.s32 	%r160, %r59, %r58;
	mul.wide.s32 	%rd116, %r160, 4;
	add.s64 	%rd117, %rd4, %rd116;
	st.local.f32 	[%rd117], %f937;
	add.s32 	%r202, %r59, -1;
	add.s64 	%rd149, %rd149, 1;
	setp.gt.s32	%p127, %r59, 0;
	@%p127 bra 	BB13_97;

	add.s32 	%r199, %r199, 1;
	setp.lt.s32	%p128, %r199, 5;
	@%p128 bra 	BB13_92;

	ld.param.u64 	%rd138, [kernel_MLEFit_sigma_param_6];
	ld.param.u64 	%rd137, [kernel_MLEFit_sigma_param_5];
	ld.param.u32 	%r169, [kernel_MLEFit_sigma_param_7];
	ld.param.u64 	%rd136, [kernel_MLEFit_sigma_param_4];
	mov.u32 	%r168, %tid.x;
	mov.u32 	%r167, %ctaid.x;
	mov.u32 	%r166, %ntid.x;
	mad.lo.s32 	%r165, %r166, %r167, %r168;
	ld.local.f32 	%f938, [%rd4];
	ld.local.f32 	%f939, [%rd4+24];
	ld.local.f32 	%f940, [%rd4+48];
	ld.local.f32 	%f941, [%rd4+72];
	ld.local.f32 	%f942, [%rd4+96];
	cvta.to.global.u64 	%rd118, %rd136;
	mul.wide.s32 	%rd119, %r165, 4;
	add.s64 	%rd120, %rd118, %rd119;
	st.global.f32 	[%rd120], %f990;
	mul.wide.s32 	%rd121, %r169, 4;
	add.s64 	%rd122, %rd120, %rd121;
	st.global.f32 	[%rd122], %f989;
	add.s64 	%rd123, %rd122, %rd121;
	st.global.f32 	[%rd123], %f988;
	add.s64 	%rd124, %rd123, %rd121;
	st.global.f32 	[%rd124], %f987;
	add.s64 	%rd125, %rd124, %rd121;
	st.global.f32 	[%rd125], %f986;
	cvta.to.global.u64 	%rd126, %rd137;
	add.s64 	%rd127, %rd126, %rd119;
	st.global.f32 	[%rd127], %f938;
	add.s64 	%rd128, %rd127, %rd121;
	st.global.f32 	[%rd128], %f939;
	add.s64 	%rd129, %rd128, %rd121;
	st.global.f32 	[%rd129], %f940;
	add.s64 	%rd130, %rd129, %rd121;
	st.global.f32 	[%rd130], %f941;
	add.s64 	%rd131, %rd130, %rd121;
	st.global.f32 	[%rd131], %f942;
	cvta.to.global.u64 	%rd132, %rd138;
	add.s64 	%rd133, %rd132, %rd119;
	st.global.f32 	[%rd133], %f998;

BB13_102:
	ret;
}

	// .globl	kernel_MLEFit_sigmaxy
.visible .entry kernel_MLEFit_sigmaxy(
	.param .u64 kernel_MLEFit_sigmaxy_param_0,
	.param .f32 kernel_MLEFit_sigmaxy_param_1,
	.param .u32 kernel_MLEFit_sigmaxy_param_2,
	.param .u32 kernel_MLEFit_sigmaxy_param_3,
	.param .u64 kernel_MLEFit_sigmaxy_param_4,
	.param .u64 kernel_MLEFit_sigmaxy_param_5,
	.param .u64 kernel_MLEFit_sigmaxy_param_6,
	.param .u32 kernel_MLEFit_sigmaxy_param_7
)
{
	.local .align 4 .b8 	__local_depot14[412];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<123>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<1047>;
	.reg .b32 	%r<205>;
	.reg .b64 	%rd<163>;


	mov.u64 	%rd162, __local_depot14;
	cvta.local.u64 	%SP, %rd162;
	ld.param.u64 	%rd60, [kernel_MLEFit_sigmaxy_param_0];
	ld.param.f32 	%f1020, [kernel_MLEFit_sigmaxy_param_1];
	ld.param.u32 	%r66, [kernel_MLEFit_sigmaxy_param_2];
	ld.param.u32 	%r67, [kernel_MLEFit_sigmaxy_param_3];
	ld.param.u32 	%r68, [kernel_MLEFit_sigmaxy_param_7];
	cvta.to.global.u64 	%rd1, %rd60;
	add.u64 	%rd64, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd64;
	add.u64 	%rd65, %SP, 100;
	cvta.to.local.u64 	%rd3, %rd65;
	add.u64 	%rd66, %SP, 244;
	cvta.to.local.u64 	%rd4, %rd66;
	add.u64 	%rd67, %SP, 388;
	cvta.to.local.u64 	%rd5, %rd67;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	setp.ge.s32	%p1, %r4, %r68;
	@%p1 bra 	BB14_103;

	mov.u64 	%rd147, 0;

BB14_2:
	add.s64 	%rd69, %rd65, %rd147;
	mov.u16 	%rs1, 0;
	st.u8 	[%rd69], %rs1;
	add.s64 	%rd147, %rd147, 1;
	setp.lt.u64	%p2, %rd147, 144;
	@%p2 bra 	BB14_2;

	mov.u64 	%rd148, 0;

BB14_4:
	add.s64 	%rd71, %rd66, %rd148;
	st.u8 	[%rd71], %rs1;
	add.s64 	%rd148, %rd148, 1;
	setp.lt.u64	%p3, %rd148, 144;
	@%p3 bra 	BB14_4;

	mul.lo.s32 	%r69, %r66, %r66;
	mul.lo.s32 	%r70, %r69, %r4;
	cvt.s64.s32	%rd12, %r70;
	mov.f32 	%f243, 0f00000000;
	mov.f32 	%f979, %f243;
	mov.f32 	%f978, %f243;
	setp.lt.s32	%p4, %r66, 1;
	mov.f32 	%f992, %f243;
	@%p4 bra 	BB14_10;

	mul.wide.s32 	%rd72, %r70, 4;
	add.s64 	%rd13, %rd1, %rd72;
	mov.f32 	%f994, 0f00000000;
	mov.f32 	%f979, %f994;
	mov.f32 	%f978, %f994;
	mov.u32 	%r71, 0;
	mov.u32 	%r174, %r71;

BB14_7:
	mov.f32 	%f984, %f994;
	mov.f32 	%f993, %f984;
	mul.lo.s32 	%r76, %r66, %r174;
	mul.wide.s32 	%rd73, %r76, 4;
	add.s64 	%rd149, %rd13, %rd73;
	cvt.rn.f32.s32	%f4, %r174;
	mov.u32 	%r173, %r71;

BB14_8:
	mov.u32 	%r6, %r173;
	cvt.rn.f32.s32	%f247, %r6;
	ld.global.f32 	%f248, [%rd149];
	fma.rn.f32 	%f993, %f247, %f248, %f993;
	fma.rn.f32 	%f979, %f4, %f248, %f979;
	add.f32 	%f978, %f978, %f248;
	add.s64 	%rd149, %rd149, 4;
	add.s32 	%r7, %r6, 1;
	setp.lt.s32	%p5, %r7, %r66;
	mov.u32 	%r173, %r7;
	@%p5 bra 	BB14_8;

	add.s32 	%r174, %r174, 1;
	setp.lt.s32	%p6, %r174, %r66;
	mov.f32 	%f994, %f993;
	mov.f32 	%f983, %f993;
	mov.f32 	%f992, %f983;
	@%p6 bra 	BB14_7;

BB14_10:
	mov.f32 	%f13, %f992;
	div.rn.f32 	%f1026, %f13, %f978;
	div.rn.f32 	%f1025, %f979, %f978;
	mov.f32 	%f251, 0f3F000000;
	div.rn.f32 	%f252, %f251, %f1020;
	div.rn.f32 	%f16, %f252, %f1020;
	mov.f32 	%f1023, 0f51BA43B7;
	mov.f32 	%f989, %f243;
	@%p4 bra 	BB14_19;

	mul.wide.s32 	%rd74, %r70, 4;
	add.s64 	%rd17, %rd1, %rd74;
	mov.f32 	%f991, 0f00000000;
	mov.u32 	%r77, 0;
	mov.f32 	%f1023, 0f51BA43B7;
	mov.u32 	%r184, %r77;

BB14_12:
	mov.f32 	%f988, %f991;
	mov.f32 	%f990, %f988;
	mov.u32 	%r183, %r77;

BB14_13:
	mov.u32 	%r179, %r183;
	mov.u32 	%r10, %r179;
	neg.s32 	%r11, %r10;
	mov.f32 	%f981, 0f00000000;
	mov.f32 	%f980, %f981;
	mov.u32 	%r182, %r77;

BB14_14:
	mul.lo.s32 	%r84, %r66, %r182;
	mul.wide.s32 	%rd75, %r84, 4;
	add.s64 	%rd150, %rd17, %rd75;
	sub.s32 	%r85, %r182, %r184;
	sub.s32 	%r86, %r184, %r182;
	mul.lo.s32 	%r87, %r86, %r85;
	cvt.rn.f32.s32	%f257, %r87;
	mul.f32 	%f23, %f16, %f257;
	mul.f32 	%f258, %f23, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f259, %f258;
	mov.f32 	%f260, 0fBF317200;
	fma.rn.f32 	%f261, %f259, %f260, %f23;
	mov.f32 	%f262, 0fB5BFBE8E;
	fma.rn.f32 	%f263, %f259, %f262, %f261;
	mul.f32 	%f24, %f263, 0f3FB8AA3B;
	add.f32 	%f264, %f259, 0f00000000;
	ex2.approx.f32 	%f25, %f264;
	mov.u32 	%r175, %r11;
	mov.u32 	%r180, %r77;
	mov.u32 	%r181, %r10;

BB14_15:
	mov.u32 	%r14, %r181;
	mov.u32 	%r15, %r180;
	mov.u32 	%r13, %r175;
	// inline asm
	ex2.approx.ftz.f32 %f265,%f24;
	// inline asm
	mul.f32 	%f269, %f265, %f25;
	setp.lt.f32	%p8, %f23, 0fC2D20000;
	selp.f32	%f270, 0f00000000, %f269, %p8;
	setp.gt.f32	%p9, %f23, 0f42D20000;
	selp.f32	%f271, 0f7F800000, %f270, %p9;
	mul.lo.s32 	%r88, %r13, %r14;
	cvt.rn.f32.s32	%f272, %r88;
	mul.f32 	%f273, %f16, %f272;
	mul.f32 	%f274, %f273, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f275, %f274;
	fma.rn.f32 	%f277, %f275, %f260, %f273;
	fma.rn.f32 	%f279, %f275, %f262, %f277;
	mul.f32 	%f268, %f279, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f267,%f268;
	// inline asm
	add.f32 	%f280, %f275, 0f00000000;
	ex2.approx.f32 	%f281, %f280;
	mul.f32 	%f282, %f267, %f281;
	setp.lt.f32	%p10, %f273, 0fC2D20000;
	selp.f32	%f283, 0f00000000, %f282, %p10;
	setp.gt.f32	%p11, %f273, 0f42D20000;
	selp.f32	%f284, 0f7F800000, %f283, %p11;
	mul.f32 	%f285, %f271, %f284;
	ld.global.f32 	%f286, [%rd150];
	fma.rn.f32 	%f981, %f286, %f285, %f981;
	add.f32 	%f980, %f980, %f285;
	add.s32 	%r16, %r14, -1;
	add.s32 	%r17, %r13, 1;
	add.s64 	%rd150, %rd150, 4;
	add.s32 	%r18, %r15, 1;
	setp.lt.s32	%p12, %r18, %r66;
	mov.u32 	%r175, %r17;
	mov.u32 	%r180, %r18;
	mov.u32 	%r181, %r16;
	@%p12 bra 	BB14_15;

	add.s32 	%r182, %r182, 1;
	setp.lt.s32	%p13, %r182, %r66;
	@%p13 bra 	BB14_14;

	div.rn.f32 	%f287, %f981, %f980;
	setp.gt.f32	%p14, %f990, %f287;
	selp.f32	%f990, %f990, %f287, %p14;
	setp.lt.f32	%p15, %f1023, %f287;
	selp.f32	%f1023, %f1023, %f287, %p15;
	add.s32 	%r183, %r10, 1;
	setp.lt.s32	%p16, %r183, %r66;
	@%p16 bra 	BB14_13;

	add.s32 	%r184, %r184, 1;
	setp.lt.s32	%p17, %r184, %r66;
	mov.f32 	%f991, %f990;
	mov.f32 	%f989, %f990;
	@%p17 bra 	BB14_12;

BB14_19:
	sub.f32 	%f288, %f989, %f1023;
	add.f32 	%f289, %f288, %f288;
	mul.f32 	%f290, %f289, 0f40490FDB;
	mul.f32 	%f291, %f290, %f1020;
	mul.f32 	%f292, %f291, %f1020;
	setp.lt.f32	%p18, %f292, 0f00000000;
	selp.f32	%f1024, 0f00000000, %f292, %p18;
	setp.lt.s32	%p19, %r67, 1;
	mov.f32 	%f1019, %f1020;
	@%p19 bra 	BB14_43;

	div.rn.f32 	%f35, %f1020, 0f41200000;
	mov.u32 	%r185, 0;
	mov.f32 	%f1022, %f1020;
	mov.f32 	%f1021, %f1020;

BB14_21:
	mov.f32 	%f1013, 0f00000000;
	mov.f32 	%f1012, %f1013;
	mov.f32 	%f1011, %f1013;
	mov.f32 	%f1010, %f1013;
	mov.f32 	%f1009, %f1013;
	mov.f32 	%f1008, %f1013;
	mov.f32 	%f1007, %f1013;
	mov.f32 	%f1006, %f1013;
	mov.f32 	%f1005, %f1013;
	mov.f32 	%f1004, %f1013;
	mov.f32 	%f1003, %f1013;
	mov.f32 	%f1002, %f1013;
	@%p4 bra 	BB14_42;

	div.rn.f32 	%f318, %f251, %f1021;
	div.rn.f32 	%f42, %f318, %f1021;
	div.rn.f32 	%f319, %f251, %f1022;
	div.rn.f32 	%f43, %f319, %f1022;
	neg.f32 	%f320, %f1024;
	div.rn.f32 	%f321, %f320, 0f40206C99;
	div.rn.f32 	%f44, %f321, %f1021;
	mul.f32 	%f322, %f1021, %f1021;
	mul.f32 	%f323, %f1021, %f322;
	div.rn.f32 	%f45, %f321, %f323;
	div.rn.f32 	%f46, %f321, %f1022;
	mul.f32 	%f324, %f1022, %f1022;
	mul.f32 	%f325, %f1022, %f324;
	div.rn.f32 	%f47, %f321, %f325;
	div.rn.f32 	%f48, %f44, %f1021;
	mov.f32 	%f326, 0fC0000000;
	div.rn.f32 	%f49, %f326, %f1021;
	mul.f32 	%f327, %f1021, %f323;
	mul.f32 	%f328, %f1021, %f327;
	div.rn.f32 	%f329, %f1024, 0f40206C99;
	div.rn.f32 	%f50, %f329, %f328;
	div.rn.f32 	%f51, %f46, %f1022;
	div.rn.f32 	%f52, %f326, %f1022;
	mul.f32 	%f330, %f1022, %f325;
	mul.f32 	%f331, %f1022, %f330;
	div.rn.f32 	%f53, %f329, %f331;
	mov.u32 	%r186, 0;
	mov.f32 	%f1013, 0f00000000;
	mov.f32 	%f1012, %f1013;
	mov.f32 	%f1011, %f1013;
	mov.f32 	%f1010, %f1013;
	mov.f32 	%f1009, %f1013;
	mov.f32 	%f1008, %f1013;
	mov.f32 	%f1007, %f1013;
	mov.f32 	%f1006, %f1013;
	mov.f32 	%f1005, %f1013;
	mov.f32 	%f1004, %f1013;
	mov.f32 	%f1003, %f1013;
	mov.f32 	%f1002, %f1013;

BB14_23:
	mov.u32 	%r187, 0;
	cvt.rn.f32.s32	%f67, %r186;
	sub.f32 	%f68, %f67, %f1025;
	add.f32 	%f332, %f68, 0f3F000000;
	sqrt.rn.f32 	%f333, %f43;
	mul.f32 	%f69, %f332, %f333;
	abs.f32 	%f70, %f69;
	add.f32 	%f334, %f68, 0fBF000000;
	mul.f32 	%f72, %f334, %f333;
	abs.f32 	%f73, %f72;
	add.f32 	%f335, %f67, 0f3F000000;
	sub.f32 	%f336, %f335, %f1025;
	div.rn.f32 	%f337, %f336, %f1022;
	mul.f32 	%f338, %f337, 0fBF000000;
	mul.f32 	%f75, %f337, %f338;
	mul.f32 	%f339, %f75, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f340, %f339;
	mov.f32 	%f341, 0fBF317200;
	fma.rn.f32 	%f342, %f340, %f341, %f75;
	mov.f32 	%f343, 0fB5BFBE8E;
	fma.rn.f32 	%f344, %f340, %f343, %f342;
	mul.f32 	%f76, %f344, 0f3FB8AA3B;
	add.f32 	%f345, %f340, 0f00000000;
	ex2.approx.f32 	%f77, %f345;
	add.f32 	%f346, %f67, 0fBF000000;
	sub.f32 	%f347, %f346, %f1025;
	div.rn.f32 	%f348, %f347, %f1022;
	mul.f32 	%f349, %f348, 0fBF000000;
	mul.f32 	%f78, %f348, %f349;
	mul.f32 	%f350, %f78, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f351, %f350;
	fma.rn.f32 	%f352, %f351, %f341, %f78;
	fma.rn.f32 	%f353, %f351, %f343, %f352;
	mul.f32 	%f79, %f353, 0f3FB8AA3B;
	add.f32 	%f354, %f351, 0f00000000;
	ex2.approx.f32 	%f80, %f354;
	mul.f32 	%f355, %f332, %f332;
	mul.f32 	%f81, %f332, %f355;
	mul.f32 	%f356, %f334, %f334;
	mul.f32 	%f82, %f334, %f356;

BB14_24:
	sqrt.rn.f32 	%f972, %f42;
	cvt.rn.f32.s32	%f95, %r187;
	sub.f32 	%f96, %f95, %f1026;
	add.f32 	%f97, %f96, 0f3F000000;
	mul.f32 	%f98, %f97, %f972;
	abs.f32 	%f99, %f98;
	setp.ltu.f32	%p21, %f99, 0f3F800000;
	@%p21 bra 	BB14_26;
	bra.uni 	BB14_25;

BB14_26:
	mul.f32 	%f375, %f98, %f98;
	mov.f32 	%f376, 0f3BA0C9F8;
	mov.f32 	%f377, 0fBA1268FB;
	fma.rn.f32 	%f378, %f377, %f375, %f376;
	mov.f32 	%f379, 0fBCDABFD4;
	fma.rn.f32 	%f380, %f378, %f375, %f379;
	mov.f32 	%f381, 0f3DE70331;
	fma.rn.f32 	%f382, %f380, %f375, %f381;
	mov.f32 	%f383, 0fBEC09330;
	fma.rn.f32 	%f384, %f382, %f375, %f383;
	mov.f32 	%f385, 0f3F906EBA;
	fma.rn.f32 	%f386, %f384, %f375, %f385;
	mul.f32 	%f995, %f98, %f386;
	bra.uni 	BB14_27;

BB14_25:
	mov.f32 	%f359, 0f3A03BB71;
	mov.f32 	%f360, 0fB7B730FB;
	fma.rn.f32 	%f361, %f360, %f99, %f359;
	mov.f32 	%f362, 0fBBACA3B3;
	fma.rn.f32 	%f363, %f361, %f99, %f362;
	mov.f32 	%f364, 0f3D0A7445;
	fma.rn.f32 	%f365, %f363, %f99, %f364;
	mov.f32 	%f366, 0fBE1B3B75;
	fma.rn.f32 	%f367, %f365, %f99, %f366;
	mov.f32 	%f368, 0fBF6B385A;
	fma.rn.f32 	%f369, %f367, %f99, %f368;
	mov.f32 	%f370, 0fBFD0316E;
	fma.rn.f32 	%f371, %f369, %f99, %f370;
	mov.f32 	%f372, 0fBA031CCE;
	fma.rn.f32 	%f358, %f371, %f99, %f372;
	// inline asm
	ex2.approx.ftz.f32 %f357,%f358;
	// inline asm
	mov.f32 	%f373, 0f3F800000;
	sub.f32 	%f374, %f373, %f357;
	mov.b32 	 %r92, %f374;
	setp.ltu.f32	%p22, %f99, 0f407AD445;
	selp.b32	%r93, %r92, 1065353216, %p22;
	mov.b32 	 %r94, %f98;
	and.b32  	%r95, %r94, -2147483648;
	or.b32  	%r96, %r93, %r95;
	mov.b32 	 %f995, %r96;

BB14_27:
	sqrt.rn.f32 	%f973, %f42;
	add.f32 	%f103, %f96, 0fBF000000;
	mul.f32 	%f104, %f103, %f973;
	abs.f32 	%f105, %f104;
	setp.ltu.f32	%p23, %f105, 0f3F800000;
	@%p23 bra 	BB14_29;
	bra.uni 	BB14_28;

BB14_29:
	mul.f32 	%f405, %f104, %f104;
	mov.f32 	%f406, 0f3BA0C9F8;
	mov.f32 	%f407, 0fBA1268FB;
	fma.rn.f32 	%f408, %f407, %f405, %f406;
	mov.f32 	%f409, 0fBCDABFD4;
	fma.rn.f32 	%f410, %f408, %f405, %f409;
	mov.f32 	%f411, 0f3DE70331;
	fma.rn.f32 	%f412, %f410, %f405, %f411;
	mov.f32 	%f413, 0fBEC09330;
	fma.rn.f32 	%f414, %f412, %f405, %f413;
	mov.f32 	%f415, 0f3F906EBA;
	fma.rn.f32 	%f416, %f414, %f405, %f415;
	mul.f32 	%f996, %f104, %f416;
	bra.uni 	BB14_30;

BB14_28:
	mov.f32 	%f389, 0f3A03BB71;
	mov.f32 	%f390, 0fB7B730FB;
	fma.rn.f32 	%f391, %f390, %f105, %f389;
	mov.f32 	%f392, 0fBBACA3B3;
	fma.rn.f32 	%f393, %f391, %f105, %f392;
	mov.f32 	%f394, 0f3D0A7445;
	fma.rn.f32 	%f395, %f393, %f105, %f394;
	mov.f32 	%f396, 0fBE1B3B75;
	fma.rn.f32 	%f397, %f395, %f105, %f396;
	mov.f32 	%f398, 0fBF6B385A;
	fma.rn.f32 	%f399, %f397, %f105, %f398;
	mov.f32 	%f400, 0fBFD0316E;
	fma.rn.f32 	%f401, %f399, %f105, %f400;
	mov.f32 	%f402, 0fBA031CCE;
	fma.rn.f32 	%f388, %f401, %f105, %f402;
	// inline asm
	ex2.approx.ftz.f32 %f387,%f388;
	// inline asm
	mov.f32 	%f403, 0f3F800000;
	sub.f32 	%f404, %f403, %f387;
	mov.b32 	 %r97, %f404;
	setp.ltu.f32	%p24, %f105, 0f407AD445;
	selp.b32	%r98, %r97, 1065353216, %p24;
	mov.b32 	 %r99, %f104;
	and.b32  	%r100, %r99, -2147483648;
	or.b32  	%r101, %r98, %r100;
	mov.b32 	 %f996, %r101;

BB14_30:
	sub.f32 	%f109, %f995, %f996;
	setp.ltu.f32	%p25, %f70, 0f3F800000;
	@%p25 bra 	BB14_32;
	bra.uni 	BB14_31;

BB14_32:
	mul.f32 	%f977, %f69, %f69;
	mov.f32 	%f435, 0f3BA0C9F8;
	mov.f32 	%f436, 0fBA1268FB;
	fma.rn.f32 	%f437, %f436, %f977, %f435;
	mov.f32 	%f438, 0fBCDABFD4;
	fma.rn.f32 	%f439, %f437, %f977, %f438;
	mov.f32 	%f440, 0f3DE70331;
	fma.rn.f32 	%f441, %f439, %f977, %f440;
	mov.f32 	%f442, 0fBEC09330;
	fma.rn.f32 	%f443, %f441, %f977, %f442;
	mov.f32 	%f444, 0f3F906EBA;
	fma.rn.f32 	%f445, %f443, %f977, %f444;
	mul.f32 	%f997, %f69, %f445;
	bra.uni 	BB14_33;

BB14_31:
	setp.ltu.f32	%p26, %f70, 0f407AD445;
	mov.f32 	%f419, 0f3A03BB71;
	mov.f32 	%f420, 0fB7B730FB;
	fma.rn.f32 	%f421, %f420, %f70, %f419;
	mov.f32 	%f422, 0fBBACA3B3;
	fma.rn.f32 	%f423, %f421, %f70, %f422;
	mov.f32 	%f424, 0f3D0A7445;
	fma.rn.f32 	%f425, %f423, %f70, %f424;
	mov.f32 	%f426, 0fBE1B3B75;
	fma.rn.f32 	%f427, %f425, %f70, %f426;
	mov.f32 	%f428, 0fBF6B385A;
	fma.rn.f32 	%f429, %f427, %f70, %f428;
	mov.f32 	%f430, 0fBFD0316E;
	fma.rn.f32 	%f431, %f429, %f70, %f430;
	mov.f32 	%f432, 0fBA031CCE;
	fma.rn.f32 	%f418, %f431, %f70, %f432;
	// inline asm
	ex2.approx.ftz.f32 %f417,%f418;
	// inline asm
	mov.f32 	%f433, 0f3F800000;
	sub.f32 	%f434, %f433, %f417;
	mov.b32 	 %r102, %f434;
	selp.b32	%r103, %r102, 1065353216, %p26;
	mov.b32 	 %r104, %f69;
	and.b32  	%r105, %r104, -2147483648;
	or.b32  	%r106, %r103, %r105;
	mov.b32 	 %f997, %r106;

BB14_33:
	setp.ltu.f32	%p27, %f73, 0f3F800000;
	@%p27 bra 	BB14_35;
	bra.uni 	BB14_34;

BB14_35:
	mul.f32 	%f976, %f72, %f72;
	mov.f32 	%f464, 0f3BA0C9F8;
	mov.f32 	%f465, 0fBA1268FB;
	fma.rn.f32 	%f466, %f465, %f976, %f464;
	mov.f32 	%f467, 0fBCDABFD4;
	fma.rn.f32 	%f468, %f466, %f976, %f467;
	mov.f32 	%f469, 0f3DE70331;
	fma.rn.f32 	%f470, %f468, %f976, %f469;
	mov.f32 	%f471, 0fBEC09330;
	fma.rn.f32 	%f472, %f470, %f976, %f471;
	mov.f32 	%f473, 0f3F906EBA;
	fma.rn.f32 	%f474, %f472, %f976, %f473;
	mul.f32 	%f998, %f72, %f474;
	bra.uni 	BB14_36;

BB14_34:
	setp.ltu.f32	%p28, %f73, 0f407AD445;
	mov.f32 	%f448, 0f3A03BB71;
	mov.f32 	%f449, 0fB7B730FB;
	fma.rn.f32 	%f450, %f449, %f73, %f448;
	mov.f32 	%f451, 0fBBACA3B3;
	fma.rn.f32 	%f452, %f450, %f73, %f451;
	mov.f32 	%f453, 0f3D0A7445;
	fma.rn.f32 	%f454, %f452, %f73, %f453;
	mov.f32 	%f455, 0fBE1B3B75;
	fma.rn.f32 	%f456, %f454, %f73, %f455;
	mov.f32 	%f457, 0fBF6B385A;
	fma.rn.f32 	%f458, %f456, %f73, %f457;
	mov.f32 	%f459, 0fBFD0316E;
	fma.rn.f32 	%f460, %f458, %f73, %f459;
	mov.f32 	%f461, 0fBA031CCE;
	fma.rn.f32 	%f447, %f460, %f73, %f461;
	// inline asm
	ex2.approx.ftz.f32 %f446,%f447;
	// inline asm
	mov.f32 	%f462, 0f3F800000;
	sub.f32 	%f463, %f462, %f446;
	mov.b32 	 %r107, %f463;
	selp.b32	%r108, %r107, 1065353216, %p28;
	mov.b32 	 %r109, %f72;
	and.b32  	%r110, %r109, -2147483648;
	or.b32  	%r111, %r108, %r110;
	mov.b32 	 %f998, %r111;

BB14_36:
	mov.f32 	%f975, 0fB5BFBE8E;
	mov.f32 	%f974, 0fBF317200;
	mul.f32 	%f492, %f109, 0f3F000000;
	sub.f32 	%f493, %f997, %f998;
	mul.f32 	%f494, %f493, 0f3F000000;
	mul.f32 	%f495, %f492, %f1024;
	fma.rn.f32 	%f116, %f494, %f495, %f1023;
	mad.lo.s32 	%r112, %r186, %r66, %r187;
	cvt.s64.s32	%rd76, %r112;
	add.s64 	%rd77, %rd76, %rd12;
	shl.b64 	%rd79, %rd77, 2;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.f32 	%f117, [%rd80];
	add.f32 	%f496, %f95, 0f3F000000;
	sub.f32 	%f497, %f496, %f1026;
	div.rn.f32 	%f498, %f497, %f1021;
	mul.f32 	%f499, %f498, 0fBF000000;
	mul.f32 	%f500, %f498, %f499;
	mul.f32 	%f501, %f500, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f502, %f501;
	fma.rn.f32 	%f504, %f502, %f974, %f500;
	fma.rn.f32 	%f506, %f502, %f975, %f504;
	mul.f32 	%f484, %f506, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f475,%f484;
	// inline asm
	add.f32 	%f507, %f502, 0f00000000;
	ex2.approx.f32 	%f508, %f507;
	mul.f32 	%f509, %f475, %f508;
	setp.lt.f32	%p29, %f500, 0fC2D20000;
	selp.f32	%f510, 0f00000000, %f509, %p29;
	setp.gt.f32	%p30, %f500, 0f42D20000;
	selp.f32	%f511, 0f7F800000, %f510, %p30;
	add.f32 	%f512, %f95, 0fBF000000;
	sub.f32 	%f513, %f512, %f1026;
	div.rn.f32 	%f514, %f513, %f1021;
	mul.f32 	%f515, %f514, 0fBF000000;
	mul.f32 	%f516, %f514, %f515;
	mul.f32 	%f517, %f516, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f518, %f517;
	fma.rn.f32 	%f519, %f518, %f974, %f516;
	fma.rn.f32 	%f520, %f518, %f975, %f519;
	mul.f32 	%f486, %f520, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f477,%f486;
	// inline asm
	add.f32 	%f521, %f518, 0f00000000;
	ex2.approx.f32 	%f522, %f521;
	mul.f32 	%f523, %f477, %f522;
	setp.lt.f32	%p31, %f516, 0fC2D20000;
	selp.f32	%f524, 0f00000000, %f523, %p31;
	setp.gt.f32	%p32, %f516, 0f42D20000;
	selp.f32	%f525, 0f7F800000, %f524, %p32;
	sub.f32 	%f526, %f511, %f525;
	mul.f32 	%f527, %f44, %f526;
	mul.f32 	%f118, %f494, %f527;
	mul.f32 	%f528, %f497, %f511;
	mul.f32 	%f529, %f513, %f525;
	sub.f32 	%f530, %f528, %f529;
	mul.f32 	%f531, %f45, %f530;
	mul.f32 	%f119, %f494, %f531;
	// inline asm
	ex2.approx.ftz.f32 %f479,%f76;
	// inline asm
	mul.f32 	%f532, %f479, %f77;
	setp.lt.f32	%p33, %f75, 0fC2D20000;
	selp.f32	%f533, 0f00000000, %f532, %p33;
	setp.gt.f32	%p34, %f75, 0f42D20000;
	selp.f32	%f534, 0f7F800000, %f533, %p34;
	// inline asm
	ex2.approx.ftz.f32 %f481,%f79;
	// inline asm
	mul.f32 	%f535, %f481, %f80;
	setp.lt.f32	%p35, %f78, 0fC2D20000;
	selp.f32	%f536, 0f00000000, %f535, %p35;
	setp.gt.f32	%p36, %f78, 0f42D20000;
	selp.f32	%f537, 0f7F800000, %f536, %p36;
	sub.f32 	%f538, %f534, %f537;
	mul.f32 	%f539, %f46, %f538;
	mul.f32 	%f120, %f492, %f539;
	mul.f32 	%f542, %f336, %f534;
	mul.f32 	%f545, %f347, %f537;
	sub.f32 	%f546, %f542, %f545;
	mul.f32 	%f547, %f47, %f546;
	mul.f32 	%f121, %f492, %f547;
	// inline asm
	ex2.approx.ftz.f32 %f483,%f484;
	// inline asm
	mul.f32 	%f548, %f483, %f508;
	selp.f32	%f549, 0f00000000, %f548, %p29;
	selp.f32	%f550, 0f7F800000, %f549, %p30;
	// inline asm
	ex2.approx.ftz.f32 %f485,%f486;
	// inline asm
	mul.f32 	%f551, %f485, %f522;
	selp.f32	%f552, 0f00000000, %f551, %p31;
	selp.f32	%f553, 0f7F800000, %f552, %p32;
	mul.f32 	%f554, %f97, %f550;
	mul.f32 	%f555, %f103, %f553;
	sub.f32 	%f556, %f554, %f555;
	mul.f32 	%f557, %f48, %f556;
	mul.f32 	%f122, %f494, %f557;
	mul.f32 	%f558, %f49, %f122;
	mul.f32 	%f559, %f97, %f97;
	mul.f32 	%f560, %f97, %f559;
	mul.f32 	%f561, %f560, %f550;
	mul.f32 	%f562, %f103, %f103;
	mul.f32 	%f563, %f103, %f562;
	mul.f32 	%f564, %f563, %f553;
	sub.f32 	%f565, %f561, %f564;
	mul.f32 	%f566, %f565, %f50;
	mul.f32 	%f567, %f494, %f566;
	sub.f32 	%f123, %f558, %f567;
	// inline asm
	ex2.approx.ftz.f32 %f487,%f76;
	// inline asm
	mul.f32 	%f568, %f487, %f77;
	selp.f32	%f569, 0f00000000, %f568, %p33;
	selp.f32	%f570, 0f7F800000, %f569, %p34;
	// inline asm
	ex2.approx.ftz.f32 %f489,%f79;
	// inline asm
	mul.f32 	%f571, %f489, %f80;
	selp.f32	%f572, 0f00000000, %f571, %p35;
	selp.f32	%f573, 0f7F800000, %f572, %p36;
	mul.f32 	%f575, %f332, %f570;
	mul.f32 	%f577, %f334, %f573;
	sub.f32 	%f578, %f575, %f577;
	mul.f32 	%f579, %f51, %f578;
	mul.f32 	%f124, %f492, %f579;
	mul.f32 	%f580, %f52, %f124;
	mul.f32 	%f581, %f81, %f570;
	mul.f32 	%f582, %f82, %f573;
	sub.f32 	%f583, %f581, %f582;
	mul.f32 	%f584, %f583, %f53;
	mul.f32 	%f585, %f492, %f584;
	sub.f32 	%f125, %f580, %f585;
	mul.f32 	%f126, %f492, %f494;
	mov.f32 	%f491, 0f00000000;
	setp.leu.f32	%p37, %f116, 0f3C23D70A;
	mov.f32 	%f1001, %f491;
	@%p37 bra 	BB14_38;

	mul.f32 	%f586, %f116, %f116;
	div.rn.f32 	%f127, %f117, %f586;
	mov.f32 	%f1001, %f127;

BB14_38:
	mov.f32 	%f128, %f1001;
	mov.f32 	%f1000, %f491;
	@%p37 bra 	BB14_40;

	div.rn.f32 	%f588, %f117, %f116;
	add.f32 	%f1000, %f588, 0fBF800000;

BB14_40:
	setp.lt.f32	%p39, %f128, 0f49742400;
	selp.f32	%f589, %f128, 0f49742400, %p39;
	setp.lt.f32	%p40, %f1000, 0f49742400;
	selp.f32	%f590, %f1000, 0f49742400, %p40;
	fma.rn.f32 	%f1008, %f590, %f118, %f1008;
	mul.f32 	%f591, %f590, %f119;
	mul.f32 	%f592, %f118, %f118;
	mul.f32 	%f593, %f589, %f592;
	sub.f32 	%f594, %f591, %f593;
	add.f32 	%f1002, %f1002, %f594;
	fma.rn.f32 	%f1009, %f590, %f120, %f1009;
	mul.f32 	%f595, %f590, %f121;
	mul.f32 	%f596, %f120, %f120;
	mul.f32 	%f597, %f589, %f596;
	sub.f32 	%f598, %f595, %f597;
	add.f32 	%f1003, %f1003, %f598;
	fma.rn.f32 	%f1010, %f590, %f126, %f1010;
	mul.f32 	%f599, %f590, 0f00000000;
	mul.f32 	%f600, %f126, %f126;
	mul.f32 	%f601, %f589, %f600;
	sub.f32 	%f602, %f599, %f601;
	add.f32 	%f1004, %f1004, %f602;
	add.f32 	%f1011, %f1011, %f590;
	sub.f32 	%f603, %f599, %f589;
	add.f32 	%f1005, %f1005, %f603;
	fma.rn.f32 	%f1012, %f590, %f122, %f1012;
	mul.f32 	%f604, %f590, %f123;
	mul.f32 	%f605, %f122, %f122;
	mul.f32 	%f606, %f589, %f605;
	sub.f32 	%f607, %f604, %f606;
	add.f32 	%f1006, %f1006, %f607;
	fma.rn.f32 	%f1013, %f590, %f124, %f1013;
	mul.f32 	%f608, %f590, %f125;
	mul.f32 	%f609, %f124, %f124;
	mul.f32 	%f610, %f589, %f609;
	sub.f32 	%f611, %f608, %f610;
	add.f32 	%f1007, %f1007, %f611;
	add.s32 	%r187, %r187, 1;
	setp.lt.s32	%p41, %r187, %r66;
	@%p41 bra 	BB14_24;

	st.local.f32 	[%rd5], %f118;
	st.local.f32 	[%rd5+4], %f120;
	st.local.f32 	[%rd5+16], %f122;
	st.local.f32 	[%rd5+20], %f124;
	st.local.f32 	[%rd5+8], %f126;
	mov.u32 	%r113, 1065353216;
	st.local.u32 	[%rd5+12], %r113;
	add.s32 	%r186, %r186, 1;
	setp.lt.s32	%p42, %r186, %r66;
	@%p42 bra 	BB14_23;

BB14_42:
	div.rn.f32 	%f612, %f1008, %f1002;
	setp.gt.f32	%p43, %f612, 0fBF800000;
	setp.lt.f32	%p44, %f612, 0f3F800000;
	setp.leu.f32	%p45, %f612, 0fBF800000;
	or.pred  	%p46, %p44, %p45;
	selp.f32	%f613, %f612, 0fBF800000, %p43;
	selp.f32	%f614, %f613, 0f3F800000, %p46;
	sub.f32 	%f1026, %f1026, %f614;
	div.rn.f32 	%f615, %f1009, %f1003;
	setp.gt.f32	%p47, %f615, 0fBF800000;
	setp.lt.f32	%p48, %f615, 0f3F800000;
	setp.leu.f32	%p49, %f615, 0fBF800000;
	or.pred  	%p50, %p48, %p49;
	selp.f32	%f616, %f615, 0fBF800000, %p47;
	selp.f32	%f617, %f616, 0f3F800000, %p50;
	sub.f32 	%f1025, %f1025, %f617;
	div.rn.f32 	%f618, %f1010, %f1004;
	setp.gt.f32	%p51, %f618, 0fC2C80000;
	setp.geu.f32	%p52, %f618, 0f42C80000;
	and.pred  	%p53, %p51, %p52;
	setp.leu.f32	%p54, %f618, 0fC2C80000;
	or.pred  	%p55, %p53, %p54;
	selp.f32	%f619, 0f42480000, 0fC2480000, %p53;
	mul.f32 	%f620, %f618, 0f3F000000;
	selp.f32	%f621, %f619, %f620, %p55;
	sub.f32 	%f622, %f1024, %f621;
	div.rn.f32 	%f623, %f1011, %f1005;
	setp.gt.f32	%p56, %f623, 0fC0000000;
	setp.lt.f32	%p57, %f623, 0f40000000;
	setp.leu.f32	%p58, %f623, 0fC0000000;
	or.pred  	%p59, %p57, %p58;
	selp.f32	%f624, %f623, 0fC0000000, %p56;
	selp.f32	%f625, %f624, 0f40000000, %p59;
	sub.f32 	%f626, %f1023, %f625;
	div.rn.f32 	%f627, %f1012, %f1006;
	setp.gt.f32	%p60, %f627, 0fBDCCCCCD;
	setp.lt.f32	%p61, %f627, 0f3DCCCCCD;
	setp.leu.f32	%p62, %f627, 0fBDCCCCCD;
	or.pred  	%p63, %p61, %p62;
	selp.f32	%f628, %f627, 0fBDCCCCCD, %p60;
	selp.f32	%f629, %f628, 0f3DCCCCCD, %p63;
	sub.f32 	%f630, %f1021, %f629;
	div.rn.f32 	%f631, %f1013, %f1007;
	setp.gt.f32	%p64, %f631, 0fBDCCCCCD;
	setp.lt.f32	%p65, %f631, 0f3DCCCCCD;
	setp.leu.f32	%p66, %f631, 0fBDCCCCCD;
	or.pred  	%p67, %p65, %p66;
	selp.f32	%f632, %f631, 0fBDCCCCCD, %p64;
	selp.f32	%f633, %f632, 0f3DCCCCCD, %p67;
	sub.f32 	%f634, %f1022, %f633;
	setp.gt.f32	%p68, %f622, 0f3F800000;
	selp.f32	%f1024, %f622, 0f3F800000, %p68;
	setp.gt.f32	%p69, %f626, 0f3A83126F;
	selp.f32	%f1023, %f626, 0f3A83126F, %p69;
	setp.gt.f32	%p70, %f630, %f35;
	selp.f32	%f1021, %f630, %f35, %p70;
	setp.gt.f32	%p71, %f634, %f35;
	selp.f32	%f1022, %f634, %f35, %p71;
	add.s32 	%r185, %r185, 1;
	setp.lt.s32	%p72, %r185, %r67;
	mov.f32 	%f1020, %f1022;
	mov.f32 	%f1019, %f1021;
	@%p72 bra 	BB14_21;

BB14_43:
	mov.f32 	%f1034, 0f00000000;
	@%p4 bra 	BB14_75;

	div.rn.f32 	%f638, %f251, %f1019;
	div.rn.f32 	%f167, %f638, %f1019;
	div.rn.f32 	%f639, %f251, %f1020;
	div.rn.f32 	%f168, %f639, %f1020;
	div.rn.f32 	%f640, %f1024, 0fC0206C99;
	div.rn.f32 	%f169, %f640, %f1019;
	div.rn.f32 	%f170, %f640, %f1020;
	div.rn.f32 	%f171, %f169, %f1019;
	div.rn.f32 	%f172, %f170, %f1020;
	mov.u32 	%r114, 0;
	mov.f32 	%f1034, 0f00000000;
	sqrt.rn.f32 	%f174, %f167;
	sqrt.rn.f32 	%f643, %f168;
	mov.u32 	%r190, %r114;

BB14_45:
	cvt.rn.f32.s32	%f641, %r190;
	sub.f32 	%f642, %f641, %f1025;
	add.f32 	%f175, %f642, 0f3F000000;
	mul.f32 	%f176, %f175, %f643;
	abs.f32 	%f177, %f176;
	mul.f32 	%f178, %f176, %f176;
	add.f32 	%f179, %f642, 0fBF000000;
	mul.f32 	%f180, %f179, %f643;
	abs.f32 	%f181, %f180;
	mul.f32 	%f182, %f180, %f180;
	mul.lo.s32 	%r29, %r190, %r66;
	add.f32 	%f644, %f641, 0f3F000000;
	sub.f32 	%f645, %f644, %f1025;
	div.rn.f32 	%f646, %f645, %f1020;
	mul.f32 	%f647, %f646, 0fBF000000;
	mul.f32 	%f183, %f646, %f647;
	mul.f32 	%f648, %f183, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f649, %f648;
	mov.f32 	%f650, 0fBF317200;
	fma.rn.f32 	%f651, %f649, %f650, %f183;
	mov.f32 	%f652, 0fB5BFBE8E;
	fma.rn.f32 	%f653, %f649, %f652, %f651;
	mul.f32 	%f184, %f653, 0f3FB8AA3B;
	add.f32 	%f654, %f649, 0f00000000;
	ex2.approx.f32 	%f185, %f654;
	add.f32 	%f655, %f641, 0fBF000000;
	sub.f32 	%f656, %f655, %f1025;
	div.rn.f32 	%f657, %f656, %f1020;
	mul.f32 	%f658, %f657, 0fBF000000;
	mul.f32 	%f186, %f657, %f658;
	mul.f32 	%f659, %f186, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f660, %f659;
	fma.rn.f32 	%f661, %f660, %f650, %f186;
	fma.rn.f32 	%f662, %f660, %f652, %f661;
	mul.f32 	%f187, %f662, 0f3FB8AA3B;
	add.f32 	%f663, %f660, 0f00000000;
	ex2.approx.f32 	%f188, %f663;
	mov.b32 	 %r116, %f180;
	and.b32  	%r30, %r116, -2147483648;
	mov.b32 	 %r117, %f176;
	and.b32  	%r31, %r117, -2147483648;
	mov.u32 	%r189, %r114;

BB14_46:
	mov.u32 	%r32, %r189;
	cvt.rn.f32.s32	%f190, %r32;
	sub.f32 	%f191, %f190, %f1026;
	add.f32 	%f192, %f191, 0f3F000000;
	mul.f32 	%f193, %f192, %f174;
	abs.f32 	%f194, %f193;
	setp.ltu.f32	%p74, %f194, 0f3F800000;
	@%p74 bra 	BB14_48;
	bra.uni 	BB14_47;

BB14_48:
	mul.f32 	%f682, %f193, %f193;
	mov.f32 	%f683, 0f3BA0C9F8;
	mov.f32 	%f684, 0fBA1268FB;
	fma.rn.f32 	%f685, %f684, %f682, %f683;
	mov.f32 	%f686, 0fBCDABFD4;
	fma.rn.f32 	%f687, %f685, %f682, %f686;
	mov.f32 	%f688, 0f3DE70331;
	fma.rn.f32 	%f689, %f687, %f682, %f688;
	mov.f32 	%f690, 0fBEC09330;
	fma.rn.f32 	%f691, %f689, %f682, %f690;
	mov.f32 	%f692, 0f3F906EBA;
	fma.rn.f32 	%f693, %f691, %f682, %f692;
	mul.f32 	%f1027, %f193, %f693;
	bra.uni 	BB14_49;

BB14_47:
	mov.f32 	%f666, 0f3A03BB71;
	mov.f32 	%f667, 0fB7B730FB;
	fma.rn.f32 	%f668, %f667, %f194, %f666;
	mov.f32 	%f669, 0fBBACA3B3;
	fma.rn.f32 	%f670, %f668, %f194, %f669;
	mov.f32 	%f671, 0f3D0A7445;
	fma.rn.f32 	%f672, %f670, %f194, %f671;
	mov.f32 	%f673, 0fBE1B3B75;
	fma.rn.f32 	%f674, %f672, %f194, %f673;
	mov.f32 	%f675, 0fBF6B385A;
	fma.rn.f32 	%f676, %f674, %f194, %f675;
	mov.f32 	%f677, 0fBFD0316E;
	fma.rn.f32 	%f678, %f676, %f194, %f677;
	mov.f32 	%f679, 0fBA031CCE;
	fma.rn.f32 	%f665, %f678, %f194, %f679;
	// inline asm
	ex2.approx.ftz.f32 %f664,%f665;
	// inline asm
	mov.f32 	%f680, 0f3F800000;
	sub.f32 	%f681, %f680, %f664;
	mov.b32 	 %r118, %f681;
	setp.ltu.f32	%p75, %f194, 0f407AD445;
	selp.b32	%r119, %r118, 1065353216, %p75;
	mov.b32 	 %r120, %f193;
	and.b32  	%r121, %r120, -2147483648;
	or.b32  	%r122, %r119, %r121;
	mov.b32 	 %f1027, %r122;

BB14_49:
	add.f32 	%f198, %f191, 0fBF000000;
	mul.f32 	%f199, %f198, %f174;
	abs.f32 	%f200, %f199;
	setp.ltu.f32	%p76, %f200, 0f3F800000;
	@%p76 bra 	BB14_51;
	bra.uni 	BB14_50;

BB14_51:
	mul.f32 	%f712, %f199, %f199;
	mov.f32 	%f713, 0f3BA0C9F8;
	mov.f32 	%f714, 0fBA1268FB;
	fma.rn.f32 	%f715, %f714, %f712, %f713;
	mov.f32 	%f716, 0fBCDABFD4;
	fma.rn.f32 	%f717, %f715, %f712, %f716;
	mov.f32 	%f718, 0f3DE70331;
	fma.rn.f32 	%f719, %f717, %f712, %f718;
	mov.f32 	%f720, 0fBEC09330;
	fma.rn.f32 	%f721, %f719, %f712, %f720;
	mov.f32 	%f722, 0f3F906EBA;
	fma.rn.f32 	%f723, %f721, %f712, %f722;
	mul.f32 	%f1028, %f199, %f723;
	bra.uni 	BB14_52;

BB14_50:
	mov.f32 	%f696, 0f3A03BB71;
	mov.f32 	%f697, 0fB7B730FB;
	fma.rn.f32 	%f698, %f697, %f200, %f696;
	mov.f32 	%f699, 0fBBACA3B3;
	fma.rn.f32 	%f700, %f698, %f200, %f699;
	mov.f32 	%f701, 0f3D0A7445;
	fma.rn.f32 	%f702, %f700, %f200, %f701;
	mov.f32 	%f703, 0fBE1B3B75;
	fma.rn.f32 	%f704, %f702, %f200, %f703;
	mov.f32 	%f705, 0fBF6B385A;
	fma.rn.f32 	%f706, %f704, %f200, %f705;
	mov.f32 	%f707, 0fBFD0316E;
	fma.rn.f32 	%f708, %f706, %f200, %f707;
	mov.f32 	%f709, 0fBA031CCE;
	fma.rn.f32 	%f695, %f708, %f200, %f709;
	// inline asm
	ex2.approx.ftz.f32 %f694,%f695;
	// inline asm
	mov.f32 	%f710, 0f3F800000;
	sub.f32 	%f711, %f710, %f694;
	mov.b32 	 %r123, %f711;
	setp.ltu.f32	%p77, %f200, 0f407AD445;
	selp.b32	%r124, %r123, 1065353216, %p77;
	mov.b32 	 %r125, %f199;
	and.b32  	%r126, %r125, -2147483648;
	or.b32  	%r127, %r124, %r126;
	mov.b32 	 %f1028, %r127;

BB14_52:
	sub.f32 	%f204, %f1027, %f1028;
	setp.ltu.f32	%p78, %f177, 0f3F800000;
	@%p78 bra 	BB14_54;
	bra.uni 	BB14_53;

BB14_54:
	mov.f32 	%f742, 0f3BA0C9F8;
	mov.f32 	%f743, 0fBA1268FB;
	fma.rn.f32 	%f744, %f743, %f178, %f742;
	mov.f32 	%f745, 0fBCDABFD4;
	fma.rn.f32 	%f746, %f744, %f178, %f745;
	mov.f32 	%f747, 0f3DE70331;
	fma.rn.f32 	%f748, %f746, %f178, %f747;
	mov.f32 	%f749, 0fBEC09330;
	fma.rn.f32 	%f750, %f748, %f178, %f749;
	mov.f32 	%f751, 0f3F906EBA;
	fma.rn.f32 	%f752, %f750, %f178, %f751;
	mul.f32 	%f1029, %f176, %f752;
	bra.uni 	BB14_55;

BB14_53:
	setp.ltu.f32	%p79, %f177, 0f407AD445;
	mov.f32 	%f726, 0f3A03BB71;
	mov.f32 	%f727, 0fB7B730FB;
	fma.rn.f32 	%f728, %f727, %f177, %f726;
	mov.f32 	%f729, 0fBBACA3B3;
	fma.rn.f32 	%f730, %f728, %f177, %f729;
	mov.f32 	%f731, 0f3D0A7445;
	fma.rn.f32 	%f732, %f730, %f177, %f731;
	mov.f32 	%f733, 0fBE1B3B75;
	fma.rn.f32 	%f734, %f732, %f177, %f733;
	mov.f32 	%f735, 0fBF6B385A;
	fma.rn.f32 	%f736, %f734, %f177, %f735;
	mov.f32 	%f737, 0fBFD0316E;
	fma.rn.f32 	%f738, %f736, %f177, %f737;
	mov.f32 	%f739, 0fBA031CCE;
	fma.rn.f32 	%f725, %f738, %f177, %f739;
	// inline asm
	ex2.approx.ftz.f32 %f724,%f725;
	// inline asm
	mov.f32 	%f740, 0f3F800000;
	sub.f32 	%f741, %f740, %f724;
	mov.b32 	 %r128, %f741;
	selp.b32	%r129, %r128, 1065353216, %p79;
	or.b32  	%r130, %r129, %r31;
	mov.b32 	 %f1029, %r130;

BB14_55:
	setp.ltu.f32	%p80, %f181, 0f3F800000;
	@%p80 bra 	BB14_57;
	bra.uni 	BB14_56;

BB14_57:
	mov.f32 	%f771, 0f3BA0C9F8;
	mov.f32 	%f772, 0fBA1268FB;
	fma.rn.f32 	%f773, %f772, %f182, %f771;
	mov.f32 	%f774, 0fBCDABFD4;
	fma.rn.f32 	%f775, %f773, %f182, %f774;
	mov.f32 	%f776, 0f3DE70331;
	fma.rn.f32 	%f777, %f775, %f182, %f776;
	mov.f32 	%f778, 0fBEC09330;
	fma.rn.f32 	%f779, %f777, %f182, %f778;
	mov.f32 	%f780, 0f3F906EBA;
	fma.rn.f32 	%f781, %f779, %f182, %f780;
	mul.f32 	%f1030, %f180, %f781;
	bra.uni 	BB14_58;

BB14_56:
	setp.ltu.f32	%p81, %f181, 0f407AD445;
	mov.f32 	%f755, 0f3A03BB71;
	mov.f32 	%f756, 0fB7B730FB;
	fma.rn.f32 	%f757, %f756, %f181, %f755;
	mov.f32 	%f758, 0fBBACA3B3;
	fma.rn.f32 	%f759, %f757, %f181, %f758;
	mov.f32 	%f760, 0f3D0A7445;
	fma.rn.f32 	%f761, %f759, %f181, %f760;
	mov.f32 	%f762, 0fBE1B3B75;
	fma.rn.f32 	%f763, %f761, %f181, %f762;
	mov.f32 	%f764, 0fBF6B385A;
	fma.rn.f32 	%f765, %f763, %f181, %f764;
	mov.f32 	%f766, 0fBFD0316E;
	fma.rn.f32 	%f767, %f765, %f181, %f766;
	mov.f32 	%f768, 0fBA031CCE;
	fma.rn.f32 	%f754, %f767, %f181, %f768;
	// inline asm
	ex2.approx.ftz.f32 %f753,%f754;
	// inline asm
	mov.f32 	%f769, 0f3F800000;
	sub.f32 	%f770, %f769, %f753;
	mov.b32 	 %r131, %f770;
	selp.b32	%r132, %r131, 1065353216, %p81;
	or.b32  	%r133, %r132, %r30;
	mov.b32 	 %f1030, %r133;

BB14_58:
	mul.f32 	%f798, %f204, 0f3F000000;
	sub.f32 	%f799, %f1029, %f1030;
	mul.f32 	%f800, %f799, 0f3F000000;
	mul.f32 	%f801, %f798, %f1024;
	fma.rn.f32 	%f211, %f800, %f801, %f1023;
	add.s32 	%r135, %r32, %r29;
	cvt.s64.s32	%rd81, %r135;
	add.s64 	%rd82, %rd81, %rd12;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd84, %rd1, %rd83;
	ld.global.f32 	%f212, [%rd84];
	add.f32 	%f802, %f190, 0f3F000000;
	sub.f32 	%f803, %f802, %f1026;
	div.rn.f32 	%f804, %f803, %f1019;
	mul.f32 	%f805, %f804, 0fBF000000;
	mul.f32 	%f806, %f804, %f805;
	mul.f32 	%f807, %f806, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f808, %f807;
	fma.rn.f32 	%f810, %f808, %f650, %f806;
	fma.rn.f32 	%f812, %f808, %f652, %f810;
	mul.f32 	%f791, %f812, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f782,%f791;
	// inline asm
	add.f32 	%f813, %f808, 0f00000000;
	ex2.approx.f32 	%f814, %f813;
	mul.f32 	%f815, %f782, %f814;
	setp.lt.f32	%p82, %f806, 0fC2D20000;
	selp.f32	%f816, 0f00000000, %f815, %p82;
	setp.gt.f32	%p83, %f806, 0f42D20000;
	selp.f32	%f817, 0f7F800000, %f816, %p83;
	add.f32 	%f818, %f190, 0fBF000000;
	sub.f32 	%f819, %f818, %f1026;
	div.rn.f32 	%f820, %f819, %f1019;
	mul.f32 	%f821, %f820, 0fBF000000;
	mul.f32 	%f822, %f820, %f821;
	mul.f32 	%f823, %f822, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f824, %f823;
	fma.rn.f32 	%f825, %f824, %f650, %f822;
	fma.rn.f32 	%f826, %f824, %f652, %f825;
	mul.f32 	%f793, %f826, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f784,%f793;
	// inline asm
	add.f32 	%f827, %f824, 0f00000000;
	ex2.approx.f32 	%f828, %f827;
	mul.f32 	%f829, %f784, %f828;
	setp.lt.f32	%p84, %f822, 0fC2D20000;
	selp.f32	%f830, 0f00000000, %f829, %p84;
	setp.gt.f32	%p85, %f822, 0f42D20000;
	selp.f32	%f831, 0f7F800000, %f830, %p85;
	sub.f32 	%f832, %f817, %f831;
	mul.f32 	%f833, %f169, %f832;
	mul.f32 	%f834, %f800, %f833;
	st.local.f32 	[%rd5], %f834;
	// inline asm
	ex2.approx.ftz.f32 %f786,%f184;
	// inline asm
	mul.f32 	%f835, %f786, %f185;
	setp.lt.f32	%p86, %f183, 0fC2D20000;
	selp.f32	%f836, 0f00000000, %f835, %p86;
	setp.gt.f32	%p87, %f183, 0f42D20000;
	selp.f32	%f837, 0f7F800000, %f836, %p87;
	// inline asm
	ex2.approx.ftz.f32 %f788,%f187;
	// inline asm
	mul.f32 	%f838, %f788, %f188;
	setp.lt.f32	%p88, %f186, 0fC2D20000;
	selp.f32	%f839, 0f00000000, %f838, %p88;
	setp.gt.f32	%p89, %f186, 0f42D20000;
	selp.f32	%f840, 0f7F800000, %f839, %p89;
	sub.f32 	%f841, %f837, %f840;
	mul.f32 	%f842, %f170, %f841;
	mul.f32 	%f843, %f798, %f842;
	st.local.f32 	[%rd5+4], %f843;
	// inline asm
	ex2.approx.ftz.f32 %f790,%f791;
	// inline asm
	mul.f32 	%f844, %f790, %f814;
	selp.f32	%f845, 0f00000000, %f844, %p82;
	selp.f32	%f846, 0f7F800000, %f845, %p83;
	// inline asm
	ex2.approx.ftz.f32 %f792,%f793;
	// inline asm
	mul.f32 	%f847, %f792, %f828;
	selp.f32	%f848, 0f00000000, %f847, %p84;
	selp.f32	%f849, 0f7F800000, %f848, %p85;
	mul.f32 	%f850, %f192, %f846;
	mul.f32 	%f851, %f198, %f849;
	sub.f32 	%f852, %f850, %f851;
	mul.f32 	%f853, %f171, %f852;
	mul.f32 	%f854, %f800, %f853;
	st.local.f32 	[%rd5+16], %f854;
	// inline asm
	ex2.approx.ftz.f32 %f794,%f184;
	// inline asm
	mul.f32 	%f855, %f794, %f185;
	selp.f32	%f856, 0f00000000, %f855, %p86;
	selp.f32	%f857, 0f7F800000, %f856, %p87;
	// inline asm
	ex2.approx.ftz.f32 %f796,%f187;
	// inline asm
	mul.f32 	%f858, %f796, %f188;
	selp.f32	%f859, 0f00000000, %f858, %p88;
	selp.f32	%f860, 0f7F800000, %f859, %p89;
	mul.f32 	%f861, %f175, %f857;
	mul.f32 	%f862, %f179, %f860;
	sub.f32 	%f863, %f861, %f862;
	mul.f32 	%f864, %f172, %f863;
	mul.f32 	%f865, %f798, %f864;
	st.local.f32 	[%rd5+20], %f865;
	mul.f32 	%f866, %f798, %f800;
	st.local.f32 	[%rd5+8], %f866;
	mov.u32 	%r136, 1065353216;
	st.local.u32 	[%rd5+12], %r136;
	mov.u32 	%r193, 0;

BB14_59:
	mov.u32 	%r191, %r193;
	mov.u32 	%r33, %r191;
	setp.gt.s32	%p90, %r33, 5;
	@%p90 bra 	BB14_62;

	mul.wide.s32 	%rd85, %r33, 4;
	add.s64 	%rd86, %rd5, %rd85;
	ld.local.f32 	%f213, [%rd86];
	mul.lo.s32 	%r34, %r33, 6;
	mov.f32 	%f1031, %f213;
	mov.u32 	%r192, %r33;
	bra.uni 	BB14_61;

BB14_104:
	mul.wide.s32 	%rd142, %r36, 4;
	add.s64 	%rd143, %rd5, %rd142;
	ld.local.f32 	%f239, [%rd143];
	mov.f32 	%f1031, %f239;
	mov.u32 	%r192, %r36;

BB14_61:
	mov.u32 	%r35, %r192;
	mov.f32 	%f214, %f1031;
	mul.f32 	%f867, %f214, %f213;
	div.rn.f32 	%f868, %f867, %f211;
	add.s32 	%r137, %r35, %r34;
	mul.wide.s32 	%rd87, %r137, 4;
	add.s64 	%rd88, %rd3, %rd87;
	ld.local.f32 	%f869, [%rd88];
	add.f32 	%f870, %f868, %f869;
	st.local.f32 	[%rd88], %f870;
	mad.lo.s32 	%r138, %r35, 6, %r33;
	mul.wide.s32 	%rd89, %r138, 4;
	add.s64 	%rd90, %rd3, %rd89;
	st.local.f32 	[%rd90], %f870;
	add.s32 	%r36, %r35, 1;
	setp.lt.s32	%p91, %r36, 6;
	@%p91 bra 	BB14_104;

BB14_62:
	add.s32 	%r193, %r33, 1;
	setp.lt.s32	%p92, %r193, 6;
	@%p92 bra 	BB14_59;

	setp.leu.f32	%p93, %f211, 0f00000000;
	@%p93 bra 	BB14_73;

	setp.gt.f32	%p94, %f212, 0f00000000;
	@%p94 bra 	BB14_66;
	bra.uni 	BB14_65;

BB14_66:
	setp.lt.f32	%p95, %f211, 0f7F800000;
	@%p95 bra 	BB14_68;
	bra.uni 	BB14_67;

BB14_68:
	setp.lt.f32	%p96, %f211, 0f00800000;
	mul.f32 	%f873, %f211, 0f4B800000;
	selp.f32	%f874, %f873, %f211, %p96;
	selp.f32	%f875, 0fC3170000, 0fC2FE0000, %p96;
	mov.b32 	 %r139, %f874;
	and.b32  	%r140, %r139, 8388607;
	or.b32  	%r141, %r140, 1065353216;
	mov.b32 	 %f876, %r141;
	shr.u32 	%r142, %r139, 23;
	cvt.rn.f32.u32	%f877, %r142;
	add.f32 	%f878, %f875, %f877;
	setp.gt.f32	%p97, %f876, 0f3FAE147B;
	mul.f32 	%f879, %f876, 0f3F000000;
	add.f32 	%f880, %f878, 0f3F800000;
	selp.f32	%f881, %f879, %f876, %p97;
	selp.f32	%f882, %f880, %f878, %p97;
	add.f32 	%f872, %f881, 0f3F800000;
	add.f32 	%f883, %f881, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f871,%f872;
	// inline asm
	mul.f32 	%f884, %f883, %f883;
	neg.f32 	%f885, %f884;
	mul.rn.f32 	%f886, %f871, %f885;
	add.rn.f32 	%f887, %f883, %f886;
	mul.f32 	%f888, %f887, %f887;
	mov.f32 	%f889, 0f3C4C6A36;
	mov.f32 	%f890, 0f3B1E94E6;
	fma.rn.f32 	%f891, %f890, %f888, %f889;
	mov.f32 	%f892, 0f3DAAAB1A;
	fma.rn.f32 	%f893, %f891, %f888, %f892;
	mul.f32 	%f894, %f888, %f893;
	fma.rn.f32 	%f895, %f894, %f887, %f886;
	add.f32 	%f896, %f883, %f895;
	mov.f32 	%f897, 0f3F317218;
	fma.rn.f32 	%f1032, %f882, %f897, %f896;
	bra.uni 	BB14_69;

BB14_65:
	sub.f32 	%f1034, %f1034, %f211;
	bra.uni 	BB14_73;

BB14_67:
	lg2.approx.f32 	%f1032, %f211;

BB14_69:
	mul.f32 	%f898, %f212, %f1032;
	sub.f32 	%f219, %f898, %f211;
	setp.lt.f32	%p98, %f212, 0f7F800000;
	@%p98 bra 	BB14_71;
	bra.uni 	BB14_70;

BB14_71:
	setp.lt.f32	%p99, %f212, 0f00800000;
	mul.f32 	%f901, %f212, 0f4B800000;
	selp.f32	%f902, %f901, %f212, %p99;
	selp.f32	%f903, 0fC3170000, 0fC2FE0000, %p99;
	mov.b32 	 %r143, %f902;
	and.b32  	%r144, %r143, 8388607;
	or.b32  	%r145, %r144, 1065353216;
	mov.b32 	 %f904, %r145;
	shr.u32 	%r146, %r143, 23;
	cvt.rn.f32.u32	%f905, %r146;
	add.f32 	%f906, %f903, %f905;
	setp.gt.f32	%p100, %f904, 0f3FAE147B;
	mul.f32 	%f907, %f904, 0f3F000000;
	add.f32 	%f908, %f906, 0f3F800000;
	selp.f32	%f909, %f907, %f904, %p100;
	selp.f32	%f910, %f908, %f906, %p100;
	add.f32 	%f900, %f909, 0f3F800000;
	add.f32 	%f911, %f909, 0fBF800000;
	// inline asm
	rcp.approx.ftz.f32 %f899,%f900;
	// inline asm
	mul.f32 	%f912, %f911, %f911;
	neg.f32 	%f913, %f912;
	mul.rn.f32 	%f914, %f899, %f913;
	add.rn.f32 	%f915, %f911, %f914;
	mul.f32 	%f916, %f915, %f915;
	mov.f32 	%f917, 0f3C4C6A36;
	mov.f32 	%f918, 0f3B1E94E6;
	fma.rn.f32 	%f919, %f918, %f916, %f917;
	mov.f32 	%f920, 0f3DAAAB1A;
	fma.rn.f32 	%f921, %f919, %f916, %f920;
	mul.f32 	%f922, %f916, %f921;
	fma.rn.f32 	%f923, %f922, %f915, %f914;
	add.f32 	%f924, %f911, %f923;
	mov.f32 	%f925, 0f3F317218;
	fma.rn.f32 	%f1033, %f910, %f925, %f924;
	bra.uni 	BB14_72;

BB14_70:
	lg2.approx.f32 	%f1033, %f212;

BB14_72:
	mul.f32 	%f926, %f212, %f1033;
	sub.f32 	%f927, %f219, %f926;
	add.f32 	%f928, %f212, %f927;
	add.f32 	%f1034, %f1034, %f928;

BB14_73:
	add.s32 	%r38, %r32, 1;
	setp.lt.s32	%p101, %r38, %r66;
	mov.u32 	%r189, %r38;
	@%p101 bra 	BB14_46;

	add.s32 	%r190, %r190, 1;
	setp.lt.s32	%p102, %r190, %r66;
	@%p102 bra 	BB14_45;

BB14_75:
	mov.u32 	%r198, 0;

BB14_76:
	mov.u32 	%r40, %r198;
	mul.wide.s32 	%rd91, %r40, 6;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd23, %rd3, %rd92;
	setp.lt.s32	%p103, %r40, 0;
	@%p103 bra 	BB14_83;

	mul.lo.s32 	%r41, %r40, 6;
	mov.u32 	%r194, 0;

BB14_78:
	mov.u32 	%r42, %r194;
	setp.lt.s32	%p104, %r42, 1;
	@%p104 bra 	BB14_82;

	mul.wide.s32 	%rd95, %r42, 4;
	add.s64 	%rd152, %rd3, %rd95;
	mov.u64 	%rd151, %rd23;
	add.s32 	%r43, %r42, -1;
	mov.f32 	%f1037, 0f00000000;
	mov.u32 	%r195, -1;
	mov.f32 	%f1036, %f1037;
	@%p104 bra 	BB14_81;

BB14_80:
	ld.local.f32 	%f931, [%rd151];
	ld.local.f32 	%f932, [%rd152];
	fma.rn.f32 	%f1037, %f932, %f931, %f1037;
	add.s64 	%rd152, %rd152, 24;
	add.s64 	%rd151, %rd151, 4;
	add.s32 	%r195, %r195, 1;
	setp.lt.s32	%p106, %r195, %r43;
	mov.f32 	%f1036, %f1037;
	@%p106 bra 	BB14_80;

BB14_81:
	add.s32 	%r150, %r42, %r41;
	mul.wide.s32 	%rd96, %r150, 4;
	add.s64 	%rd97, %rd3, %rd96;
	ld.local.f32 	%f933, [%rd97];
	sub.f32 	%f934, %f933, %f1036;
	st.local.f32 	[%rd97], %f934;

BB14_82:
	add.s32 	%r194, %r42, 1;
	setp.lt.s32	%p107, %r42, %r40;
	@%p107 bra 	BB14_78;

BB14_83:
	add.s32 	%r198, %r40, 1;
	setp.gt.s32	%p108, %r198, 5;
	@%p108 bra 	BB14_91;

	cvt.s64.s32	%rd99, %r40;
	add.s64 	%rd31, %rd99, 1;
	add.s32 	%r48, %r40, -1;
	mul.lo.s32 	%r49, %r40, 6;
	mul.lo.s32 	%r151, %r40, 7;
	mul.wide.s32 	%rd100, %r151, 4;
	add.s64 	%rd32, %rd3, %rd100;
	mov.u64 	%rd153, 0;
	mov.u32 	%r197, %r198;

BB14_85:
	add.s64 	%rd101, %rd31, %rd153;
	shl.b64 	%rd102, %rd101, 2;
	add.s64 	%rd34, %rd3, %rd102;
	add.s32 	%r152, %r197, %r49;
	mul.wide.s32 	%rd103, %r152, 4;
	add.s64 	%rd35, %rd3, %rd103;
	setp.gt.s32	%p109, %r40, 0;
	@%p109 bra 	BB14_87;
	bra.uni 	BB14_86;

BB14_87:
	mov.u64 	%rd155, %rd34;
	mov.u64 	%rd154, %rd23;
	setp.lt.s32	%p110, %r40, 1;
	mov.f32 	%f1040, 0f00000000;
	mov.u32 	%r199, -1;
	mov.f32 	%f1039, %f1040;
	@%p110 bra 	BB14_89;

BB14_88:
	ld.local.f32 	%f941, [%rd154];
	ld.local.f32 	%f942, [%rd155];
	fma.rn.f32 	%f1040, %f942, %f941, %f1040;
	add.s64 	%rd155, %rd155, 24;
	add.s64 	%rd154, %rd154, 4;
	add.s32 	%r199, %r199, 1;
	setp.lt.s32	%p111, %r199, %r48;
	mov.f32 	%f1039, %f1040;
	@%p111 bra 	BB14_88;

BB14_89:
	ld.local.f32 	%f943, [%rd32];
	rcp.rn.f32 	%f944, %f943;
	ld.local.f32 	%f945, [%rd35];
	sub.f32 	%f946, %f945, %f1039;
	mul.f32 	%f947, %f944, %f946;
	st.local.f32 	[%rd35], %f947;
	bra.uni 	BB14_90;

BB14_86:
	ld.local.f32 	%f935, [%rd32];
	rcp.rn.f32 	%f936, %f935;
	ld.local.f32 	%f937, [%rd35];
	mul.f32 	%f938, %f936, %f937;
	st.local.f32 	[%rd35], %f938;

BB14_90:
	add.s32 	%r197, %r197, 1;
	setp.lt.s32	%p112, %r197, 6;
	add.s64 	%rd153, %rd153, 1;
	@%p112 bra 	BB14_85;

BB14_91:
	setp.lt.s32	%p113, %r198, 6;
	@%p113 bra 	BB14_76;

	ld.local.f32 	%f232, [%rd3+140];
	mov.u32 	%r200, 0;

BB14_93:
	mul.wide.s32 	%rd105, %r200, 6;
	add.s64 	%rd43, %rd105, 5;
	setp.eq.s32	%p114, %r200, 0;
	selp.f32	%f948, 0f3F800000, 0f00000000, %p114;
	st.local.f32 	[%rd2], %f948;
	mov.u32 	%r201, 1;
	mov.u64 	%rd156, 0;

BB14_94:
	shl.b64 	%rd106, %rd156, 2;
	add.s64 	%rd107, %rd106, %rd3;
	add.s64 	%rd158, %rd107, 4;
	setp.lt.s32	%p115, %r201, 1;
	mov.f32 	%f1043, 0f00000000;
	mov.u32 	%r202, -1;
	mov.f32 	%f1042, %f1043;
	mov.u64 	%rd157, %rd2;
	@%p115 bra 	BB14_96;

BB14_95:
	mov.u64 	%rd47, %rd157;
	ld.local.f32 	%f951, [%rd47];
	ld.local.f32 	%f952, [%rd158];
	fma.rn.f32 	%f1043, %f952, %f951, %f1043;
	add.s64 	%rd158, %rd158, 24;
	add.s64 	%rd50, %rd47, 4;
	add.s32 	%r157, %r201, -1;
	add.s32 	%r202, %r202, 1;
	setp.lt.s32	%p116, %r202, %r157;
	mov.u64 	%rd157, %rd50;
	mov.f32 	%f1042, %f1043;
	@%p116 bra 	BB14_95;

BB14_96:
	setp.eq.s32	%p117, %r201, %r200;
	selp.f32	%f953, 0f3F800000, 0f00000000, %p117;
	mul.wide.s32 	%rd108, %r201, 4;
	add.s64 	%rd109, %rd2, %rd108;
	sub.f32 	%f954, %f953, %f1042;
	st.local.f32 	[%rd109], %f954;
	add.s32 	%r201, %r201, 1;
	setp.lt.s32	%p118, %r201, 6;
	add.s64 	%rd156, %rd156, 1;
	@%p118 bra 	BB14_94;

	ld.local.f32 	%f955, [%rd2+20];
	div.rn.f32 	%f956, %f955, %f232;
	mul.lo.s32 	%r59, %r200, 6;
	add.s32 	%r159, %r59, 5;
	mul.wide.s32 	%rd111, %r159, 4;
	add.s64 	%rd112, %rd4, %rd111;
	st.local.f32 	[%rd112], %f956;
	mov.u32 	%r203, 4;
	mov.u64 	%rd159, 0;

BB14_98:
	mov.u32 	%r60, %r203;
	sub.s64 	%rd113, %rd43, %rd159;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd161, %rd4, %rd114;
	mul.lo.s64 	%rd115, %rd159, -7;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd117, %rd116, %rd3;
	add.s64 	%rd160, %rd117, 136;
	add.s32 	%r204, %r60, 1;
	mov.f32 	%f1045, 0f00000000;
	mov.f32 	%f1046, %f1045;
	setp.gt.s32	%p119, %r204, 5;
	@%p119 bra 	BB14_100;

BB14_99:
	ld.local.f32 	%f959, [%rd161];
	ld.local.f32 	%f960, [%rd160];
	fma.rn.f32 	%f1046, %f960, %f959, %f1046;
	add.s64 	%rd161, %rd161, 4;
	add.s64 	%rd160, %rd160, 24;
	add.s32 	%r204, %r204, 1;
	setp.lt.s32	%p120, %r204, 6;
	mov.f32 	%f1045, %f1046;
	@%p120 bra 	BB14_99;

BB14_100:
	mul.lo.s32 	%r160, %r60, 7;
	mul.wide.s32 	%rd118, %r160, 4;
	add.s64 	%rd119, %rd3, %rd118;
	ld.local.f32 	%f961, [%rd119];
	rcp.rn.f32 	%f962, %f961;
	mul.wide.s32 	%rd120, %r60, 4;
	add.s64 	%rd121, %rd2, %rd120;
	ld.local.f32 	%f963, [%rd121];
	sub.f32 	%f964, %f963, %f1045;
	mul.f32 	%f965, %f962, %f964;
	add.s32 	%r161, %r60, %r59;
	mul.wide.s32 	%rd122, %r161, 4;
	add.s64 	%rd123, %rd4, %rd122;
	st.local.f32 	[%rd123], %f965;
	add.s32 	%r203, %r60, -1;
	add.s64 	%rd159, %rd159, 1;
	setp.gt.s32	%p121, %r60, 0;
	@%p121 bra 	BB14_98;

	add.s32 	%r200, %r200, 1;
	setp.lt.s32	%p122, %r200, 6;
	@%p122 bra 	BB14_93;

	ld.param.u64 	%rd146, [kernel_MLEFit_sigmaxy_param_6];
	ld.param.u64 	%rd145, [kernel_MLEFit_sigmaxy_param_5];
	ld.param.u32 	%r170, [kernel_MLEFit_sigmaxy_param_7];
	ld.param.u64 	%rd144, [kernel_MLEFit_sigmaxy_param_4];
	mov.u32 	%r169, %tid.x;
	mov.u32 	%r168, %ctaid.x;
	mov.u32 	%r167, %ntid.x;
	mad.lo.s32 	%r166, %r167, %r168, %r169;
	ld.local.f32 	%f966, [%rd4];
	ld.local.f32 	%f967, [%rd4+28];
	ld.local.f32 	%f968, [%rd4+56];
	ld.local.f32 	%f969, [%rd4+84];
	ld.local.f32 	%f970, [%rd4+112];
	ld.local.f32 	%f971, [%rd4+140];
	cvta.to.global.u64 	%rd124, %rd144;
	mul.wide.s32 	%rd125, %r166, 4;
	add.s64 	%rd126, %rd124, %rd125;
	st.global.f32 	[%rd126], %f1026;
	mul.wide.s32 	%rd127, %r170, 4;
	add.s64 	%rd128, %rd126, %rd127;
	st.global.f32 	[%rd128], %f1025;
	add.s64 	%rd129, %rd128, %rd127;
	st.global.f32 	[%rd129], %f1024;
	add.s64 	%rd130, %rd129, %rd127;
	st.global.f32 	[%rd130], %f1023;
	add.s64 	%rd131, %rd130, %rd127;
	st.global.f32 	[%rd131], %f1019;
	add.s64 	%rd132, %rd131, %rd127;
	st.global.f32 	[%rd132], %f1020;
	cvta.to.global.u64 	%rd133, %rd145;
	add.s64 	%rd134, %rd133, %rd125;
	st.global.f32 	[%rd134], %f966;
	add.s64 	%rd135, %rd134, %rd127;
	st.global.f32 	[%rd135], %f967;
	add.s64 	%rd136, %rd135, %rd127;
	st.global.f32 	[%rd136], %f968;
	add.s64 	%rd137, %rd136, %rd127;
	st.global.f32 	[%rd137], %f969;
	add.s64 	%rd138, %rd137, %rd127;
	st.global.f32 	[%rd138], %f970;
	add.s64 	%rd139, %rd138, %rd127;
	st.global.f32 	[%rd139], %f971;
	cvta.to.global.u64 	%rd140, %rd146;
	add.s64 	%rd141, %rd140, %rd125;
	st.global.f32 	[%rd141], %f1034;

BB14_103:
	ret;
}


