<stg><name>dense.7</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:0 %add75_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add75_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:1 %add7_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add7_16_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:2 %add7_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add7_27_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:3 %add7_38_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add7_38_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:4 %add7_49_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add7_49_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:5 %add7_510_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add7_510_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:6 %add7_611_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add7_611_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:7 %add7_712_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add7_712_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:8 %add7_813_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add7_813_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:9 %add7_914_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add7_914_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:12 %dense_array = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_array"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:13 %call_ln0 = call void @dense.7_Pipeline_1, i32 %dense_array

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:13 %call_ln0 = call void @dense.7_Pipeline_1, i32 %dense_array

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:14 %dense_array_addr = getelementptr i32 %dense_array, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_array_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:15 %dense_array_addr_1 = getelementptr i32 %dense_array, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dense_array_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:24 %dense_array_load = load i4 %dense_array_addr

]]></Node>
<StgValue><ssdm name="dense_array_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:25 %dense_array_load_1 = load i4 %dense_array_addr_1

]]></Node>
<StgValue><ssdm name="dense_array_load_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:34 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:16 %dense_array_addr_2 = getelementptr i32 %dense_array, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dense_array_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:17 %dense_array_addr_3 = getelementptr i32 %dense_array, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dense_array_addr_3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:24 %dense_array_load = load i4 %dense_array_addr

]]></Node>
<StgValue><ssdm name="dense_array_load"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:25 %dense_array_load_1 = load i4 %dense_array_addr_1

]]></Node>
<StgValue><ssdm name="dense_array_load_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:26 %dense_array_load_2 = load i4 %dense_array_addr_2

]]></Node>
<StgValue><ssdm name="dense_array_load_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:27 %dense_array_load_3 = load i4 %dense_array_addr_3

]]></Node>
<StgValue><ssdm name="dense_array_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:18 %dense_array_addr_4 = getelementptr i32 %dense_array, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dense_array_addr_4"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:19 %dense_array_addr_5 = getelementptr i32 %dense_array, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dense_array_addr_5"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:26 %dense_array_load_2 = load i4 %dense_array_addr_2

]]></Node>
<StgValue><ssdm name="dense_array_load_2"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:27 %dense_array_load_3 = load i4 %dense_array_addr_3

]]></Node>
<StgValue><ssdm name="dense_array_load_3"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:28 %dense_array_load_4 = load i4 %dense_array_addr_4

]]></Node>
<StgValue><ssdm name="dense_array_load_4"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:29 %dense_array_load_5 = load i4 %dense_array_addr_5

]]></Node>
<StgValue><ssdm name="dense_array_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:20 %dense_array_addr_6 = getelementptr i32 %dense_array, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="dense_array_addr_6"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:21 %dense_array_addr_7 = getelementptr i32 %dense_array, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="dense_array_addr_7"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:28 %dense_array_load_4 = load i4 %dense_array_addr_4

]]></Node>
<StgValue><ssdm name="dense_array_load_4"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:29 %dense_array_load_5 = load i4 %dense_array_addr_5

]]></Node>
<StgValue><ssdm name="dense_array_load_5"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:30 %dense_array_load_6 = load i4 %dense_array_addr_6

]]></Node>
<StgValue><ssdm name="dense_array_load_6"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:31 %dense_array_load_7 = load i4 %dense_array_addr_7

]]></Node>
<StgValue><ssdm name="dense_array_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:22 %dense_array_addr_8 = getelementptr i32 %dense_array, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="dense_array_addr_8"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:23 %dense_array_addr_9 = getelementptr i32 %dense_array, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="dense_array_addr_9"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:30 %dense_array_load_6 = load i4 %dense_array_addr_6

]]></Node>
<StgValue><ssdm name="dense_array_load_6"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:31 %dense_array_load_7 = load i4 %dense_array_addr_7

]]></Node>
<StgValue><ssdm name="dense_array_load_7"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:32 %dense_array_load_8 = load i4 %dense_array_addr_8

]]></Node>
<StgValue><ssdm name="dense_array_load_8"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:33 %dense_array_load_9 = load i4 %dense_array_addr_9

]]></Node>
<StgValue><ssdm name="dense_array_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:32 %dense_array_load_8 = load i4 %dense_array_addr_8

]]></Node>
<StgValue><ssdm name="dense_array_load_8"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:33 %dense_array_load_9 = load i4 %dense_array_addr_9

]]></Node>
<StgValue><ssdm name="dense_array_load_9"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="0">
<![CDATA[
codeRepl:35 %call_ln56 = call void @dense.7_Pipeline_dense_for_flat, i32 %dense_array_load_9, i32 %dense_array_load_8, i32 %dense_array_load_7, i32 %dense_array_load_6, i32 %dense_array_load_5, i32 %dense_array_load_4, i32 %dense_array_load_3, i32 %dense_array_load_2, i32 %dense_array_load_1, i32 %dense_array_load, i32 %flat_to_dense_streams_7, i32 %add7_914_loc, i32 %add7_813_loc, i32 %add7_712_loc, i32 %add7_611_loc, i32 %add7_510_loc, i32 %add7_49_loc, i32 %add7_38_loc, i32 %add7_27_loc, i32 %add7_16_loc, i32 %add75_loc, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="0">
<![CDATA[
codeRepl:35 %call_ln56 = call void @dense.7_Pipeline_dense_for_flat, i32 %dense_array_load_9, i32 %dense_array_load_8, i32 %dense_array_load_7, i32 %dense_array_load_6, i32 %dense_array_load_5, i32 %dense_array_load_4, i32 %dense_array_load_3, i32 %dense_array_load_2, i32 %dense_array_load_1, i32 %dense_array_load, i32 %flat_to_dense_streams_7, i32 %add7_914_loc, i32 %add7_813_loc, i32 %add7_712_loc, i32 %add7_611_loc, i32 %add7_510_loc, i32 %add7_49_loc, i32 %add7_38_loc, i32 %add7_27_loc, i32 %add7_16_loc, i32 %add75_loc, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="63" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:44 %add7_16_loc_load = load i32 %add7_16_loc

]]></Node>
<StgValue><ssdm name="add7_16_loc_load"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:45 %add75_loc_load = load i32 %add75_loc

]]></Node>
<StgValue><ssdm name="add75_loc_load"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:47 %store_ln56 = store i32 %add75_loc_load, i4 %dense_array_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:48 %store_ln56 = store i32 %add7_16_loc_load, i4 %dense_array_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:42 %add7_38_loc_load = load i32 %add7_38_loc

]]></Node>
<StgValue><ssdm name="add7_38_loc_load"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:43 %add7_27_loc_load = load i32 %add7_27_loc

]]></Node>
<StgValue><ssdm name="add7_27_loc_load"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:49 %store_ln56 = store i32 %add7_27_loc_load, i4 %dense_array_addr_2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:50 %store_ln56 = store i32 %add7_38_loc_load, i4 %dense_array_addr_3

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:40 %add7_510_loc_load = load i32 %add7_510_loc

]]></Node>
<StgValue><ssdm name="add7_510_loc_load"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:41 %add7_49_loc_load = load i32 %add7_49_loc

]]></Node>
<StgValue><ssdm name="add7_49_loc_load"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:51 %store_ln56 = store i32 %add7_49_loc_load, i4 %dense_array_addr_4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:52 %store_ln56 = store i32 %add7_510_loc_load, i4 %dense_array_addr_5

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="75" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:38 %add7_712_loc_load = load i32 %add7_712_loc

]]></Node>
<StgValue><ssdm name="add7_712_loc_load"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:39 %add7_611_loc_load = load i32 %add7_611_loc

]]></Node>
<StgValue><ssdm name="add7_611_loc_load"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:53 %store_ln56 = store i32 %add7_611_loc_load, i4 %dense_array_addr_6

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:54 %store_ln56 = store i32 %add7_712_loc_load, i4 %dense_array_addr_7

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:36 %add7_914_loc_load = load i32 %add7_914_loc

]]></Node>
<StgValue><ssdm name="add7_914_loc_load"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:37 %add7_813_loc_load = load i32 %add7_813_loc

]]></Node>
<StgValue><ssdm name="add7_813_loc_load"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:46 %empty_29 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:55 %store_ln56 = store i32 %add7_813_loc_load, i4 %dense_array_addr_8

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:56 %store_ln56 = store i32 %add7_914_loc_load, i4 %dense_array_addr_9

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:57 %empty_30 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl:58 %call_ln0 = call void @dense.7_Pipeline_VITIS_LOOP_60_2, i32 %dense_array, i32 %dense_to_softmax_streams_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="86" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_7, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_7, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl:58 %call_ln0 = call void @dense.7_Pipeline_VITIS_LOOP_60_2, i32 %dense_array, i32 %dense_to_softmax_streams_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
codeRepl:59 %ret_ln64 = ret

]]></Node>
<StgValue><ssdm name="ret_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
