# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../kittcarSTD.srcs/sim_1/new/TB_KittCar.vhd" \

# Do not sort compile order
nosort
