

================================================================
== Vitis HLS Report for 'Filter2DKernel'
================================================================
* Date:           Mon Nov  4 21:37:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Filter2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+----------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline |
    |   min   |     max    |    min   |    max    | min |     max    |   Type   |
    +---------+------------+----------+-----------+-----+------------+----------+
    |      376|  1073676682|  1.253 us|  3.579 sec|  306|  1073676612|  dataflow|
    +---------+------------+----------+-----------+-----+------------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+------------+----------+-----------+-----+------------+---------+
        |                          |                       |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
        |         Instance         |         Module        |   min   |     max    |    min   |    max    | min |     max    |   Type  |
        +--------------------------+-----------------------+---------+------------+----------+-----------+-----+------------+---------+
        |entry_proc_U0             |entry_proc             |        0|           0|      0 ns|       0 ns|    0|           0|       no|
        |AXIBursts2PixelStream_U0  |AXIBursts2PixelStream  |        1|    73077121|  3.333 ns|  0.244 sec|    1|    73077121|       no|
        |Filter2D_U0               |Filter2D               |      305|  1073676611|  1.017 us|  3.579 sec|  305|  1073676611|       no|
        |PixelStream2AXIBursts_U0  |PixelStream2AXIBursts  |        2|    73077122|  6.666 ns|  0.244 sec|    2|    73077122|       no|
        +--------------------------+-----------------------+---------+------------+----------+-----------+-----+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|      164|      218|    -|
|Instance             |       31|   229|    25895|    23995|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       31|   229|    26068|    24268|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     7|        2|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-----+-------+-------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------+-----------------------+---------+-----+-------+-------+-----+
    |AXIBursts2PixelStream_U0  |AXIBursts2PixelStream  |        8|    0|    902|   1860|    0|
    |Filter2D_U0               |Filter2D               |       15|  229|  18421|  10652|    0|
    |PixelStream2AXIBursts_U0  |PixelStream2AXIBursts  |        8|    0|   1263|   2190|    0|
    |control_s_axi_U           |control_s_axi          |        0|    0|    360|    616|    0|
    |entry_proc_U0             |entry_proc             |        0|    0|      3|     37|    0|
    |gmem0_m_axi_U             |gmem0_m_axi            |        0|    0|   2473|   4320|    0|
    |gmem1_m_axi_U             |gmem1_m_axi            |        0|    0|   2473|   4320|    0|
    +--------------------------+-----------------------+---------+-----+-------+-------+-----+
    |Total                     |                       |       31|  229|  25895|  23995|    0|
    +--------------------------+-----------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |dst_c_U       |        0|   5|   0|    -|     4|   64|      256|
    |dst_pixels_U  |        0|   9|   0|    -|    64|    8|      512|
    |height_c_U    |        0|  68|   0|    -|     2|   32|       64|
    |src_pixels_U  |        0|   9|   0|    -|    64|    8|      512|
    |stride_c_U    |        0|   5|   0|    -|     3|   32|       96|
    |width_c_U     |        0|  68|   0|    -|     2|   32|       64|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 164|   0|    0|   139|  176|     1504|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |AXIBursts2PixelStream_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Filter2D_U0_ap_start                       |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                          |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_sub_n                      |       and|   0|  0|   2|           1|           1|
    |ap_idle                                    |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                          |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_sub_n                      |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n                          |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_sub_n                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                              |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_AXIBursts2PixelStream_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Filter2D_U0_ap_ready               |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready             |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0|  28|          14|          14|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_AXIBursts2PixelStream_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Filter2D_U0_ap_ready               |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready             |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  27|          6|    3|          6|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_ext_blocking_n_reg                          |  1|   0|    1|          0|
    |ap_int_blocking_n_reg                          |  1|   0|    1|          0|
    |ap_rst_n_inv                                   |  1|   0|    1|          0|
    |ap_rst_reg_1                                   |  1|   0|    1|          0|
    |ap_rst_reg_2                                   |  1|   0|    1|          0|
    |ap_str_blocking_n_reg                          |  1|   0|    1|          0|
    |ap_sync_reg_AXIBursts2PixelStream_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Filter2D_U0_ap_ready               |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready             |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  9|   0|    9|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|  Filter2DKernel|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  256|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   32|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  256|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  256|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   32|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  256|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|           gmem1|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%dst_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dst" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 8 'read' 'dst_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%stride_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %stride" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 9 'read' 'stride_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %height" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 10 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %width" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 11 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%src_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %src" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 12 'read' 'src_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 13 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dst_c = alloca i64 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 14 'alloca' 'dst_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%stride_c = alloca i64 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 15 'alloca' 'stride_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%height_c = alloca i64 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 16 'alloca' 'height_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%width_c = alloca i64 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 17 'alloca' 'width_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_pixels = alloca i64 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:81]   --->   Operation 18 'alloca' 'src_pixels' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dst_pixels = alloca i64 1" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:82]   --->   Operation 19 'alloca' 'dst_pixels' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%call_ln87 = call void @entry_proc, i64 %dst_read, i64 %dst_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 20 'call' 'call_ln87' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 21 [2/2] (1.58ns)   --->   "%call_ln90 = call void @AXIBursts2PixelStream, i256 %gmem0, i64 %src_read, i32 %width_read, i32 %height_read, i32 %stride_read, i8 %src_pixels, i32 %stride_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 21 'call' 'call_ln90' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln90 = call void @AXIBursts2PixelStream, i256 %gmem0, i64 %src_read, i32 %width_read, i32 %height_read, i32 %stride_read, i8 %src_pixels, i32 %stride_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:90]   --->   Operation 22 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 23 [2/2] (1.32ns)   --->   "%call_ln93 = call void @Filter2D, i256 %gmem1, i64 %coeffs_read, i8 %src_pixels, i32 %width_read, i32 %height_read, i8 %dst_pixels, i32 %width_c, i32 %height_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 23 'call' 'call_ln93' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln93 = call void @Filter2D, i256 %gmem1, i64 %coeffs_read, i8 %src_pixels, i32 %width_read, i32 %height_read, i8 %dst_pixels, i32 %width_c, i32 %height_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:93]   --->   Operation 24 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln96 = call void @PixelStream2AXIBursts, i8 %dst_pixels, i32 %width_c, i32 %height_c, i32 %stride_c, i256 %gmem1, i64 %dst_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 25 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @dst_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %dst_c, i64 %dst_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln87 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 27 'specinterface' 'specinterface_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @stride_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %stride_c, i32 %stride_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 28 'specchannel' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln87 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 29 'specinterface' 'specinterface_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @height_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %height_c, i32 %height_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 30 'specchannel' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln87 = specinterface void @_ssdm_op_SpecInterface, i32 %height_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 31 'specinterface' 'specinterface_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @width_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %width_c, i32 %width_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 32 'specchannel' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln87 = specinterface void @_ssdm_op_SpecInterface, i32 %width_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 33 'specinterface' 'specinterface_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln87 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_21" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:87]   --->   Operation 34 'specdataflowpipeline' 'specdataflowpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln63 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:63]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln63 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:63]   --->   Operation 36 'specinterface' 'specinterface_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem1, void @empty_20, i32 0, i32 0, void @empty_21, i32 64, i32 0, void @empty_22, void @empty_2, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem1"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_20, i32 0, i32 0, void @empty_21, i32 64, i32 0, void @empty_18, void @empty_2, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_16, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_10, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_16, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_10, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_16, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_15, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_16, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_15, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty_16, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride, void @empty_15, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @empty_16, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @empty_10, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_1, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @src_pixels_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i8 %src_pixels, i8 %src_pixels"   --->   Operation 57 'specchannel' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @dst_pixels_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i8 %dst_pixels, i8 %dst_pixels"   --->   Operation 59 'specchannel' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_pixels, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln96 = call void @PixelStream2AXIBursts, i8 %dst_pixels, i32 %width_c, i32 %height_c, i32 %stride_c, i256 %gmem1, i64 %dst_c" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:96]   --->   Operation 61 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [/home/juchanlee/Vitis-Tutorials/Hardware_Acceleration/Feature_Tutorials/05-using-multiple-cu/reference-files/src/kernel/filter2d.cpp:98]   --->   Operation 62 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dst_read                  (read                ) [ 00000000]
stride_read               (read                ) [ 00110000]
height_read               (read                ) [ 00111100]
width_read                (read                ) [ 00111100]
src_read                  (read                ) [ 00110000]
coeffs_read               (read                ) [ 00111100]
dst_c                     (alloca              ) [ 01111111]
stride_c                  (alloca              ) [ 00111111]
height_c                  (alloca              ) [ 00111111]
width_c                   (alloca              ) [ 00111111]
src_pixels                (alloca              ) [ 00111111]
dst_pixels                (alloca              ) [ 00111111]
call_ln87                 (call                ) [ 00000000]
call_ln90                 (call                ) [ 00000000]
call_ln93                 (call                ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln87        (specinterface       ) [ 00000000]
empty_199                 (specchannel         ) [ 00000000]
specinterface_ln87        (specinterface       ) [ 00000000]
empty_200                 (specchannel         ) [ 00000000]
specinterface_ln87        (specinterface       ) [ 00000000]
empty_201                 (specchannel         ) [ 00000000]
specinterface_ln87        (specinterface       ) [ 00000000]
specdataflowpipeline_ln87 (specdataflowpipeline) [ 00000000]
spectopmodule_ln63        (spectopmodule       ) [ 00000000]
specinterface_ln63        (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_202                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_203                 (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln96                 (call                ) [ 00000000]
ret_ln98                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="height">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stride">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIBursts2PixelStream"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter2D"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PixelStream2AXIBursts"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_c_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_pixels_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_pixels_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="dst_c_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_c/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="stride_c_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stride_c/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="height_c_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="height_c/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="width_c_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="width_c/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="src_pixels_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_pixels/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="dst_pixels_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_pixels/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dst_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stride_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="height_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="width_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="coeffs_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="call_ln87_entry_proc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="64" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_AXIBursts2PixelStream_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="256" slack="0"/>
<pin id="180" dir="0" index="2" bw="64" slack="1"/>
<pin id="181" dir="0" index="3" bw="32" slack="1"/>
<pin id="182" dir="0" index="4" bw="32" slack="1"/>
<pin id="183" dir="0" index="5" bw="32" slack="1"/>
<pin id="184" dir="0" index="6" bw="8" slack="1"/>
<pin id="185" dir="0" index="7" bw="32" slack="1"/>
<pin id="186" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln90/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_Filter2D_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="256" slack="0"/>
<pin id="192" dir="0" index="2" bw="64" slack="3"/>
<pin id="193" dir="0" index="3" bw="8" slack="3"/>
<pin id="194" dir="0" index="4" bw="32" slack="3"/>
<pin id="195" dir="0" index="5" bw="32" slack="3"/>
<pin id="196" dir="0" index="6" bw="8" slack="3"/>
<pin id="197" dir="0" index="7" bw="32" slack="3"/>
<pin id="198" dir="0" index="8" bw="32" slack="3"/>
<pin id="199" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln93/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_PixelStream2AXIBursts_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="5"/>
<pin id="205" dir="0" index="2" bw="32" slack="5"/>
<pin id="206" dir="0" index="3" bw="32" slack="5"/>
<pin id="207" dir="0" index="4" bw="32" slack="5"/>
<pin id="208" dir="0" index="5" bw="256" slack="0"/>
<pin id="209" dir="0" index="6" bw="64" slack="5"/>
<pin id="210" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln96/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="stride_read_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stride_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="height_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="224" class="1005" name="width_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="src_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="src_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="coeffs_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="3"/>
<pin id="237" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="coeffs_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="dst_c_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="dst_c "/>
</bind>
</comp>

<comp id="246" class="1005" name="stride_c_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stride_c "/>
</bind>
</comp>

<comp id="252" class="1005" name="height_c_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="3"/>
<pin id="254" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="height_c "/>
</bind>
</comp>

<comp id="258" class="1005" name="width_c_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="3"/>
<pin id="260" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="width_c "/>
</bind>
</comp>

<comp id="264" class="1005" name="src_pixels_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_pixels "/>
</bind>
</comp>

<comp id="270" class="1005" name="dst_pixels_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="3"/>
<pin id="272" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="dst_pixels "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="134" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="216"><net_src comp="140" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="177" pin=5"/></net>

<net id="221"><net_src comp="146" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="189" pin=5"/></net>

<net id="227"><net_src comp="152" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="233"><net_src comp="158" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="238"><net_src comp="164" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="243"><net_src comp="110" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="202" pin=6"/></net>

<net id="249"><net_src comp="114" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="177" pin=7"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="255"><net_src comp="118" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="189" pin=8"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="202" pin=3"/></net>

<net id="261"><net_src comp="122" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="189" pin=7"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="267"><net_src comp="126" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="177" pin=6"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="273"><net_src comp="130" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="189" pin=6"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="202" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {6 7 }
 - Input state : 
	Port: Filter2DKernel : gmem1 | {4 5 }
	Port: Filter2DKernel : gmem0 | {2 3 }
	Port: Filter2DKernel : coeffs | {1 }
	Port: Filter2DKernel : src | {1 }
	Port: Filter2DKernel : width | {1 }
	Port: Filter2DKernel : height | {1 }
	Port: Filter2DKernel : stride | {1 }
	Port: Filter2DKernel : dst | {1 }
  - Chain level:
	State 1
		call_ln87 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |    call_ln87_entry_proc_fu_170   |    0    |    0    |    0    |    0    |    0    |    0    |
|   call   | grp_AXIBursts2PixelStream_fu_177 |    8    |    0    | 1.42778 |   1197  |   806   |    0    |
|          |        grp_Filter2D_fu_189       |    15   |   229   | 145.899 |  27451  |  11819  |    0    |
|          | grp_PixelStream2AXIBursts_fu_202 |    8    |    0    |  1.161  |   1573  |   658   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|          |       dst_read_read_fu_134       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      stride_read_read_fu_140     |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |      height_read_read_fu_146     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      width_read_read_fu_152      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       src_read_read_fu_158       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      coeffs_read_read_fu_164     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                  |    31   |   229   | 148.488 |  30221  |  13283  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|coeffs_read_reg_235|   64   |
|   dst_c_reg_240   |   64   |
| dst_pixels_reg_270|    8   |
|  height_c_reg_252 |   32   |
|height_read_reg_218|   32   |
| src_pixels_reg_264|    8   |
|  src_read_reg_230 |   64   |
|  stride_c_reg_246 |   32   |
|stride_read_reg_213|   32   |
|  width_c_reg_258  |   32   |
| width_read_reg_224|   32   |
+-------------------+--------+
|       Total       |   400  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   31   |   229  |   148  |  30221 |  13283 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   400  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   31   |   229  |   148  |  30621 |  13283 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
