#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb  8 12:58:39 2023
# Process ID: 7352
# Current directory: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9548 C:\Users\Christopher\Desktop\FinalProject\ENSC_452\audio_tutorial\audio_tutorial.xpr
# Log file: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/vivado.log
# Journal file: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Christopher/Desktop/ENSC_452/audio_tutorial' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip', nor could it be found using path 'C:/Users/Christopher/Desktop/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_led_controller_0_0
design_1_zed_audio_ctrl_0_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.133 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- ac.uk:user:led_controller:1.0 - led_controller_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Successfully read diagram <design_1> from block design file <C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.133 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb  8 13:01:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets led_controller_0_LEDs_out] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells led_controller_0]
delete_bd_objs [get_bd_ports LEDs_out]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property location {3 914 960} [get_bd_cells axi_gpio_1]
set_property location {3 916 834} [get_bd_cells zed_audio_ctrl_0]
set_property location {3 912 686} [get_bd_cells axi_gpio_0]
set_property  ip_repo_paths  {c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip C:/Users/Christopher/Desktop/FinalProject/ENSC_452/vga_tutorial_students/vga_controller_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/vga_tutorial_students/vga_controller_ip'.
startgroup
create_bd_cell -type ip -vlnv user.org:user:vga_controller:1.0 vga_controller_0
endgroup
set_property location {3 1015 484} [get_bd_cells vga_controller_0]
set_property location {3 963 482} [get_bd_cells vga_controller_0]
set_property location {3 971 482} [get_bd_cells vga_controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property location {4 1315 390} [get_bd_cells axi_timer_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
connect_bd_net [get_bd_pins vga_controller_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins vga_controller_0/clk]
set_property location {3 1114 393} [get_bd_cells vga_controller_0]
set_property location {3 891 550} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {108} CONFIG.MMCM_CLKFBOUT_MULT_F {10.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9.375} CONFIG.CLKOUT1_JITTER {127.691} CONFIG.CLKOUT1_PHASE_ERROR {97.646}] [get_bd_cells clk_wiz_0]
endgroup
set_property -dict [list CONFIG.horizontal_length {1280} CONFIG.vertical_length {1024} CONFIG.h_front_porch {48} CONFIG.h_sync_pulse {112} CONFIG.h_back_porch {248} CONFIG.v_front_porch {1} CONFIG.v_sync_pulse {3} CONFIG.v_back_porch {38} CONFIG.h_sync_polarity {"1"} CONFIG.v_sync_polarity {"1"}] [get_bd_cells vga_controller_0]
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_R]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_G]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_B]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_HS]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vga_controller_0/VGA_VS]
endgroup
set_property name VGA_R [get_bd_ports VGA_R_0]
set_property name VGA_G [get_bd_ports VGA_G_0]
set_property name VGA_B [get_bd_ports VGA_B_0]
set_property name VGA_HS [get_bd_ports VGA_HS_0]
set_property name VGA_VS [get_bd_ports VGA_VS_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins vga_controller_0/pixel_clk]
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins vga_controller_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins vga_controller_0/fifo_rst]
connect_bd_net [get_bd_pins vga_controller_0/pixel_rstn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_RCOUNT] [get_bd_pins vga_controller_0/rfifo_count]
WARNING: [BD 41-1306] The connection to interface pin </processing_system7_0/S_AXI_HP0_RCOUNT> is being overridden by the user with net <processing_system7_0_S_AXI_HP0_RCOUNT>. This pin will not be connected as a part of interface connection <S_AXI_HP0_FIFO_CTRL>.
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins vga_controller_0/rstn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_cells axi_timer_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells axi_timer_0]'
set_property location {4 1277 514} [get_bd_cells axi_timer_0]
set_property location {4 1400 525} [get_bd_cells axi_timer_0]
connect_bd_net [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axi_timer_0/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_timer_0/S_AXI/Reg] -force
Slave segment '/axi_timer_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4280_0000 [ 64K ]>.
connect_bd_intf_net [get_bd_intf_pins vga_controller_0/M_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
set_property -dict [list CONFIG.image_buffer1_baseaddr {0x00900000}] [get_bd_cells vga_controller_0]
endgroup
save_bd_design
Wrote  : <C:\Users\Christopher\Desktop\FinalProject\ENSC_452\audio_tutorial\audio_tutorial.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_timer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_vga_controller_0_0
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/ip/design_1_vga_controller_0_0/design_1_vga_controller_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd

[Wed Feb  8 14:06:35 2023] Launched design_1_processing_system7_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_vga_controller_0_0_synth_1, design_1_axi_timer_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_vga_controller_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_vga_controller_0_0_synth_1/runme.log
design_1_axi_timer_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_axi_timer_0_0_synth_1/runme.log
synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/synth_1/runme.log
[Wed Feb  8 14:06:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/impl_1/runme.log
update_ip_catalog -rebuild -repo_path c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip'. ''c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip' is not valid: Can't find the specified path.'
0
set_property  ip_repo_paths  {c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip c:/Users/Christopher/Desktop/FinalProject/ENSC_452/vga_tutorial_students/vga_controller_ip C:/Users/Christopher/Desktop/FinalProject/ENSC_452/AudioLabTest/ip_repo/zed_audio_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial_given_files/sources/zedboard/adventures_with_ip_integrator/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/AudioLabTest/ip_repo/zed_audio_ctrl'.
set_property  ip_repo_paths  {c:/Users/Christopher/Desktop/FinalProject/ENSC_452/vga_tutorial_students/vga_controller_ip c:/Users/Christopher/Desktop/FinalProject/ENSC_452/AudioLabTest/ip_repo/zed_audio_ctrl} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/AudioLabTest/ip_repo/zed_audio_ctrl'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:zed_audio_ctrl:1.0 zed_audio_ctrl_1
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins zed_audio_ctrl_1/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
startgroup
connect_bd_net [get_bd_ports SDATA_I] [get_bd_pins zed_audio_ctrl_1/SDATA_I]
connect_bd_net [get_bd_ports SDATA_I] [get_bd_pins zed_audio_ctrl_1/S_AXI_ACLK]
endgroup
disconnect_bd_net /SDATA_I_0_1 [get_bd_pins zed_audio_ctrl_1/S_AXI_ACLK]
connect_bd_net [get_bd_pins zed_audio_ctrl_1/S_AXI_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins zed_audio_ctrl_1/S_AXI_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_nets zed_audio_ctrl_0_BCLK] [get_bd_nets zed_audio_ctrl_0_LRCLK] [get_bd_nets zed_audio_ctrl_0_SDATA_O] [get_bd_cells zed_audio_ctrl_0]
connect_bd_net [get_bd_ports BCLK] [get_bd_pins zed_audio_ctrl_1/BCLK]
connect_bd_net [get_bd_ports LRCLK] [get_bd_pins zed_audio_ctrl_1/LRCLK]
connect_bd_net [get_bd_ports SDATA_O] [get_bd_pins zed_audio_ctrl_1/SDATA_O]
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_vga_controller_0_0_synth_1
reset_run design_1_axi_timer_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
Wrote  : <C:\Users\Christopher\Desktop\FinalProject\ENSC_452\audio_tutorial\audio_tutorial.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [BD 41-1356] Slave segment </zed_audio_ctrl_1/S_AXI/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </vga_controller_0/M_AXI>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/ARESETN (associated clock /ps7_0_axi_periph/ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/S00_ARESETN (associated clock /ps7_0_axi_periph/S00_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/M00_ARESETN (associated clock /ps7_0_axi_periph/M00_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/M01_ARESETN (associated clock /ps7_0_axi_periph/M01_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/M02_ARESETN (associated clock /ps7_0_axi_periph/M02_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/M03_ARESETN (associated clock /ps7_0_axi_periph/M03_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_0/s_axi_aresetn (associated clock /axi_gpio_0/s_axi_aclk) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_1/s_axi_aresetn (associated clock /axi_gpio_1/s_axi_aclk) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /vga_controller_0/rstn (associated clock /vga_controller_0/clk) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_timer_0/s_axi_aresetn (associated clock /axi_timer_0/s_axi_aclk) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /zed_audio_ctrl_1/S_AXI_ARESETN (associated clock /zed_audio_ctrl_1/S_AXI_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1356] Slave segment </zed_audio_ctrl_1/S_AXI/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </vga_controller_0/M_AXI>. Please use Address Editor to either assign or exclude it.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/pixel_clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/fifo_rst have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/vga_controller_0/switch_buffer

Wrote  : <C:\Users\Christopher\Desktop\FinalProject\ENSC_452\audio_tutorial\audio_tutorial.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP0_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP0_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP0_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP0_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [IP_Flow 19-3422] Upgraded fifo_generator_0 (FIFO Generator 13.2) from revision 3 to revision 5
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_ctrl_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_mmu .
Exporting to file c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_timer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_s00_mmu_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_vga_controller_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_zed_audio_ctrl_1_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 4.465 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_zed_audio_ctrl_1_0, cache-ID = 18d13fff1c8b684f; cache size = 4.465 MB.
[Wed Feb  8 14:20:48 2023] Launched design_1_xbar_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_vga_controller_0_0_synth_1, design_1_axi_timer_0_0_synth_1, design_1_s00_mmu_0_synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_xbar_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_vga_controller_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_vga_controller_0_0_synth_1/runme.log
design_1_axi_timer_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_axi_timer_0_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_s00_mmu_0_synth_1/runme.log
[Wed Feb  8 14:20:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1924.156 ; gain = 278.750
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
assign_bd_address
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/vga_controller_0/M_AXI' at <0x0000_0000 [ 512M ]>.
Slave segment '/zed_audio_ctrl_1/S_AXI/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
reset_run synth_1
reset_run design_1_s00_mmu_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run design_1_vga_controller_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_vga_controller_0_0_synth_1

reset_run design_1_axi_timer_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_axi_timer_0_0_synth_1

save_bd_design
Wrote  : <C:\Users\Christopher\Desktop\FinalProject\ENSC_452\audio_tutorial\audio_tutorial.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/ARESETN (associated clock /ps7_0_axi_periph/ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/S00_ARESETN (associated clock /ps7_0_axi_periph/S00_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/M00_ARESETN (associated clock /ps7_0_axi_periph/M00_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/M01_ARESETN (associated clock /ps7_0_axi_periph/M01_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/M02_ARESETN (associated clock /ps7_0_axi_periph/M02_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /ps7_0_axi_periph/M03_ARESETN (associated clock /ps7_0_axi_periph/M03_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_0/s_axi_aresetn (associated clock /axi_gpio_0/s_axi_aclk) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_gpio_1/s_axi_aresetn (associated clock /axi_gpio_1/s_axi_aclk) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /vga_controller_0/rstn (associated clock /vga_controller_0/clk) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_timer_0/s_axi_aresetn (associated clock /axi_timer_0/s_axi_aclk) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1343] Reset pin /zed_audio_ctrl_1/S_AXI_ARESETN (associated clock /zed_audio_ctrl_1/S_AXI_ACLK) is connected to reset source /rst_ps7_0_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_0/clk_out1).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/pixel_clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/fifo_rst have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/vga_controller_0/switch_buffer

Wrote  : <C:\Users\Christopher\Desktop\FinalProject\ENSC_452\audio_tutorial\audio_tutorial.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP0_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP0_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP0_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP0_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_vga_controller_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = db7e160575667fbe; cache size = 7.045 MB.
[Wed Feb  8 14:24:44 2023] Launched design_1_xbar_0_synth_1, design_1_vga_controller_0_0_synth_1, design_1_axi_timer_0_0_synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_xbar_0_synth_1/runme.log
design_1_vga_controller_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_vga_controller_0_0_synth_1/runme.log
design_1_axi_timer_0_0_synth_1: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/design_1_axi_timer_0_0_synth_1/runme.log
[Wed Feb  8 14:24:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1924.156 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb  8 14:27:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/impl_1/runme.log
startgroup
endgroup
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Feb  8 14:54:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb  8 14:59:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/synth_1/runme.log
[Wed Feb  8 14:59:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1937.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 2599.801 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.526 . Memory (MB): peak = 2599.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2599.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2709.906 ; gain = 785.750
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.srcs/sources_1/bd/design_1/design_1.bd}
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2935.023 ; gain = 131.484
write_hw_platform -fixed -include_bit -force -file C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/testing.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/testing.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/testing.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2990.004 ; gain = 54.980
write_hw_platform -fixed -include_bit -force -file C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/FinalProject.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/FinalProject.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/FinalProject.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3007.715 ; gain = 5.758
