<stg><name>dmatmult</name>


<trans_list>

<trans id="516" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop4.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_stream_V_data_V), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_keep_V), !map !66

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_strb_V), !map !70

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop4.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data_V), !map !78

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_keep_V), !map !82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_strb_V), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !90

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:8  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @dmatmult_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
arrayctor.loop4.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln55"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
arrayctor.loop4.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln56"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln57"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:12  br label %0

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ %i, %load_rxmat_end ], [ 0, %arrayctor.loop4.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln74 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln74, label %.preheader.preheader, label %load_rxmat_begin

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
load_rxmat_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_rxmat_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
load_rxmat_begin:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i7 [ 0, %load_rxmat_begin ], [ %j, %3 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln75 = icmp eq i7 %j_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln75, label %load_rxmat_end, label %2

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty_10 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V_2 = extractvalue { i64, i8, i8, i1 } %empty_10, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="64">
<![CDATA[
:2  %trunc_ln681 = trunc i64 %tmp_data_V_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %trunc_ln78_1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %j_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="7">
<![CDATA[
:4  %trunc_ln78 = trunc i7 %j_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:5  %tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 %trunc_ln78)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="6">
<![CDATA[
:6  %zext_ln78 = zext i6 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %rxmat_M_imag_0_addr = getelementptr [32 x float]* @rxmat_M_imag_0, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_0_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rxmat_M_imag_1_addr = getelementptr [32 x float]* @rxmat_M_imag_1, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %rxmat_M_imag_10_add = getelementptr [32 x float]* @rxmat_M_imag_10, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_10_add"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %rxmat_M_imag_11_add = getelementptr [32 x float]* @rxmat_M_imag_11, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_11_add"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %rxmat_M_imag_12_add = getelementptr [32 x float]* @rxmat_M_imag_12, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_12_add"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %rxmat_M_imag_13_add = getelementptr [32 x float]* @rxmat_M_imag_13, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_13_add"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rxmat_M_imag_14_add = getelementptr [32 x float]* @rxmat_M_imag_14, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_14_add"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %rxmat_M_imag_15_add = getelementptr [32 x float]* @rxmat_M_imag_15, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_15_add"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %rxmat_M_imag_16_add = getelementptr [32 x float]* @rxmat_M_imag_16, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_16_add"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %rxmat_M_imag_17_add = getelementptr [32 x float]* @rxmat_M_imag_17, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_17_add"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %rxmat_M_imag_18_add = getelementptr [32 x float]* @rxmat_M_imag_18, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_18_add"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %rxmat_M_imag_19_add = getelementptr [32 x float]* @rxmat_M_imag_19, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_19_add"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %rxmat_M_imag_2_addr = getelementptr [32 x float]* @rxmat_M_imag_2, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_2_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %rxmat_M_imag_20_add = getelementptr [32 x float]* @rxmat_M_imag_20, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_20_add"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %rxmat_M_imag_21_add = getelementptr [32 x float]* @rxmat_M_imag_21, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_21_add"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %rxmat_M_imag_22_add = getelementptr [32 x float]* @rxmat_M_imag_22, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_22_add"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %rxmat_M_imag_23_add = getelementptr [32 x float]* @rxmat_M_imag_23, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_23_add"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %rxmat_M_imag_24_add = getelementptr [32 x float]* @rxmat_M_imag_24, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_24_add"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %rxmat_M_imag_25_add = getelementptr [32 x float]* @rxmat_M_imag_25, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_25_add"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %rxmat_M_imag_26_add = getelementptr [32 x float]* @rxmat_M_imag_26, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_26_add"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %rxmat_M_imag_27_add = getelementptr [32 x float]* @rxmat_M_imag_27, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_27_add"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %rxmat_M_imag_28_add = getelementptr [32 x float]* @rxmat_M_imag_28, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_28_add"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %rxmat_M_imag_29_add = getelementptr [32 x float]* @rxmat_M_imag_29, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_29_add"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %rxmat_M_imag_3_addr = getelementptr [32 x float]* @rxmat_M_imag_3, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %rxmat_M_imag_30_add = getelementptr [32 x float]* @rxmat_M_imag_30, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_30_add"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %rxmat_M_imag_31_add = getelementptr [32 x float]* @rxmat_M_imag_31, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_31_add"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %rxmat_M_imag_4_addr = getelementptr [32 x float]* @rxmat_M_imag_4, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_4_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %rxmat_M_imag_5_addr = getelementptr [32 x float]* @rxmat_M_imag_5, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_5_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %rxmat_M_imag_6_addr = getelementptr [32 x float]* @rxmat_M_imag_6, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_6_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %rxmat_M_imag_7_addr = getelementptr [32 x float]* @rxmat_M_imag_7, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_7_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %rxmat_M_imag_8_addr = getelementptr [32 x float]* @rxmat_M_imag_8, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_8_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %rxmat_M_imag_9_addr = getelementptr [32 x float]* @rxmat_M_imag_9, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_9_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %rxmat_M_real_0_addr = getelementptr [32 x float]* @rxmat_M_real_0, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_0_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %rxmat_M_real_1_addr = getelementptr [32 x float]* @rxmat_M_real_1, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_1_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %rxmat_M_real_10_add = getelementptr [32 x float]* @rxmat_M_real_10, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_10_add"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %rxmat_M_real_11_add = getelementptr [32 x float]* @rxmat_M_real_11, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_11_add"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %rxmat_M_real_12_add = getelementptr [32 x float]* @rxmat_M_real_12, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_12_add"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %rxmat_M_real_13_add = getelementptr [32 x float]* @rxmat_M_real_13, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_13_add"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %rxmat_M_real_14_add = getelementptr [32 x float]* @rxmat_M_real_14, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_14_add"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %rxmat_M_real_15_add = getelementptr [32 x float]* @rxmat_M_real_15, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_15_add"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %rxmat_M_real_16_add = getelementptr [32 x float]* @rxmat_M_real_16, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_16_add"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %rxmat_M_real_17_add = getelementptr [32 x float]* @rxmat_M_real_17, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_17_add"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %rxmat_M_real_18_add = getelementptr [32 x float]* @rxmat_M_real_18, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_18_add"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %rxmat_M_real_19_add = getelementptr [32 x float]* @rxmat_M_real_19, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_19_add"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %rxmat_M_real_2_addr = getelementptr [32 x float]* @rxmat_M_real_2, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_2_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %rxmat_M_real_20_add = getelementptr [32 x float]* @rxmat_M_real_20, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_20_add"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %rxmat_M_real_21_add = getelementptr [32 x float]* @rxmat_M_real_21, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_21_add"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %rxmat_M_real_22_add = getelementptr [32 x float]* @rxmat_M_real_22, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_22_add"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %rxmat_M_real_23_add = getelementptr [32 x float]* @rxmat_M_real_23, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_23_add"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %rxmat_M_real_24_add = getelementptr [32 x float]* @rxmat_M_real_24, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_24_add"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %rxmat_M_real_25_add = getelementptr [32 x float]* @rxmat_M_real_25, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_25_add"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %rxmat_M_real_26_add = getelementptr [32 x float]* @rxmat_M_real_26, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_26_add"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %rxmat_M_real_27_add = getelementptr [32 x float]* @rxmat_M_real_27, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_27_add"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %rxmat_M_real_28_add = getelementptr [32 x float]* @rxmat_M_real_28, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_28_add"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %rxmat_M_real_29_add = getelementptr [32 x float]* @rxmat_M_real_29, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_29_add"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %rxmat_M_real_3_addr = getelementptr [32 x float]* @rxmat_M_real_3, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_3_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %rxmat_M_real_30_add = getelementptr [32 x float]* @rxmat_M_real_30, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_30_add"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %rxmat_M_real_31_add = getelementptr [32 x float]* @rxmat_M_real_31, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_31_add"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %rxmat_M_real_4_addr = getelementptr [32 x float]* @rxmat_M_real_4, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_4_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %rxmat_M_real_5_addr = getelementptr [32 x float]* @rxmat_M_real_5, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_5_addr"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %rxmat_M_real_6_addr = getelementptr [32 x float]* @rxmat_M_real_6, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_6_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %rxmat_M_real_7_addr = getelementptr [32 x float]* @rxmat_M_real_7, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_7_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %rxmat_M_real_8_addr = getelementptr [32 x float]* @rxmat_M_real_8, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_8_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %rxmat_M_real_9_addr = getelementptr [32 x float]* @rxmat_M_real_9, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="rxmat_M_real_9_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
:71  %bitcast_ln78 = bitcast i32 %trunc_ln681 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln78"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72  %p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
:73  %bitcast_ln81 = bitcast i32 %p_Result_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln81"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0">
<![CDATA[
:74  switch i6 %trunc_ln78_1, label %branch31 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln78"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch30:0  store float %bitcast_ln78, float* %rxmat_M_real_30_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch30:1  store float %bitcast_ln81, float* %rxmat_M_imag_30_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch30:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch29:0  store float %bitcast_ln78, float* %rxmat_M_real_29_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch29:1  store float %bitcast_ln81, float* %rxmat_M_imag_29_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch29:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch28:0  store float %bitcast_ln78, float* %rxmat_M_real_28_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch28:1  store float %bitcast_ln81, float* %rxmat_M_imag_28_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch28:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch27:0  store float %bitcast_ln78, float* %rxmat_M_real_27_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch27:1  store float %bitcast_ln81, float* %rxmat_M_imag_27_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch27:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch26:0  store float %bitcast_ln78, float* %rxmat_M_real_26_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch26:1  store float %bitcast_ln81, float* %rxmat_M_imag_26_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch26:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch25:0  store float %bitcast_ln78, float* %rxmat_M_real_25_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch25:1  store float %bitcast_ln81, float* %rxmat_M_imag_25_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch25:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch24:0  store float %bitcast_ln78, float* %rxmat_M_real_24_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch24:1  store float %bitcast_ln81, float* %rxmat_M_imag_24_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch24:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch23:0  store float %bitcast_ln78, float* %rxmat_M_real_23_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch23:1  store float %bitcast_ln81, float* %rxmat_M_imag_23_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch23:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch22:0  store float %bitcast_ln78, float* %rxmat_M_real_22_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch22:1  store float %bitcast_ln81, float* %rxmat_M_imag_22_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch22:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch21:0  store float %bitcast_ln78, float* %rxmat_M_real_21_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch21:1  store float %bitcast_ln81, float* %rxmat_M_imag_21_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch21:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch20:0  store float %bitcast_ln78, float* %rxmat_M_real_20_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch20:1  store float %bitcast_ln81, float* %rxmat_M_imag_20_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch20:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch19:0  store float %bitcast_ln78, float* %rxmat_M_real_19_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch19:1  store float %bitcast_ln81, float* %rxmat_M_imag_19_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch19:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch18:0  store float %bitcast_ln78, float* %rxmat_M_real_18_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch18:1  store float %bitcast_ln81, float* %rxmat_M_imag_18_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch18:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch17:0  store float %bitcast_ln78, float* %rxmat_M_real_17_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch17:1  store float %bitcast_ln81, float* %rxmat_M_imag_17_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch17:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch16:0  store float %bitcast_ln78, float* %rxmat_M_real_16_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch16:1  store float %bitcast_ln81, float* %rxmat_M_imag_16_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch16:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch15:0  store float %bitcast_ln78, float* %rxmat_M_real_15_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch15:1  store float %bitcast_ln81, float* %rxmat_M_imag_15_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch14:0  store float %bitcast_ln78, float* %rxmat_M_real_14_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch14:1  store float %bitcast_ln81, float* %rxmat_M_imag_14_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch13:0  store float %bitcast_ln78, float* %rxmat_M_real_13_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch13:1  store float %bitcast_ln81, float* %rxmat_M_imag_13_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch12:0  store float %bitcast_ln78, float* %rxmat_M_real_12_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch12:1  store float %bitcast_ln81, float* %rxmat_M_imag_12_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch11:0  store float %bitcast_ln78, float* %rxmat_M_real_11_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch11:1  store float %bitcast_ln81, float* %rxmat_M_imag_11_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch10:0  store float %bitcast_ln78, float* %rxmat_M_real_10_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch10:1  store float %bitcast_ln81, float* %rxmat_M_imag_10_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch9:0  store float %bitcast_ln78, float* %rxmat_M_real_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch9:1  store float %bitcast_ln81, float* %rxmat_M_imag_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch9:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch8:0  store float %bitcast_ln78, float* %rxmat_M_real_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch8:1  store float %bitcast_ln81, float* %rxmat_M_imag_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch8:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch7:0  store float %bitcast_ln78, float* %rxmat_M_real_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch7:1  store float %bitcast_ln81, float* %rxmat_M_imag_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch6:0  store float %bitcast_ln78, float* %rxmat_M_real_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch6:1  store float %bitcast_ln81, float* %rxmat_M_imag_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch5:0  store float %bitcast_ln78, float* %rxmat_M_real_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch5:1  store float %bitcast_ln81, float* %rxmat_M_imag_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:0  store float %bitcast_ln78, float* %rxmat_M_real_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:1  store float %bitcast_ln81, float* %rxmat_M_imag_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:0  store float %bitcast_ln78, float* %rxmat_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:1  store float %bitcast_ln81, float* %rxmat_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:0  store float %bitcast_ln78, float* %rxmat_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:1  store float %bitcast_ln81, float* %rxmat_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:0  store float %bitcast_ln78, float* %rxmat_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:1  store float %bitcast_ln81, float* %rxmat_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:0  store float %bitcast_ln78, float* %rxmat_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:1  store float %bitcast_ln81, float* %rxmat_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch0:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="!0"/>
<literal name="trunc_ln78_1" val="!1"/>
<literal name="trunc_ln78_1" val="!2"/>
<literal name="trunc_ln78_1" val="!3"/>
<literal name="trunc_ln78_1" val="!4"/>
<literal name="trunc_ln78_1" val="!5"/>
<literal name="trunc_ln78_1" val="!6"/>
<literal name="trunc_ln78_1" val="!7"/>
<literal name="trunc_ln78_1" val="!8"/>
<literal name="trunc_ln78_1" val="!9"/>
<literal name="trunc_ln78_1" val="!10"/>
<literal name="trunc_ln78_1" val="!11"/>
<literal name="trunc_ln78_1" val="!12"/>
<literal name="trunc_ln78_1" val="!13"/>
<literal name="trunc_ln78_1" val="!14"/>
<literal name="trunc_ln78_1" val="!15"/>
<literal name="trunc_ln78_1" val="!16"/>
<literal name="trunc_ln78_1" val="!17"/>
<literal name="trunc_ln78_1" val="!18"/>
<literal name="trunc_ln78_1" val="!19"/>
<literal name="trunc_ln78_1" val="!20"/>
<literal name="trunc_ln78_1" val="!21"/>
<literal name="trunc_ln78_1" val="!22"/>
<literal name="trunc_ln78_1" val="!23"/>
<literal name="trunc_ln78_1" val="!24"/>
<literal name="trunc_ln78_1" val="!25"/>
<literal name="trunc_ln78_1" val="!26"/>
<literal name="trunc_ln78_1" val="!27"/>
<literal name="trunc_ln78_1" val="!28"/>
<literal name="trunc_ln78_1" val="!29"/>
<literal name="trunc_ln78_1" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch31:0  store float %bitcast_ln78, float* %rxmat_M_real_31_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="!0"/>
<literal name="trunc_ln78_1" val="!1"/>
<literal name="trunc_ln78_1" val="!2"/>
<literal name="trunc_ln78_1" val="!3"/>
<literal name="trunc_ln78_1" val="!4"/>
<literal name="trunc_ln78_1" val="!5"/>
<literal name="trunc_ln78_1" val="!6"/>
<literal name="trunc_ln78_1" val="!7"/>
<literal name="trunc_ln78_1" val="!8"/>
<literal name="trunc_ln78_1" val="!9"/>
<literal name="trunc_ln78_1" val="!10"/>
<literal name="trunc_ln78_1" val="!11"/>
<literal name="trunc_ln78_1" val="!12"/>
<literal name="trunc_ln78_1" val="!13"/>
<literal name="trunc_ln78_1" val="!14"/>
<literal name="trunc_ln78_1" val="!15"/>
<literal name="trunc_ln78_1" val="!16"/>
<literal name="trunc_ln78_1" val="!17"/>
<literal name="trunc_ln78_1" val="!18"/>
<literal name="trunc_ln78_1" val="!19"/>
<literal name="trunc_ln78_1" val="!20"/>
<literal name="trunc_ln78_1" val="!21"/>
<literal name="trunc_ln78_1" val="!22"/>
<literal name="trunc_ln78_1" val="!23"/>
<literal name="trunc_ln78_1" val="!24"/>
<literal name="trunc_ln78_1" val="!25"/>
<literal name="trunc_ln78_1" val="!26"/>
<literal name="trunc_ln78_1" val="!27"/>
<literal name="trunc_ln78_1" val="!28"/>
<literal name="trunc_ln78_1" val="!29"/>
<literal name="trunc_ln78_1" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch31:1  store float %bitcast_ln81, float* %rxmat_M_imag_31_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="trunc_ln78_1" val="!0"/>
<literal name="trunc_ln78_1" val="!1"/>
<literal name="trunc_ln78_1" val="!2"/>
<literal name="trunc_ln78_1" val="!3"/>
<literal name="trunc_ln78_1" val="!4"/>
<literal name="trunc_ln78_1" val="!5"/>
<literal name="trunc_ln78_1" val="!6"/>
<literal name="trunc_ln78_1" val="!7"/>
<literal name="trunc_ln78_1" val="!8"/>
<literal name="trunc_ln78_1" val="!9"/>
<literal name="trunc_ln78_1" val="!10"/>
<literal name="trunc_ln78_1" val="!11"/>
<literal name="trunc_ln78_1" val="!12"/>
<literal name="trunc_ln78_1" val="!13"/>
<literal name="trunc_ln78_1" val="!14"/>
<literal name="trunc_ln78_1" val="!15"/>
<literal name="trunc_ln78_1" val="!16"/>
<literal name="trunc_ln78_1" val="!17"/>
<literal name="trunc_ln78_1" val="!18"/>
<literal name="trunc_ln78_1" val="!19"/>
<literal name="trunc_ln78_1" val="!20"/>
<literal name="trunc_ln78_1" val="!21"/>
<literal name="trunc_ln78_1" val="!22"/>
<literal name="trunc_ln78_1" val="!23"/>
<literal name="trunc_ln78_1" val="!24"/>
<literal name="trunc_ln78_1" val="!25"/>
<literal name="trunc_ln78_1" val="!26"/>
<literal name="trunc_ln78_1" val="!27"/>
<literal name="trunc_ln78_1" val="!28"/>
<literal name="trunc_ln78_1" val="!29"/>
<literal name="trunc_ln78_1" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch31:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
load_rxmat_end:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
load_rxmat_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %i9_0 = phi i5 [ %i_2, %load_xmat_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i9_0"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln86 = icmp eq i5 %i9_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_2 = add i5 %i9_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln86, label %7, label %load_xmat_begin

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
load_xmat_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
load_xmat_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="5">
<![CDATA[
load_xmat_begin:2  %zext_ln87 = zext i5 %i9_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
load_xmat_begin:3  br label %4

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32">
<![CDATA[
:0  %out_vector_M_real_0_2 = load float* @out_vector_M_real_0, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_0_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32">
<![CDATA[
:1  %out_vector_M_real_0_3 = load float* @out_vector_M_real_0_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_0_3"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32">
<![CDATA[
:2  %out_vector_M_real_1_2 = load float* @out_vector_M_real_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_1_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32">
<![CDATA[
:3  %out_vector_M_real_1_3 = load float* @out_vector_M_real_1_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_1_3"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32">
<![CDATA[
:4  %out_vector_M_real_2_2 = load float* @out_vector_M_real_2, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_2_2"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32">
<![CDATA[
:5  %out_vector_M_real_2_3 = load float* @out_vector_M_real_2_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_2_3"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32">
<![CDATA[
:6  %out_vector_M_real_3_2 = load float* @out_vector_M_real_3, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_3_2"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
:7  %out_vector_M_real_3_3 = load float* @out_vector_M_real_3_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_3_3"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32">
<![CDATA[
:8  %out_vector_M_real_4_2 = load float* @out_vector_M_real_4, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_4_2"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32">
<![CDATA[
:9  %out_vector_M_real_4_3 = load float* @out_vector_M_real_4_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_4_3"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32">
<![CDATA[
:10  %out_vector_M_real_5_2 = load float* @out_vector_M_real_5, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_5_2"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32">
<![CDATA[
:11  %out_vector_M_real_5_3 = load float* @out_vector_M_real_5_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_5_3"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32">
<![CDATA[
:12  %out_vector_M_real_6_2 = load float* @out_vector_M_real_6, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_6_2"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32">
<![CDATA[
:13  %out_vector_M_real_6_3 = load float* @out_vector_M_real_6_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_6_3"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32">
<![CDATA[
:14  %out_vector_M_real_7_2 = load float* @out_vector_M_real_7, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_7_2"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32">
<![CDATA[
:15  %out_vector_M_real_7_3 = load float* @out_vector_M_real_7_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_7_3"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32">
<![CDATA[
:16  %out_vector_M_imag_0_2 = load float* @out_vector_M_imag_0, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_0_2"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32">
<![CDATA[
:17  %out_vector_M_imag_0_3 = load float* @out_vector_M_imag_0_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_0_3"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32">
<![CDATA[
:18  %out_vector_M_imag_1_2 = load float* @out_vector_M_imag_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_1_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32">
<![CDATA[
:19  %out_vector_M_imag_1_3 = load float* @out_vector_M_imag_1_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_1_3"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32">
<![CDATA[
:20  %out_vector_M_imag_2_2 = load float* @out_vector_M_imag_2, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_2_2"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32">
<![CDATA[
:21  %out_vector_M_imag_2_3 = load float* @out_vector_M_imag_2_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_2_3"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32">
<![CDATA[
:22  %out_vector_M_imag_3_2 = load float* @out_vector_M_imag_3, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_3_2"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32">
<![CDATA[
:23  %out_vector_M_imag_3_3 = load float* @out_vector_M_imag_3_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_3_3"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32">
<![CDATA[
:24  %out_vector_M_imag_4_2 = load float* @out_vector_M_imag_4, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_4_2"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32">
<![CDATA[
:25  %out_vector_M_imag_4_3 = load float* @out_vector_M_imag_4_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_4_3"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32">
<![CDATA[
:26  %out_vector_M_imag_5_2 = load float* @out_vector_M_imag_5, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_5_2"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32">
<![CDATA[
:27  %out_vector_M_imag_5_3 = load float* @out_vector_M_imag_5_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_5_3"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32">
<![CDATA[
:28  %out_vector_M_imag_6_2 = load float* @out_vector_M_imag_6, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_6_2"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32">
<![CDATA[
:29  %out_vector_M_imag_6_3 = load float* @out_vector_M_imag_6_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_6_3"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32">
<![CDATA[
:30  %out_vector_M_imag_7_2 = load float* @out_vector_M_imag_7, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_7_2"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32">
<![CDATA[
:31  %out_vector_M_imag_7_3 = load float* @out_vector_M_imag_7_1, align 4

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_7_3"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1024" op_0_bw="1024" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32">
<![CDATA[
:32  %call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @kernel_mmult([32 x float]* @rxmat_M_real_0, [32 x float]* @rxmat_M_real_1, [32 x float]* @rxmat_M_real_2, [32 x float]* @rxmat_M_real_3, [32 x float]* @rxmat_M_real_4, [32 x float]* @rxmat_M_real_5, [32 x float]* @rxmat_M_real_6, [32 x float]* @rxmat_M_real_7, [32 x float]* @rxmat_M_real_8, [32 x float]* @rxmat_M_real_9, [32 x float]* @rxmat_M_real_10, [32 x float]* @rxmat_M_real_11, [32 x float]* @rxmat_M_real_12, [32 x float]* @rxmat_M_real_13, [32 x float]* @rxmat_M_real_14, [32 x float]* @rxmat_M_real_15, [32 x float]* @rxmat_M_real_16, [32 x float]* @rxmat_M_real_17, [32 x float]* @rxmat_M_real_18, [32 x float]* @rxmat_M_real_19, [32 x float]* @rxmat_M_real_20, [32 x float]* @rxmat_M_real_21, [32 x float]* @rxmat_M_real_22, [32 x float]* @rxmat_M_real_23, [32 x float]* @rxmat_M_real_24, [32 x float]* @rxmat_M_real_25, [32 x float]* @rxmat_M_real_26, [32 x float]* @rxmat_M_real_27, [32 x float]* @rxmat_M_real_28, [32 x float]* @rxmat_M_real_29, [32 x float]* @rxmat_M_real_30, [32 x float]* @rxmat_M_real_31, [32 x float]* @rxmat_M_imag_0, [32 x float]* @rxmat_M_imag_1, [32 x float]* @rxmat_M_imag_2, [32 x float]* @rxmat_M_imag_3, [32 x float]* @rxmat_M_imag_4, [32 x float]* @rxmat_M_imag_5, [32 x float]* @rxmat_M_imag_6, [32 x float]* @rxmat_M_imag_7, [32 x float]* @rxmat_M_imag_8, [32 x float]* @rxmat_M_imag_9, [32 x float]* @rxmat_M_imag_10, [32 x float]* @rxmat_M_imag_11, [32 x float]* @rxmat_M_imag_12, [32 x float]* @rxmat_M_imag_13, [32 x float]* @rxmat_M_imag_14, [32 x float]* @rxmat_M_imag_15, [32 x float]* @rxmat_M_imag_16, [32 x float]* @rxmat_M_imag_17, [32 x float]* @rxmat_M_imag_18, [32 x float]* @rxmat_M_imag_19, [32 x float]* @rxmat_M_imag_20, [32 x float]* @rxmat_M_imag_21, [32 x float]* @rxmat_M_imag_22, [32 x float]* @rxmat_M_imag_23, [32 x float]* @rxmat_M_imag_24, [32 x float]* @rxmat_M_imag_25, [32 x float]* @rxmat_M_imag_26, [32 x float]* @rxmat_M_imag_27, [32 x float]* @rxmat_M_imag_28, [32 x float]* @rxmat_M_imag_29, [32 x float]* @rxmat_M_imag_30, [32 x float]* @rxmat_M_imag_31, [32 x float]* @xmat_M_real_0, [32 x float]* @xmat_M_real_1, [32 x float]* @xmat_M_real_2, [32 x float]* @xmat_M_real_3, [32 x float]* @xmat_M_real_4, [32 x float]* @xmat_M_real_5, [32 x float]* @xmat_M_real_6, [32 x float]* @xmat_M_real_7, [32 x float]* @xmat_M_real_8, [32 x float]* @xmat_M_real_9, [32 x float]* @xmat_M_real_10, [32 x float]* @xmat_M_real_11, [32 x float]* @xmat_M_real_12, [32 x float]* @xmat_M_real_13, [32 x float]* @xmat_M_real_14, [32 x float]* @xmat_M_real_15, [32 x float]* @xmat_M_real_16, [32 x float]* @xmat_M_real_17, [32 x float]* @xmat_M_real_18, [32 x float]* @xmat_M_real_19, [32 x float]* @xmat_M_real_20, [32 x float]* @xmat_M_real_21, [32 x float]* @xmat_M_real_22, [32 x float]* @xmat_M_real_23, [32 x float]* @xmat_M_real_24, [32 x float]* @xmat_M_real_25, [32 x float]* @xmat_M_real_26, [32 x float]* @xmat_M_real_27, [32 x float]* @xmat_M_real_28, [32 x float]* @xmat_M_real_29, [32 x float]* @xmat_M_real_30, [32 x float]* @xmat_M_real_31, [32 x float]* @xmat_M_imag_0, [32 x float]* @xmat_M_imag_1, [32 x float]* @xmat_M_imag_2, [32 x float]* @xmat_M_imag_3, [32 x float]* @xmat_M_imag_4, [32 x float]* @xmat_M_imag_5, [32 x float]* @xmat_M_imag_6, [32 x float]* @xmat_M_imag_7, [32 x float]* @xmat_M_imag_8, [32 x float]* @xmat_M_imag_9, [32 x float]* @xmat_M_imag_10, [32 x float]* @xmat_M_imag_11, [32 x float]* @xmat_M_imag_12, [32 x float]* @xmat_M_imag_13, [32 x float]* @xmat_M_imag_14, [32 x float]* @xmat_M_imag_15, [32 x float]* @xmat_M_imag_16, [32 x float]* @xmat_M_imag_17, [32 x float]* @xmat_M_imag_18, [32 x float]* @xmat_M_imag_19, [32 x float]* @xmat_M_imag_20, [32 x float]* @xmat_M_imag_21, [32 x float]* @xmat_M_imag_22, [32 x float]* @xmat_M_imag_23, [32 x float]* @xmat_M_imag_24, [32 x float]* @xmat_M_imag_25, [32 x float]* @xmat_M_imag_26, [32 x float]* @xmat_M_imag_27, [32 x float]* @xmat_M_imag_28, [32 x float]* @xmat_M_imag_29, [32 x float]* @xmat_M_imag_30, [32 x float]* @xmat_M_imag_31, float %out_vector_M_real_0_2, float %out_vector_M_real_0_3, float %out_vector_M_real_1_2, float %out_vector_M_real_1_3, float %out_vector_M_real_2_2, float %out_vector_M_real_2_3, float %out_vector_M_real_3_2, float %out_vector_M_real_3_3, float %out_vector_M_real_4_2, float %out_vector_M_real_4_3, float %out_vector_M_real_5_2, float %out_vector_M_real_5_3, float %out_vector_M_real_6_2, float %out_vector_M_real_6_3, float %out_vector_M_real_7_2, float %out_vector_M_real_7_3, float %out_vector_M_imag_0_2, float %out_vector_M_imag_0_3, float %out_vector_M_imag_1_2, float %out_vector_M_imag_1_3, float %out_vector_M_imag_2_2, float %out_vector_M_imag_2_3, float %out_vector_M_imag_3_2, float %out_vector_M_imag_3_3, float %out_vector_M_imag_4_2, float %out_vector_M_imag_4_3, float %out_vector_M_imag_5_2, float %out_vector_M_imag_5_3, float %out_vector_M_imag_6_2, float %out_vector_M_imag_6_3, float %out_vector_M_imag_7_2, float %out_vector_M_imag_7_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j10_0 = phi i7 [ 0, %load_xmat_begin ], [ %j_1, %6 ]

]]></Node>
<StgValue><ssdm name="j10_0"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln87 = icmp eq i7 %j10_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j_1 = add i7 %j10_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln87, label %load_xmat_end, label %5

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty_14 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V_3 = extractvalue { i64, i8, i8, i1 } %empty_14, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="64">
<![CDATA[
:2  %trunc_ln681_1 = trunc i64 %tmp_data_V_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln681_1"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %trunc_ln90_1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %j10_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln90_1"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="7">
<![CDATA[
:4  %trunc_ln90 = trunc i7 %j10_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln90"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:5  %tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln90, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="5">
<![CDATA[
:6  %zext_ln90 = zext i5 %tmp_8 to i6

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %add_ln90 = add i6 %zext_ln90, %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="6">
<![CDATA[
:8  %zext_ln90_1 = zext i6 %add_ln90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %xmat_M_imag_0_addr = getelementptr [32 x float]* @xmat_M_imag_0, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_0_addr"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %xmat_M_imag_1_addr = getelementptr [32 x float]* @xmat_M_imag_1, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_1_addr"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %xmat_M_imag_10_addr = getelementptr [32 x float]* @xmat_M_imag_10, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_10_addr"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %xmat_M_imag_11_addr = getelementptr [32 x float]* @xmat_M_imag_11, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_11_addr"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %xmat_M_imag_12_addr = getelementptr [32 x float]* @xmat_M_imag_12, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_12_addr"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %xmat_M_imag_13_addr = getelementptr [32 x float]* @xmat_M_imag_13, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_13_addr"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %xmat_M_imag_14_addr = getelementptr [32 x float]* @xmat_M_imag_14, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_14_addr"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %xmat_M_imag_15_addr = getelementptr [32 x float]* @xmat_M_imag_15, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_15_addr"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %xmat_M_imag_16_addr = getelementptr [32 x float]* @xmat_M_imag_16, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_16_addr"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %xmat_M_imag_17_addr = getelementptr [32 x float]* @xmat_M_imag_17, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_17_addr"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %xmat_M_imag_18_addr = getelementptr [32 x float]* @xmat_M_imag_18, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_18_addr"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %xmat_M_imag_19_addr = getelementptr [32 x float]* @xmat_M_imag_19, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_19_addr"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %xmat_M_imag_2_addr = getelementptr [32 x float]* @xmat_M_imag_2, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_2_addr"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %xmat_M_imag_20_addr = getelementptr [32 x float]* @xmat_M_imag_20, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_20_addr"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %xmat_M_imag_21_addr = getelementptr [32 x float]* @xmat_M_imag_21, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_21_addr"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %xmat_M_imag_22_addr = getelementptr [32 x float]* @xmat_M_imag_22, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_22_addr"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %xmat_M_imag_23_addr = getelementptr [32 x float]* @xmat_M_imag_23, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_23_addr"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %xmat_M_imag_24_addr = getelementptr [32 x float]* @xmat_M_imag_24, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_24_addr"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %xmat_M_imag_25_addr = getelementptr [32 x float]* @xmat_M_imag_25, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_25_addr"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %xmat_M_imag_26_addr = getelementptr [32 x float]* @xmat_M_imag_26, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_26_addr"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %xmat_M_imag_27_addr = getelementptr [32 x float]* @xmat_M_imag_27, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_27_addr"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %xmat_M_imag_28_addr = getelementptr [32 x float]* @xmat_M_imag_28, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_28_addr"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %xmat_M_imag_29_addr = getelementptr [32 x float]* @xmat_M_imag_29, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_29_addr"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %xmat_M_imag_3_addr = getelementptr [32 x float]* @xmat_M_imag_3, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_3_addr"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %xmat_M_imag_30_addr = getelementptr [32 x float]* @xmat_M_imag_30, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_30_addr"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %xmat_M_imag_31_addr = getelementptr [32 x float]* @xmat_M_imag_31, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_31_addr"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %xmat_M_imag_4_addr = getelementptr [32 x float]* @xmat_M_imag_4, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_4_addr"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %xmat_M_imag_5_addr = getelementptr [32 x float]* @xmat_M_imag_5, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_5_addr"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %xmat_M_imag_6_addr = getelementptr [32 x float]* @xmat_M_imag_6, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_6_addr"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %xmat_M_imag_7_addr = getelementptr [32 x float]* @xmat_M_imag_7, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_7_addr"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %xmat_M_imag_8_addr = getelementptr [32 x float]* @xmat_M_imag_8, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_8_addr"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %xmat_M_imag_9_addr = getelementptr [32 x float]* @xmat_M_imag_9, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_9_addr"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %xmat_M_real_0_addr = getelementptr [32 x float]* @xmat_M_real_0, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_0_addr"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %xmat_M_real_1_addr = getelementptr [32 x float]* @xmat_M_real_1, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_1_addr"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %xmat_M_real_10_addr = getelementptr [32 x float]* @xmat_M_real_10, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_10_addr"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %xmat_M_real_11_addr = getelementptr [32 x float]* @xmat_M_real_11, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_11_addr"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %xmat_M_real_12_addr = getelementptr [32 x float]* @xmat_M_real_12, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_12_addr"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %xmat_M_real_13_addr = getelementptr [32 x float]* @xmat_M_real_13, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_13_addr"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %xmat_M_real_14_addr = getelementptr [32 x float]* @xmat_M_real_14, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_14_addr"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %xmat_M_real_15_addr = getelementptr [32 x float]* @xmat_M_real_15, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_15_addr"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %xmat_M_real_16_addr = getelementptr [32 x float]* @xmat_M_real_16, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_16_addr"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %xmat_M_real_17_addr = getelementptr [32 x float]* @xmat_M_real_17, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_17_addr"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %xmat_M_real_18_addr = getelementptr [32 x float]* @xmat_M_real_18, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_18_addr"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %xmat_M_real_19_addr = getelementptr [32 x float]* @xmat_M_real_19, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_19_addr"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %xmat_M_real_2_addr = getelementptr [32 x float]* @xmat_M_real_2, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_2_addr"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %xmat_M_real_20_addr = getelementptr [32 x float]* @xmat_M_real_20, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_20_addr"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %xmat_M_real_21_addr = getelementptr [32 x float]* @xmat_M_real_21, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_21_addr"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %xmat_M_real_22_addr = getelementptr [32 x float]* @xmat_M_real_22, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_22_addr"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %xmat_M_real_23_addr = getelementptr [32 x float]* @xmat_M_real_23, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_23_addr"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %xmat_M_real_24_addr = getelementptr [32 x float]* @xmat_M_real_24, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_24_addr"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %xmat_M_real_25_addr = getelementptr [32 x float]* @xmat_M_real_25, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_25_addr"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %xmat_M_real_26_addr = getelementptr [32 x float]* @xmat_M_real_26, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_26_addr"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %xmat_M_real_27_addr = getelementptr [32 x float]* @xmat_M_real_27, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_27_addr"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %xmat_M_real_28_addr = getelementptr [32 x float]* @xmat_M_real_28, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_28_addr"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %xmat_M_real_29_addr = getelementptr [32 x float]* @xmat_M_real_29, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_29_addr"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %xmat_M_real_3_addr = getelementptr [32 x float]* @xmat_M_real_3, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_3_addr"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %xmat_M_real_30_addr = getelementptr [32 x float]* @xmat_M_real_30, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_30_addr"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %xmat_M_real_31_addr = getelementptr [32 x float]* @xmat_M_real_31, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_31_addr"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %xmat_M_real_4_addr = getelementptr [32 x float]* @xmat_M_real_4, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_4_addr"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %xmat_M_real_5_addr = getelementptr [32 x float]* @xmat_M_real_5, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_5_addr"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %xmat_M_real_6_addr = getelementptr [32 x float]* @xmat_M_real_6, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_6_addr"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %xmat_M_real_7_addr = getelementptr [32 x float]* @xmat_M_real_7, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_7_addr"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %xmat_M_real_8_addr = getelementptr [32 x float]* @xmat_M_real_8, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_8_addr"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %xmat_M_real_9_addr = getelementptr [32 x float]* @xmat_M_real_9, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_9_addr"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:73  %bitcast_ln90 = bitcast i32 %trunc_ln681_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln90"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:74  %p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_3, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
:75  %bitcast_ln93 = bitcast i32 %p_Result_5 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln93"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0">
<![CDATA[
:76  switch i6 %trunc_ln90_1, label %branch95 [
    i6 0, label %branch64
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
  ]

]]></Node>
<StgValue><ssdm name="switch_ln90"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch94:0  store float %bitcast_ln90, float* %xmat_M_real_30_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch94:1  store float %bitcast_ln93, float* %xmat_M_imag_30_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch94:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch93:0  store float %bitcast_ln90, float* %xmat_M_real_29_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch93:1  store float %bitcast_ln93, float* %xmat_M_imag_29_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch93:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch92:0  store float %bitcast_ln90, float* %xmat_M_real_28_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch92:1  store float %bitcast_ln93, float* %xmat_M_imag_28_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch92:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch91:0  store float %bitcast_ln90, float* %xmat_M_real_27_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch91:1  store float %bitcast_ln93, float* %xmat_M_imag_27_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch91:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch90:0  store float %bitcast_ln90, float* %xmat_M_real_26_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch90:1  store float %bitcast_ln93, float* %xmat_M_imag_26_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch90:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch89:0  store float %bitcast_ln90, float* %xmat_M_real_25_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch89:1  store float %bitcast_ln93, float* %xmat_M_imag_25_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch89:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch88:0  store float %bitcast_ln90, float* %xmat_M_real_24_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch88:1  store float %bitcast_ln93, float* %xmat_M_imag_24_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch88:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch87:0  store float %bitcast_ln90, float* %xmat_M_real_23_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch87:1  store float %bitcast_ln93, float* %xmat_M_imag_23_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch87:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch86:0  store float %bitcast_ln90, float* %xmat_M_real_22_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch86:1  store float %bitcast_ln93, float* %xmat_M_imag_22_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch86:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch85:0  store float %bitcast_ln90, float* %xmat_M_real_21_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch85:1  store float %bitcast_ln93, float* %xmat_M_imag_21_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
branch85:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch84:0  store float %bitcast_ln90, float* %xmat_M_real_20_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch84:1  store float %bitcast_ln93, float* %xmat_M_imag_20_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch84:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch83:0  store float %bitcast_ln90, float* %xmat_M_real_19_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch83:1  store float %bitcast_ln93, float* %xmat_M_imag_19_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch83:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch82:0  store float %bitcast_ln90, float* %xmat_M_real_18_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch82:1  store float %bitcast_ln93, float* %xmat_M_imag_18_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
branch82:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch81:0  store float %bitcast_ln90, float* %xmat_M_real_17_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch81:1  store float %bitcast_ln93, float* %xmat_M_imag_17_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch81:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch80:0  store float %bitcast_ln90, float* %xmat_M_real_16_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch80:1  store float %bitcast_ln93, float* %xmat_M_imag_16_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch80:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch79:0  store float %bitcast_ln90, float* %xmat_M_real_15_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch79:1  store float %bitcast_ln93, float* %xmat_M_imag_15_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
branch79:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch78:0  store float %bitcast_ln90, float* %xmat_M_real_14_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch78:1  store float %bitcast_ln93, float* %xmat_M_imag_14_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch78:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch77:0  store float %bitcast_ln90, float* %xmat_M_real_13_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch77:1  store float %bitcast_ln93, float* %xmat_M_imag_13_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
branch77:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch76:0  store float %bitcast_ln90, float* %xmat_M_real_12_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch76:1  store float %bitcast_ln93, float* %xmat_M_imag_12_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch76:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch75:0  store float %bitcast_ln90, float* %xmat_M_real_11_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch75:1  store float %bitcast_ln93, float* %xmat_M_imag_11_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch75:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch74:0  store float %bitcast_ln90, float* %xmat_M_real_10_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch74:1  store float %bitcast_ln93, float* %xmat_M_imag_10_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch74:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch73:0  store float %bitcast_ln90, float* %xmat_M_real_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch73:1  store float %bitcast_ln93, float* %xmat_M_imag_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
branch73:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch72:0  store float %bitcast_ln90, float* %xmat_M_real_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch72:1  store float %bitcast_ln93, float* %xmat_M_imag_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch72:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch71:0  store float %bitcast_ln90, float* %xmat_M_real_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch71:1  store float %bitcast_ln93, float* %xmat_M_imag_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch71:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch70:0  store float %bitcast_ln90, float* %xmat_M_real_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch70:1  store float %bitcast_ln93, float* %xmat_M_imag_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
branch70:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch69:0  store float %bitcast_ln90, float* %xmat_M_real_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch69:1  store float %bitcast_ln93, float* %xmat_M_imag_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch69:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch68:0  store float %bitcast_ln90, float* %xmat_M_real_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch68:1  store float %bitcast_ln93, float* %xmat_M_imag_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch68:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch67:0  store float %bitcast_ln90, float* %xmat_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch67:1  store float %bitcast_ln93, float* %xmat_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch67:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch66:0  store float %bitcast_ln90, float* %xmat_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch66:1  store float %bitcast_ln93, float* %xmat_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
branch66:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch65:0  store float %bitcast_ln90, float* %xmat_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch65:1  store float %bitcast_ln93, float* %xmat_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch65:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch64:0  store float %bitcast_ln90, float* %xmat_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch64:1  store float %bitcast_ln93, float* %xmat_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
branch64:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="!0"/>
<literal name="trunc_ln90_1" val="!1"/>
<literal name="trunc_ln90_1" val="!2"/>
<literal name="trunc_ln90_1" val="!3"/>
<literal name="trunc_ln90_1" val="!4"/>
<literal name="trunc_ln90_1" val="!5"/>
<literal name="trunc_ln90_1" val="!6"/>
<literal name="trunc_ln90_1" val="!7"/>
<literal name="trunc_ln90_1" val="!8"/>
<literal name="trunc_ln90_1" val="!9"/>
<literal name="trunc_ln90_1" val="!10"/>
<literal name="trunc_ln90_1" val="!11"/>
<literal name="trunc_ln90_1" val="!12"/>
<literal name="trunc_ln90_1" val="!13"/>
<literal name="trunc_ln90_1" val="!14"/>
<literal name="trunc_ln90_1" val="!15"/>
<literal name="trunc_ln90_1" val="!16"/>
<literal name="trunc_ln90_1" val="!17"/>
<literal name="trunc_ln90_1" val="!18"/>
<literal name="trunc_ln90_1" val="!19"/>
<literal name="trunc_ln90_1" val="!20"/>
<literal name="trunc_ln90_1" val="!21"/>
<literal name="trunc_ln90_1" val="!22"/>
<literal name="trunc_ln90_1" val="!23"/>
<literal name="trunc_ln90_1" val="!24"/>
<literal name="trunc_ln90_1" val="!25"/>
<literal name="trunc_ln90_1" val="!26"/>
<literal name="trunc_ln90_1" val="!27"/>
<literal name="trunc_ln90_1" val="!28"/>
<literal name="trunc_ln90_1" val="!29"/>
<literal name="trunc_ln90_1" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch95:0  store float %bitcast_ln90, float* %xmat_M_real_31_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="!0"/>
<literal name="trunc_ln90_1" val="!1"/>
<literal name="trunc_ln90_1" val="!2"/>
<literal name="trunc_ln90_1" val="!3"/>
<literal name="trunc_ln90_1" val="!4"/>
<literal name="trunc_ln90_1" val="!5"/>
<literal name="trunc_ln90_1" val="!6"/>
<literal name="trunc_ln90_1" val="!7"/>
<literal name="trunc_ln90_1" val="!8"/>
<literal name="trunc_ln90_1" val="!9"/>
<literal name="trunc_ln90_1" val="!10"/>
<literal name="trunc_ln90_1" val="!11"/>
<literal name="trunc_ln90_1" val="!12"/>
<literal name="trunc_ln90_1" val="!13"/>
<literal name="trunc_ln90_1" val="!14"/>
<literal name="trunc_ln90_1" val="!15"/>
<literal name="trunc_ln90_1" val="!16"/>
<literal name="trunc_ln90_1" val="!17"/>
<literal name="trunc_ln90_1" val="!18"/>
<literal name="trunc_ln90_1" val="!19"/>
<literal name="trunc_ln90_1" val="!20"/>
<literal name="trunc_ln90_1" val="!21"/>
<literal name="trunc_ln90_1" val="!22"/>
<literal name="trunc_ln90_1" val="!23"/>
<literal name="trunc_ln90_1" val="!24"/>
<literal name="trunc_ln90_1" val="!25"/>
<literal name="trunc_ln90_1" val="!26"/>
<literal name="trunc_ln90_1" val="!27"/>
<literal name="trunc_ln90_1" val="!28"/>
<literal name="trunc_ln90_1" val="!29"/>
<literal name="trunc_ln90_1" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch95:1  store float %bitcast_ln93, float* %xmat_M_imag_31_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
<literal name="trunc_ln90_1" val="!0"/>
<literal name="trunc_ln90_1" val="!1"/>
<literal name="trunc_ln90_1" val="!2"/>
<literal name="trunc_ln90_1" val="!3"/>
<literal name="trunc_ln90_1" val="!4"/>
<literal name="trunc_ln90_1" val="!5"/>
<literal name="trunc_ln90_1" val="!6"/>
<literal name="trunc_ln90_1" val="!7"/>
<literal name="trunc_ln90_1" val="!8"/>
<literal name="trunc_ln90_1" val="!9"/>
<literal name="trunc_ln90_1" val="!10"/>
<literal name="trunc_ln90_1" val="!11"/>
<literal name="trunc_ln90_1" val="!12"/>
<literal name="trunc_ln90_1" val="!13"/>
<literal name="trunc_ln90_1" val="!14"/>
<literal name="trunc_ln90_1" val="!15"/>
<literal name="trunc_ln90_1" val="!16"/>
<literal name="trunc_ln90_1" val="!17"/>
<literal name="trunc_ln90_1" val="!18"/>
<literal name="trunc_ln90_1" val="!19"/>
<literal name="trunc_ln90_1" val="!20"/>
<literal name="trunc_ln90_1" val="!21"/>
<literal name="trunc_ln90_1" val="!22"/>
<literal name="trunc_ln90_1" val="!23"/>
<literal name="trunc_ln90_1" val="!24"/>
<literal name="trunc_ln90_1" val="!25"/>
<literal name="trunc_ln90_1" val="!26"/>
<literal name="trunc_ln90_1" val="!27"/>
<literal name="trunc_ln90_1" val="!28"/>
<literal name="trunc_ln90_1" val="!29"/>
<literal name="trunc_ln90_1" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
branch95:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
load_xmat_end:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
load_xmat_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %4

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="434" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1024" op_0_bw="1024" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32">
<![CDATA[
:32  %call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @kernel_mmult([32 x float]* @rxmat_M_real_0, [32 x float]* @rxmat_M_real_1, [32 x float]* @rxmat_M_real_2, [32 x float]* @rxmat_M_real_3, [32 x float]* @rxmat_M_real_4, [32 x float]* @rxmat_M_real_5, [32 x float]* @rxmat_M_real_6, [32 x float]* @rxmat_M_real_7, [32 x float]* @rxmat_M_real_8, [32 x float]* @rxmat_M_real_9, [32 x float]* @rxmat_M_real_10, [32 x float]* @rxmat_M_real_11, [32 x float]* @rxmat_M_real_12, [32 x float]* @rxmat_M_real_13, [32 x float]* @rxmat_M_real_14, [32 x float]* @rxmat_M_real_15, [32 x float]* @rxmat_M_real_16, [32 x float]* @rxmat_M_real_17, [32 x float]* @rxmat_M_real_18, [32 x float]* @rxmat_M_real_19, [32 x float]* @rxmat_M_real_20, [32 x float]* @rxmat_M_real_21, [32 x float]* @rxmat_M_real_22, [32 x float]* @rxmat_M_real_23, [32 x float]* @rxmat_M_real_24, [32 x float]* @rxmat_M_real_25, [32 x float]* @rxmat_M_real_26, [32 x float]* @rxmat_M_real_27, [32 x float]* @rxmat_M_real_28, [32 x float]* @rxmat_M_real_29, [32 x float]* @rxmat_M_real_30, [32 x float]* @rxmat_M_real_31, [32 x float]* @rxmat_M_imag_0, [32 x float]* @rxmat_M_imag_1, [32 x float]* @rxmat_M_imag_2, [32 x float]* @rxmat_M_imag_3, [32 x float]* @rxmat_M_imag_4, [32 x float]* @rxmat_M_imag_5, [32 x float]* @rxmat_M_imag_6, [32 x float]* @rxmat_M_imag_7, [32 x float]* @rxmat_M_imag_8, [32 x float]* @rxmat_M_imag_9, [32 x float]* @rxmat_M_imag_10, [32 x float]* @rxmat_M_imag_11, [32 x float]* @rxmat_M_imag_12, [32 x float]* @rxmat_M_imag_13, [32 x float]* @rxmat_M_imag_14, [32 x float]* @rxmat_M_imag_15, [32 x float]* @rxmat_M_imag_16, [32 x float]* @rxmat_M_imag_17, [32 x float]* @rxmat_M_imag_18, [32 x float]* @rxmat_M_imag_19, [32 x float]* @rxmat_M_imag_20, [32 x float]* @rxmat_M_imag_21, [32 x float]* @rxmat_M_imag_22, [32 x float]* @rxmat_M_imag_23, [32 x float]* @rxmat_M_imag_24, [32 x float]* @rxmat_M_imag_25, [32 x float]* @rxmat_M_imag_26, [32 x float]* @rxmat_M_imag_27, [32 x float]* @rxmat_M_imag_28, [32 x float]* @rxmat_M_imag_29, [32 x float]* @rxmat_M_imag_30, [32 x float]* @rxmat_M_imag_31, [32 x float]* @xmat_M_real_0, [32 x float]* @xmat_M_real_1, [32 x float]* @xmat_M_real_2, [32 x float]* @xmat_M_real_3, [32 x float]* @xmat_M_real_4, [32 x float]* @xmat_M_real_5, [32 x float]* @xmat_M_real_6, [32 x float]* @xmat_M_real_7, [32 x float]* @xmat_M_real_8, [32 x float]* @xmat_M_real_9, [32 x float]* @xmat_M_real_10, [32 x float]* @xmat_M_real_11, [32 x float]* @xmat_M_real_12, [32 x float]* @xmat_M_real_13, [32 x float]* @xmat_M_real_14, [32 x float]* @xmat_M_real_15, [32 x float]* @xmat_M_real_16, [32 x float]* @xmat_M_real_17, [32 x float]* @xmat_M_real_18, [32 x float]* @xmat_M_real_19, [32 x float]* @xmat_M_real_20, [32 x float]* @xmat_M_real_21, [32 x float]* @xmat_M_real_22, [32 x float]* @xmat_M_real_23, [32 x float]* @xmat_M_real_24, [32 x float]* @xmat_M_real_25, [32 x float]* @xmat_M_real_26, [32 x float]* @xmat_M_real_27, [32 x float]* @xmat_M_real_28, [32 x float]* @xmat_M_real_29, [32 x float]* @xmat_M_real_30, [32 x float]* @xmat_M_real_31, [32 x float]* @xmat_M_imag_0, [32 x float]* @xmat_M_imag_1, [32 x float]* @xmat_M_imag_2, [32 x float]* @xmat_M_imag_3, [32 x float]* @xmat_M_imag_4, [32 x float]* @xmat_M_imag_5, [32 x float]* @xmat_M_imag_6, [32 x float]* @xmat_M_imag_7, [32 x float]* @xmat_M_imag_8, [32 x float]* @xmat_M_imag_9, [32 x float]* @xmat_M_imag_10, [32 x float]* @xmat_M_imag_11, [32 x float]* @xmat_M_imag_12, [32 x float]* @xmat_M_imag_13, [32 x float]* @xmat_M_imag_14, [32 x float]* @xmat_M_imag_15, [32 x float]* @xmat_M_imag_16, [32 x float]* @xmat_M_imag_17, [32 x float]* @xmat_M_imag_18, [32 x float]* @xmat_M_imag_19, [32 x float]* @xmat_M_imag_20, [32 x float]* @xmat_M_imag_21, [32 x float]* @xmat_M_imag_22, [32 x float]* @xmat_M_imag_23, [32 x float]* @xmat_M_imag_24, [32 x float]* @xmat_M_imag_25, [32 x float]* @xmat_M_imag_26, [32 x float]* @xmat_M_imag_27, [32 x float]* @xmat_M_imag_28, [32 x float]* @xmat_M_imag_29, [32 x float]* @xmat_M_imag_30, [32 x float]* @xmat_M_imag_31, float %out_vector_M_real_0_2, float %out_vector_M_real_0_3, float %out_vector_M_real_1_2, float %out_vector_M_real_1_3, float %out_vector_M_real_2_2, float %out_vector_M_real_2_3, float %out_vector_M_real_3_2, float %out_vector_M_real_3_3, float %out_vector_M_real_4_2, float %out_vector_M_real_4_3, float %out_vector_M_real_5_2, float %out_vector_M_real_5_3, float %out_vector_M_real_6_2, float %out_vector_M_real_6_3, float %out_vector_M_real_7_2, float %out_vector_M_real_7_3, float %out_vector_M_imag_0_2, float %out_vector_M_imag_0_3, float %out_vector_M_imag_1_2, float %out_vector_M_imag_1_3, float %out_vector_M_imag_2_2, float %out_vector_M_imag_2_3, float %out_vector_M_imag_3_2, float %out_vector_M_imag_3_3, float %out_vector_M_imag_4_2, float %out_vector_M_imag_4_3, float %out_vector_M_imag_5_2, float %out_vector_M_imag_5_3, float %out_vector_M_imag_6_2, float %out_vector_M_imag_6_3, float %out_vector_M_imag_7_2, float %out_vector_M_imag_7_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="1024">
<![CDATA[
:33  %out_vector_M_real_0_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 0

]]></Node>
<StgValue><ssdm name="out_vector_M_real_0_4"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  store float %out_vector_M_real_0_4, float* @out_vector_M_real_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="1024">
<![CDATA[
:35  %out_vector_M_real_0_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 1

]]></Node>
<StgValue><ssdm name="out_vector_M_real_0_5"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  store float %out_vector_M_real_0_5, float* @out_vector_M_real_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="1024">
<![CDATA[
:37  %out_vector_M_real_1_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 2

]]></Node>
<StgValue><ssdm name="out_vector_M_real_1_4"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  store float %out_vector_M_real_1_4, float* @out_vector_M_real_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="1024">
<![CDATA[
:39  %out_vector_M_real_1_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 3

]]></Node>
<StgValue><ssdm name="out_vector_M_real_1_5"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  store float %out_vector_M_real_1_5, float* @out_vector_M_real_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="1024">
<![CDATA[
:41  %out_vector_M_real_2_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 4

]]></Node>
<StgValue><ssdm name="out_vector_M_real_2_4"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  store float %out_vector_M_real_2_4, float* @out_vector_M_real_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="1024">
<![CDATA[
:43  %out_vector_M_real_2_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 5

]]></Node>
<StgValue><ssdm name="out_vector_M_real_2_5"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  store float %out_vector_M_real_2_5, float* @out_vector_M_real_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="1024">
<![CDATA[
:45  %out_vector_M_real_3_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 6

]]></Node>
<StgValue><ssdm name="out_vector_M_real_3_4"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  store float %out_vector_M_real_3_4, float* @out_vector_M_real_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="1024">
<![CDATA[
:47  %out_vector_M_real_3_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 7

]]></Node>
<StgValue><ssdm name="out_vector_M_real_3_5"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  store float %out_vector_M_real_3_5, float* @out_vector_M_real_3_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="1024">
<![CDATA[
:49  %out_vector_M_real_4_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 8

]]></Node>
<StgValue><ssdm name="out_vector_M_real_4_4"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  store float %out_vector_M_real_4_4, float* @out_vector_M_real_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="1024">
<![CDATA[
:51  %out_vector_M_real_4_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 9

]]></Node>
<StgValue><ssdm name="out_vector_M_real_4_5"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  store float %out_vector_M_real_4_5, float* @out_vector_M_real_4_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="1024">
<![CDATA[
:53  %out_vector_M_real_5_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 10

]]></Node>
<StgValue><ssdm name="out_vector_M_real_5_4"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  store float %out_vector_M_real_5_4, float* @out_vector_M_real_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="1024">
<![CDATA[
:55  %out_vector_M_real_5_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 11

]]></Node>
<StgValue><ssdm name="out_vector_M_real_5_5"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  store float %out_vector_M_real_5_5, float* @out_vector_M_real_5_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="1024">
<![CDATA[
:57  %out_vector_M_real_6_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 12

]]></Node>
<StgValue><ssdm name="out_vector_M_real_6_4"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  store float %out_vector_M_real_6_4, float* @out_vector_M_real_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="1024">
<![CDATA[
:59  %out_vector_M_real_6_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 13

]]></Node>
<StgValue><ssdm name="out_vector_M_real_6_5"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  store float %out_vector_M_real_6_5, float* @out_vector_M_real_6_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="1024">
<![CDATA[
:61  %out_vector_M_real_7_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 14

]]></Node>
<StgValue><ssdm name="out_vector_M_real_7_4"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  store float %out_vector_M_real_7_4, float* @out_vector_M_real_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="1024">
<![CDATA[
:63  %out_vector_M_real_7_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 15

]]></Node>
<StgValue><ssdm name="out_vector_M_real_7_5"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  store float %out_vector_M_real_7_5, float* @out_vector_M_real_7_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="1024">
<![CDATA[
:65  %out_vector_M_imag_0_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 16

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_0_4"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  store float %out_vector_M_imag_0_4, float* @out_vector_M_imag_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="1024">
<![CDATA[
:67  %out_vector_M_imag_0_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 17

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_0_5"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  store float %out_vector_M_imag_0_5, float* @out_vector_M_imag_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="1024">
<![CDATA[
:69  %out_vector_M_imag_1_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 18

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_1_4"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  store float %out_vector_M_imag_1_4, float* @out_vector_M_imag_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="1024">
<![CDATA[
:71  %out_vector_M_imag_1_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 19

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_1_5"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  store float %out_vector_M_imag_1_5, float* @out_vector_M_imag_1_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="1024">
<![CDATA[
:73  %out_vector_M_imag_2_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 20

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_2_4"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  store float %out_vector_M_imag_2_4, float* @out_vector_M_imag_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="1024">
<![CDATA[
:75  %out_vector_M_imag_2_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 21

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_2_5"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  store float %out_vector_M_imag_2_5, float* @out_vector_M_imag_2_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="1024">
<![CDATA[
:77  %out_vector_M_imag_3_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 22

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_3_4"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  store float %out_vector_M_imag_3_4, float* @out_vector_M_imag_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="1024">
<![CDATA[
:79  %out_vector_M_imag_3_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 23

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_3_5"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  store float %out_vector_M_imag_3_5, float* @out_vector_M_imag_3_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="1024">
<![CDATA[
:81  %out_vector_M_imag_4_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 24

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_4_4"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  store float %out_vector_M_imag_4_4, float* @out_vector_M_imag_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="1024">
<![CDATA[
:83  %out_vector_M_imag_4_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 25

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_4_5"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84  store float %out_vector_M_imag_4_5, float* @out_vector_M_imag_4_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="1024">
<![CDATA[
:85  %out_vector_M_imag_5_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 26

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_5_4"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:86  store float %out_vector_M_imag_5_4, float* @out_vector_M_imag_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="1024">
<![CDATA[
:87  %out_vector_M_imag_5_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 27

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_5_5"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  store float %out_vector_M_imag_5_5, float* @out_vector_M_imag_5_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="1024">
<![CDATA[
:89  %out_vector_M_imag_6_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 28

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_6_4"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  store float %out_vector_M_imag_6_4, float* @out_vector_M_imag_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="1024">
<![CDATA[
:91  %out_vector_M_imag_6_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 29

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_6_5"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  store float %out_vector_M_imag_6_5, float* @out_vector_M_imag_6_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="1024">
<![CDATA[
:93  %out_vector_M_imag_7_4 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 30

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_7_4"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  store float %out_vector_M_imag_7_4, float* @out_vector_M_imag_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="1024">
<![CDATA[
:95  %out_vector_M_imag_7_5 = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 31

]]></Node>
<StgValue><ssdm name="out_vector_M_imag_7_5"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:96  store float %out_vector_M_imag_7_5, float* @out_vector_M_imag_7_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
:97  br label %8

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i12_0 = phi i5 [ 0, %7 ], [ %i_1, %9 ]

]]></Node>
<StgValue><ssdm name="i12_0"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln100 = icmp eq i5 %i12_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_1 = add i5 %i12_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln100, label %10, label %9

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="4" op_0_bw="5">
<![CDATA[
:0  %trunc_ln102 = trunc i5 %i12_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="5" op_0_bw="4">
<![CDATA[
:1  %zext_ln102 = zext i4 %trunc_ln102 to i5

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
:2  %tmp_4 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %out_vector_M_imag_0_4, float %out_vector_M_imag_0_5, float %out_vector_M_imag_1_4, float %out_vector_M_imag_1_5, float %out_vector_M_imag_2_4, float %out_vector_M_imag_2_5, float %out_vector_M_imag_3_4, float %out_vector_M_imag_3_5, float %out_vector_M_imag_4_4, float %out_vector_M_imag_4_5, float %out_vector_M_imag_5_4, float %out_vector_M_imag_5_5, float %out_vector_M_imag_6_4, float %out_vector_M_imag_6_5, float %out_vector_M_imag_7_4, float %out_vector_M_imag_7_5, i5 %zext_ln102)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast_ln102 = bitcast float %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln102"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="5">
<![CDATA[
:4  %tmp_5 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %out_vector_M_real_0_4, float %out_vector_M_real_0_5, float %out_vector_M_real_1_4, float %out_vector_M_real_1_5, float %out_vector_M_real_2_4, float %out_vector_M_real_2_5, float %out_vector_M_real_3_4, float %out_vector_M_real_3_5, float %out_vector_M_real_4_4, float %out_vector_M_real_4_5, float %out_vector_M_real_5_4, float %out_vector_M_real_5_5, float %out_vector_M_real_6_4, float %out_vector_M_real_6_5, float %out_vector_M_real_7_4, float %out_vector_M_real_7_5, i5 %zext_ln102)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32">
<![CDATA[
:5  %bitcast_ln105 = bitcast float %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln105"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln102, i32 %bitcast_ln105)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %temp_last_V = icmp eq i5 %i12_0, 15

]]></Node>
<StgValue><ssdm name="temp_last_V"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
:8  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i64 %p_Result_s, i8 -1, i8 -1, i1 %temp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln113"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %8

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
