{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594739929910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594739929924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 08:18:48 2020 " "Processing started: Tue Jul 14 08:18:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594739929924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594739929924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSX_Interface -c MSXInterfacev17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSX_Interface -c MSXInterfacev17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594739929924 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1594739931776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msxinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSXInterface-rtl " "Found design unit 1: MSXInterface-rtl" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594739935095 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSXInterface " "Found entity 1: MSXInterface" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594739935095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594739935095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSXInterface " "Elaborating entity \"MSXInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1594739935784 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MSXPIVer MSXInterface.vhd(97) " "VHDL Signal Declaration warning at MSXInterface.vhd(97): used explicit default value for signal \"MSXPIVer\" because signal was never assigned a value" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1594739935799 "|MSXInterface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "spi_state MSXInterface.vhd(140) " "VHDL Process Statement warning at MSXInterface.vhd(140): signal \"spi_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1594739935799 "|MSXInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[0\] MSXInterface.vhd(117) " "Inferred latch for \"D_buff_msx\[0\]\" at MSXInterface.vhd(117)" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594739935799 "|MSXInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[1\] MSXInterface.vhd(117) " "Inferred latch for \"D_buff_msx\[1\]\" at MSXInterface.vhd(117)" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594739935799 "|MSXInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[2\] MSXInterface.vhd(117) " "Inferred latch for \"D_buff_msx\[2\]\" at MSXInterface.vhd(117)" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594739935815 "|MSXInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[3\] MSXInterface.vhd(117) " "Inferred latch for \"D_buff_msx\[3\]\" at MSXInterface.vhd(117)" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594739935815 "|MSXInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[4\] MSXInterface.vhd(117) " "Inferred latch for \"D_buff_msx\[4\]\" at MSXInterface.vhd(117)" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594739935815 "|MSXInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[5\] MSXInterface.vhd(117) " "Inferred latch for \"D_buff_msx\[5\]\" at MSXInterface.vhd(117)" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594739935815 "|MSXInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[6\] MSXInterface.vhd(117) " "Inferred latch for \"D_buff_msx\[6\]\" at MSXInterface.vhd(117)" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594739935815 "|MSXInterface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_buff_msx\[7\] MSXInterface.vhd(117) " "Inferred latch for \"D_buff_msx\[7\]\" at MSXInterface.vhd(117)" {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1594739935815 "|MSXInterface"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "spibitcount_s_rtl_0 4 " "Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"spibitcount_s_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594739936351 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1594739936351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:spibitcount_s_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:spibitcount_s_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1594739936856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:spibitcount_s_rtl_0 " "Instantiated megafunction \"lpm_counter:spibitcount_s_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594739936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594739936856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1594739936856 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1594739936856 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MSXInterface\|spi_state " "State machine \"\|MSXInterface\|spi_state\" will be implemented as a safe state machine." {  } { { "MSXInterface.vhd" "" { Text "F:/github/MSXPi/hardware/CPLD Project/MSXInterface.vhd" 86 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1594739937361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1594739937851 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1594739937851 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1594739937851 ""} { "Info" "ICUT_CUT_TM_MCELLS" "46 " "Implemented 46 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1594739937851 ""} { "Info" "ICUT_CUT_TM_SEXPS" "9 " "Implemented 9 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1594739937851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1594739937851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594739938418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 08:18:58 2020 " "Processing ended: Tue Jul 14 08:18:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594739938418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594739938418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594739938418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594739938418 ""}
