# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SCS_TT_TEST8.srcs/sources_1/new/CLOCK_EXPAND.vhd" \
"../../../../SCS_TT_TEST8.srcs/sim_1/new/CLK_EXP_TB.vhd" \

# Do not sort compile order
nosort
