<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>real_matmul</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>0.96</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.040</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>90165</Best-caseLatency>
            <Average-caseLatency>90165</Average-caseLatency>
            <Worst-caseLatency>90165</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.721 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.721 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.721 ms</Worst-caseRealTimeLatency>
            <Interval-min>90166</Interval-min>
            <Interval-max>90166</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/real_matmul.cpp:10</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>146</BRAM_18K>
            <DSP>154</DSP>
            <FF>9234</FF>
            <LUT>21175</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>real_matmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>real_matmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>real_matmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>real_matmul</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_127</InstName>
                    <ModuleName>real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>127</ID>
                    <BindInstances>icmp_ln27_fu_195_p2 add_ln27_1_fu_201_p2 add_ln27_fu_213_p2 icmp_ln29_fu_219_p2 select_ln27_fu_225_p3 select_ln27_1_fu_344_p3 select_ln27_2_fu_233_p3 first_iter_0_fu_328_p2 mac_muladd_8ns_7ns_8ns_14_4_1_U1 mac_muladd_8ns_7ns_8ns_14_4_1_U1 add_ln30_1_fu_299_p2 lshr_ln30_fu_374_p2 shl_ln30_fu_402_p2 xor_ln30_fu_408_p2 and_ln30_fu_414_p2 shl_ln30_1_fu_424_p2 or_ln30_fu_430_p2 add_ln29_fu_245_p2 icmp_ln29_1_fu_251_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_137</InstName>
                    <ModuleName>real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>137</ID>
                    <BindInstances>icmp_ln48_fu_86_p2 add_ln48_1_fu_92_p2 add_ln48_fu_104_p2 icmp_ln50_fu_110_p2 select_ln48_fu_116_p3 select_ln48_1_fu_124_p3 mac_muladd_8ns_7ns_8ns_15_4_1_U9 mac_muladd_8ns_7ns_8ns_15_4_1_U9 add_ln50_fu_136_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_143</InstName>
                    <ModuleName>real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>143</ID>
                    <BindInstances>icmp_ln36_fu_153_p2 add_ln36_1_fu_159_p2 add_ln36_fu_220_p2 icmp_ln38_fu_168_p2 select_ln36_fu_174_p3 select_ln36_1_fu_226_p3 select_ln36_2_fu_233_p3 icmp_ln39_fu_186_p2 shl_ln39_fu_279_p2 shl_ln39_1_fu_298_p2 add_ln38_fu_192_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_fu_151</InstName>
                    <ModuleName>real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>151</ID>
                    <BindInstances>icmp_ln57_fu_715_p2 add_ln57_1_fu_721_p2 add_ln57_fu_733_p2 icmp_ln59_fu_739_p2 select_ln57_fu_745_p3 select_ln57_1_fu_753_p3 mac_muladd_8ns_7ns_8ns_15_4_1_U75 mac_muladd_8ns_7ns_8ns_15_4_1_U75 mul_16s_16s_16_1_1_U12 mac_muladd_16s_16s_16ns_16_4_1_U76 mul_16s_16s_16_1_1_U13 mul_16s_16s_16_1_1_U14 mac_muladd_16s_16s_16ns_16_4_1_U77 mac_muladd_16s_16s_16ns_16_4_1_U139 mul_16s_16s_16_1_1_U15 mac_muladd_16s_16s_16ns_16_4_1_U78 mac_muladd_16s_16s_16ns_16_4_1_U79 mac_muladd_16s_16s_16ns_16_4_1_U140 mul_16s_16s_16_1_1_U16 mac_muladd_16s_16s_16ns_16_4_1_U80 mul_16s_16s_16_1_1_U17 mul_16s_16s_16_1_1_U18 mul_16s_16s_16_1_1_U19 mac_muladd_16s_16s_16ns_16_4_1_U81 mac_muladd_16s_16s_16ns_16_4_1_U82 mul_16s_16s_16_1_1_U20 mac_muladd_16s_16s_16ns_16_4_1_U83 mul_16s_16s_16_1_1_U21 mac_muladd_16s_16s_16ns_16_4_1_U141 mac_muladd_16s_16s_16ns_16_4_1_U84 mac_muladd_16s_16s_16ns_16_4_1_U85 mul_16s_16s_16_1_1_U22 mul_16s_16s_16_1_1_U23 mac_muladd_16s_16s_16ns_16_4_1_U86 mul_16s_16s_16_1_1_U24 mul_16s_16s_16_1_1_U25 mul_16s_16s_16_1_1_U26 mul_16s_16s_16_1_1_U27 mac_muladd_16s_16s_16ns_16_4_1_U87 mac_muladd_16s_16s_16ns_16_4_1_U88 mul_16s_16s_16_1_1_U28 mac_muladd_16s_16s_16ns_16_4_1_U142 mac_muladd_16s_16s_16ns_16_4_1_U89 mac_muladd_16s_16s_16ns_16_4_1_U143 mac_muladd_16s_16s_16ns_16_4_1_U90 mac_muladd_16s_16s_16ns_16_4_1_U91 mac_muladd_16s_16s_16ns_16_4_1_U92 mul_16s_16s_16_1_1_U29 mac_muladd_16s_16s_16ns_16_4_1_U93 mac_muladd_16s_16s_16ns_16_4_1_U144 mul_16s_16s_16_1_1_U30 mac_muladd_16s_16s_16ns_16_4_1_U94 mac_muladd_16s_16s_16ns_16_4_1_U145 mul_16s_16s_16_1_1_U31 mul_16s_16s_16_1_1_U32 mac_muladd_16s_16s_16ns_16_4_1_U95 mac_muladd_16s_16s_16ns_16_4_1_U146 mac_muladd_16s_16s_16ns_16_4_1_U96 mul_16s_16s_16_1_1_U33 mul_16s_16s_16_1_1_U34 mac_muladd_16s_16s_16ns_16_4_1_U97 mac_muladd_16s_16s_16ns_16_4_1_U147 mul_16s_16s_16_1_1_U35 mul_16s_16s_16_1_1_U36 mul_16s_16s_16_1_1_U37 mac_muladd_16s_16s_16ns_16_4_1_U98 mac_muladd_16s_16s_16ns_16_4_1_U99 mac_muladd_16s_16s_16ns_16_4_1_U100 mac_muladd_16s_16s_16ns_16_4_1_U101 mac_muladd_16s_16s_16ns_16_4_1_U102 mul_16s_16s_16_1_1_U38 mul_16s_16s_16_1_1_U39 mul_16s_16s_16_1_1_U40 mac_muladd_16s_16s_16ns_16_4_1_U103 mul_16s_16s_16_1_1_U41 mul_16s_16s_16_1_1_U42 mac_muladd_16s_16s_16ns_16_4_1_U104 mul_16s_16s_16_1_1_U43 mul_16s_16s_16_1_1_U44 mac_muladd_16s_16s_16ns_16_4_1_U105 mac_muladd_16s_16s_16ns_16_4_1_U106 mul_16s_16s_16_1_1_U45 mac_muladd_16s_16s_16ns_16_4_1_U107 mac_muladd_16s_16s_16ns_16_4_1_U108 mul_16s_16s_16_1_1_U46 mul_16s_16s_16_1_1_U47 mac_muladd_16s_16s_16ns_16_4_1_U109 mul_16s_16s_16_1_1_U48 mac_muladd_16s_16s_16ns_16_4_1_U110 mul_16s_16s_16_1_1_U49 mac_muladd_16s_16s_16ns_16_4_1_U148 mac_muladd_16s_16s_16ns_16_4_1_U111 mac_muladd_16s_16s_16ns_16_4_1_U112 mul_16s_16s_16_1_1_U50 mac_muladd_16s_16s_16ns_16_4_1_U149 mac_muladd_16s_16s_16ns_16_4_1_U113 mul_16s_16s_16_1_1_U51 mul_16s_16s_16_1_1_U52 mac_muladd_16s_16s_16ns_16_4_1_U150 mac_muladd_16s_16s_16ns_16_4_1_U114 mul_16s_16s_16_1_1_U53 mac_muladd_16s_16s_16ns_16_4_1_U151 mac_muladd_16s_16s_16ns_16_4_1_U115 mac_muladd_16s_16s_16ns_16_4_1_U152 mac_muladd_16s_16s_16ns_16_4_1_U116 mul_16s_16s_16_1_1_U54 mac_muladd_16s_16s_16ns_16_4_1_U117 mac_muladd_16s_16s_16ns_16_4_1_U153 mul_16s_16s_16_1_1_U55 mac_muladd_16s_16s_16ns_16_4_1_U154 mul_16s_16s_16_1_1_U56 mul_16s_16s_16_1_1_U57 mac_muladd_16s_16s_16ns_16_4_1_U118 mac_muladd_16s_16s_16ns_16_4_1_U155 mac_muladd_16s_16s_16ns_16_4_1_U119 mul_16s_16s_16_1_1_U58 mac_muladd_16s_16s_16ns_16_4_1_U156 mac_muladd_16s_16s_16ns_16_4_1_U120 mul_16s_16s_16_1_1_U59 mac_muladd_16s_16s_16ns_16_4_1_U157 mac_muladd_16s_16s_16ns_16_4_1_U121 mac_muladd_16s_16s_16ns_16_4_1_U122 mul_16s_16s_16_1_1_U60 mul_16s_16s_16_1_1_U61 mul_16s_16s_16_1_1_U62 mul_16s_16s_16_1_1_U63 mac_muladd_16s_16s_16ns_16_4_1_U123 mul_16s_16s_16_1_1_U64 mul_16s_16s_16_1_1_U65 mac_muladd_16s_16s_16ns_16_4_1_U124 mul_16s_16s_16_1_1_U66 mul_16s_16s_16_1_1_U67 mul_16s_16s_16_1_1_U68 mac_muladd_16s_16s_16ns_16_4_1_U125 mac_muladd_16s_16s_16ns_16_4_1_U126 mac_muladd_16s_16s_16ns_16_4_1_U127 mac_muladd_16s_16s_16ns_16_4_1_U158 mac_muladd_16s_16s_16ns_16_4_1_U128 mac_muladd_16s_16s_16ns_16_4_1_U129 mac_muladd_16s_16s_16ns_16_4_1_U159 mac_muladd_16s_16s_16ns_16_4_1_U130 mac_muladd_16s_16s_16ns_16_4_1_U160 mul_16s_16s_16_1_1_U69 mac_muladd_16s_16s_16ns_16_4_1_U131 mul_16s_16s_16_1_1_U70 mul_16s_16s_16_1_1_U71 mac_muladd_16s_16s_16ns_16_4_1_U161 mac_muladd_16s_16s_16ns_16_4_1_U132 mac_muladd_16s_16s_16ns_16_4_1_U133 mul_16s_16s_16_1_1_U72 mac_muladd_16s_16s_16ns_16_4_1_U134 mac_muladd_16s_16s_16ns_16_4_1_U162 mul_16s_16s_16_1_1_U73 mac_muladd_16s_16s_16ns_16_4_1_U135 mul_16s_16s_16_1_1_U74 mac_muladd_16s_16s_16ns_16_4_1_U136 mac_muladd_16s_16s_16ns_16_4_1_U137 mac_muladd_16s_16s_16ns_16_4_1_U138 mac_muladd_16s_16s_16ns_16_4_1_U149 mac_muladd_16s_16s_16ns_16_4_1_U120 mac_muladd_16s_16s_16ns_16_4_1_U114 mac_muladd_16s_16s_16ns_16_4_1_U135 mac_muladd_16s_16s_16ns_16_4_1_U139 add_ln63_6_fu_4193_p2 mac_muladd_16s_16s_16ns_16_4_1_U113 mac_muladd_16s_16s_16ns_16_4_1_U77 mac_muladd_16s_16s_16ns_16_4_1_U129 mac_muladd_16s_16s_16ns_16_4_1_U118 mac_muladd_16s_16s_16ns_16_4_1_U156 add_ln63_14_fu_4207_p2 mac_muladd_16s_16s_16ns_16_4_1_U104 mac_muladd_16s_16s_16ns_16_4_1_U125 add_ln63_19_fu_4169_p2 mac_muladd_16s_16s_16ns_16_4_1_U133 mac_muladd_16s_16s_16ns_16_4_1_U99 mac_muladd_16s_16s_16ns_16_4_1_U152 add_ln63_23_fu_4223_p2 mac_muladd_16s_16s_16ns_16_4_1_U117 mac_muladd_16s_16s_16ns_16_4_1_U79 mac_muladd_16s_16s_16ns_16_4_1_U143 mac_muladd_16s_16s_16ns_16_4_1_U111 mac_muladd_16s_16s_16ns_16_4_1_U119 mac_muladd_16s_16s_16ns_16_4_1_U141 add_ln63_32_fu_4236_p2 mac_muladd_16s_16s_16ns_16_4_1_U112 mac_muladd_16s_16s_16ns_16_4_1_U76 mac_muladd_16s_16s_16ns_16_4_1_U122 mac_muladd_16s_16s_16ns_16_4_1_U82 mac_muladd_16s_16s_16ns_16_4_1_U148 add_ln63_42_fu_4262_p2 mac_muladd_16s_16s_16ns_16_4_1_U115 mac_muladd_16s_16s_16ns_16_4_1_U116 mac_muladd_16s_16s_16ns_16_4_1_U144 mac_muladd_16s_16s_16ns_16_4_1_U106 mac_muladd_16s_16s_16ns_16_4_1_U91 mac_muladd_16s_16s_16ns_16_4_1_U159 add_ln63_51_fu_4276_p2 mac_muladd_16s_16s_16ns_16_4_1_U78 mac_muladd_16s_16s_16ns_16_4_1_U102 add_ln63_56_fu_4173_p2 mac_muladd_16s_16s_16ns_16_4_1_U131 mac_muladd_16s_16s_16ns_16_4_1_U124 mac_muladd_16s_16s_16ns_16_4_1_U158 add_ln63_60_fu_4292_p2 mac_muladd_16s_16s_16ns_16_4_1_U126 mac_muladd_16s_16s_16ns_16_4_1_U108 mac_muladd_16s_16s_16ns_16_4_1_U161 mac_muladd_16s_16s_16ns_16_4_1_U87 mac_muladd_16s_16s_16ns_16_4_1_U110 mac_muladd_16s_16s_16ns_16_4_1_U155 add_ln63_69_fu_4305_p2 mac_muladd_16s_16s_16ns_16_4_1_U121 mac_muladd_16s_16s_16ns_16_4_1_U83 add_ln63_76_fu_4177_p2 mac_muladd_16s_16s_16ns_16_4_1_U109 mac_muladd_16s_16s_16ns_16_4_1_U84 mac_muladd_16s_16s_16ns_16_4_1_U151 add_ln63_80_fu_4333_p2 mac_muladd_16s_16s_16ns_16_4_1_U81 mac_muladd_16s_16s_16ns_16_4_1_U132 mac_muladd_16s_16s_16ns_16_4_1_U160 mac_muladd_16s_16s_16ns_16_4_1_U101 mac_muladd_16s_16s_16ns_16_4_1_U128 mac_muladd_16s_16s_16ns_16_4_1_U153 add_ln63_89_fu_4346_p2 mac_muladd_16s_16s_16ns_16_4_1_U105 mac_muladd_16s_16s_16ns_16_4_1_U86 add_ln63_94_fu_4181_p2 mac_muladd_16s_16s_16ns_16_4_1_U127 mac_muladd_16s_16s_16ns_16_4_1_U97 mac_muladd_16s_16s_16ns_16_4_1_U150 add_ln63_98_fu_4362_p2 mac_muladd_16s_16s_16ns_16_4_1_U90 mac_muladd_16s_16s_16ns_16_4_1_U130 mac_muladd_16s_16s_16ns_16_4_1_U146 mac_muladd_16s_16s_16ns_16_4_1_U89 mac_muladd_16s_16s_16ns_16_4_1_U98 mac_muladd_16s_16s_16ns_16_4_1_U140 add_ln63_107_fu_4375_p2 mac_muladd_16s_16s_16ns_16_4_1_U123 mac_muladd_16s_16s_16ns_16_4_1_U92 mac_muladd_16s_16s_16ns_16_4_1_U80 mac_muladd_16s_16s_16ns_16_4_1_U107 mac_muladd_16s_16s_16ns_16_4_1_U145 add_ln63_117_fu_4401_p2 mac_muladd_16s_16s_16ns_16_4_1_U100 mac_muladd_16s_16s_16ns_16_4_1_U138 mac_muladd_16s_16s_16ns_16_4_1_U147 mac_muladd_16s_16s_16ns_16_4_1_U134 mac_muladd_16s_16s_16ns_16_4_1_U96 mac_muladd_16s_16s_16ns_16_4_1_U162 add_ln63_126_fu_4415_p2 mac_muladd_16s_16s_16ns_16_4_1_U103 mac_muladd_16s_16s_16ns_16_4_1_U93 add_ln63_131_fu_4185_p2 mac_muladd_16s_16s_16ns_16_4_1_U88 mac_muladd_16s_16s_16ns_16_4_1_U136 mac_muladd_16s_16s_16ns_16_4_1_U154 add_ln63_135_fu_4431_p2 mac_muladd_16s_16s_16ns_16_4_1_U95 mac_muladd_16s_16s_16ns_16_4_1_U137 mac_muladd_16s_16s_16ns_16_4_1_U142 mac_muladd_16s_16s_16ns_16_4_1_U85 mac_muladd_16s_16s_16ns_16_4_1_U94 mac_muladd_16s_16s_16ns_16_4_1_U157 add_ln63_144_fu_4444_p2 add_ln59_fu_775_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_158</InstName>
                    <ModuleName>real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>158</ID>
                    <BindInstances>icmp_ln71_fu_146_p2 add_ln71_1_fu_152_p2 add_ln71_fu_164_p2 icmp_ln73_fu_170_p2 select_ln71_fu_176_p3 select_ln71_1_fu_237_p3 select_ln71_2_fu_184_p3 mac_muladd_8ns_7ns_8ns_15_4_1_U168 mac_muladd_8ns_7ns_8ns_15_4_1_U168 icmp_ln74_fu_200_p2 add_ln73_fu_206_p2 select_ln74_fu_262_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>MatA_U MatB_U MatC_U control_s_axi_U mem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS</Name>
            <Loops>
                <MAT_A_ROWS_MAT_A_COLS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>7.040</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15078</Best-caseLatency>
                    <Average-caseLatency>15078</Average-caseLatency>
                    <Worst-caseLatency>15078</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.121 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.121 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.121 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15001</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MAT_A_ROWS_MAT_A_COLS>
                        <Name>MAT_A_ROWS_MAT_A_COLS</Name>
                        <Slack>7.04</Slack>
                        <TripCount>15000</TripCount>
                        <Latency>15076</Latency>
                        <AbsoluteTimeLatency>0.121 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>77</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MAT_A_ROWS_MAT_A_COLS>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/real_matmul.cpp:29</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MAT_A_ROWS_MAT_A_COLS>
                            <Name>MAT_A_ROWS_MAT_A_COLS</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/real_matmul.cpp:27</SourceLocation>
                        </MAT_A_ROWS_MAT_A_COLS>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3266</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12543</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_195_p2" SOURCE="src/real_matmul.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_201_p2" SOURCE="src/real_matmul.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_213_p2" SOURCE="src/real_matmul.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_fu_219_p2" SOURCE="src/real_matmul.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_225_p3" SOURCE="src/real_matmul.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_344_p3" SOURCE="src/real_matmul.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_2_fu_233_p3" SOURCE="src/real_matmul.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_328_p2" SOURCE="src/real_matmul.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_14_4_1_U1" SOURCE="src/real_matmul.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_14_4_1_U1" SOURCE="src/real_matmul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_299_p2" SOURCE="src/real_matmul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln30_fu_374_p2" SOURCE="src/real_matmul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln30_fu_402_p2" SOURCE="src/real_matmul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln30_fu_408_p2" SOURCE="src/real_matmul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="and" PRAGMA="" RTLNAME="and_ln30_fu_414_p2" SOURCE="src/real_matmul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln30_1_fu_424_p2" SOURCE="src/real_matmul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln30_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="or" PRAGMA="" RTLNAME="or_ln30_fu_430_p2" SOURCE="src/real_matmul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_245_p2" SOURCE="src/real_matmul.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_A_ROWS_MAT_A_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln29_1_fu_251_p2" SOURCE="src/real_matmul.cpp:29" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln29_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS</Name>
            <Loops>
                <MAT_B_ROWS_MAT_B_COLS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>7.040</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30003</Best-caseLatency>
                    <Average-caseLatency>30003</Average-caseLatency>
                    <Worst-caseLatency>30003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.240 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.240 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.240 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30001</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MAT_B_ROWS_MAT_B_COLS>
                        <Name>MAT_B_ROWS_MAT_B_COLS</Name>
                        <Slack>7.04</Slack>
                        <TripCount>30000</TripCount>
                        <Latency>30001</Latency>
                        <AbsoluteTimeLatency>0.240 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MAT_B_ROWS_MAT_B_COLS>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/real_matmul.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MAT_B_ROWS_MAT_B_COLS>
                            <Name>MAT_B_ROWS_MAT_B_COLS</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/real_matmul.cpp:36</SourceLocation>
                        </MAT_B_ROWS_MAT_B_COLS>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>298</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3665</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_153_p2" SOURCE="src/real_matmul.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_159_p2" SOURCE="src/real_matmul.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_220_p2" SOURCE="src/real_matmul.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_168_p2" SOURCE="src/real_matmul.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_174_p3" SOURCE="src/real_matmul.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_226_p3" SOURCE="src/real_matmul.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_2_fu_233_p3" SOURCE="src/real_matmul.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_186_p2" SOURCE="src/real_matmul.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln39_fu_279_p2" SOURCE="src/real_matmul.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln39_1_fu_298_p2" SOURCE="src/real_matmul.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln39_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_B_ROWS_MAT_B_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_192_p2" SOURCE="src/real_matmul.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT</Name>
            <Loops>
                <MAT_C_ROWS_INIT_MAT_C_COLS_INIT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20004</Best-caseLatency>
                    <Average-caseLatency>20004</Average-caseLatency>
                    <Worst-caseLatency>20004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20001</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MAT_C_ROWS_INIT_MAT_C_COLS_INIT>
                        <Name>MAT_C_ROWS_INIT_MAT_C_COLS_INIT</Name>
                        <Slack>7.04</Slack>
                        <TripCount>20000</TripCount>
                        <Latency>20002</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MAT_C_ROWS_INIT_MAT_C_COLS_INIT>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/real_matmul.cpp:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MAT_C_ROWS_INIT_MAT_C_COLS_INIT>
                            <Name>MAT_C_ROWS_INIT_MAT_C_COLS_INIT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/real_matmul.cpp:48</SourceLocation>
                        </MAT_C_ROWS_INIT_MAT_C_COLS_INIT>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>53</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_C_ROWS_INIT_MAT_C_COLS_INIT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_86_p2" SOURCE="src/real_matmul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_C_ROWS_INIT_MAT_C_COLS_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_92_p2" SOURCE="src/real_matmul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_C_ROWS_INIT_MAT_C_COLS_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_104_p2" SOURCE="src/real_matmul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_C_ROWS_INIT_MAT_C_COLS_INIT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_110_p2" SOURCE="src/real_matmul.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_C_ROWS_INIT_MAT_C_COLS_INIT" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_fu_116_p3" SOURCE="src/real_matmul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_C_ROWS_INIT_MAT_C_COLS_INIT" OPTYPE="select" PRAGMA="" RTLNAME="select_ln48_1_fu_124_p3" SOURCE="src/real_matmul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln48_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MAT_C_ROWS_INIT_MAT_C_COLS_INIT" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_15_4_1_U9" SOURCE="src/real_matmul.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MAT_C_ROWS_INIT_MAT_C_COLS_INIT" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_15_4_1_U9" SOURCE="src/real_matmul.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_C_ROWS_INIT_MAT_C_COLS_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_136_p2" SOURCE="src/real_matmul.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS</Name>
            <Loops>
                <OUTER_ROWS_OUTER_COLS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>6.053</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20006</Best-caseLatency>
                    <Average-caseLatency>20006</Average-caseLatency>
                    <Worst-caseLatency>20006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20001</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTER_ROWS_OUTER_COLS>
                        <Name>OUTER_ROWS_OUTER_COLS</Name>
                        <Slack>7.04</Slack>
                        <TripCount>20000</TripCount>
                        <Latency>20004</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUTER_ROWS_OUTER_COLS>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/real_matmul.cpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OUTER_ROWS_OUTER_COLS>
                            <Name>OUTER_ROWS_OUTER_COLS</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/real_matmul.cpp:57</SourceLocation>
                        </OUTER_ROWS_OUTER_COLS>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>151</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3431</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1647</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_715_p2" SOURCE="src/real_matmul.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_721_p2" SOURCE="src/real_matmul.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_733_p2" SOURCE="src/real_matmul.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_739_p2" SOURCE="src/real_matmul.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_745_p3" SOURCE="src/real_matmul.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_1_fu_753_p3" SOURCE="src/real_matmul.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln57_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_15_4_1_U75" SOURCE="src/real_matmul.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_15_4_1_U75" SOURCE="src/real_matmul.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U12" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U76" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U13" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U14" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U77" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U139" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U15" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U78" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U79" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U140" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U16" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U80" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U17" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U18" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U19" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U81" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U82" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U20" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U83" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U21" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U141" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U84" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U85" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U22" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U23" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U86" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U24" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U25" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U26" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U27" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U87" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U88" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U28" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U142" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U89" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U143" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U90" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U91" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U92" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U29" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U93" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U144" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U30" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U94" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U145" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U31" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U32" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U95" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U146" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U96" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U33" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U34" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U97" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U147" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U35" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U36" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U37" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U98" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U99" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U100" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U101" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U102" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U38" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U39" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U40" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U103" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U41" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U42" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U104" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U43" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U44" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U105" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U106" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U45" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U107" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U108" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U46" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U47" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U109" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U48" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U110" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U49" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U148" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U111" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U112" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U50" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U149" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U113" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U51" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U52" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U150" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U114" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U53" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U151" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U115" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U152" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U116" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U54" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U117" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U153" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U55" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U154" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U56" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U57" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U118" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U155" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U119" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U58" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U156" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U120" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U59" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U157" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U121" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U122" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U60" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U61" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U62" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U63" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U123" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U64" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U65" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U124" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U66" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U67" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U68" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U125" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U126" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U127" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U158" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U128" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U129" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U159" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U130" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U160" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U69" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U131" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U70" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U71" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U161" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U132" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U133" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U72" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U134" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U162" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U73" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U135" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U74" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U136" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U137" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U138" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln63_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U149" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U120" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U114" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U135" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U139" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_4193_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U113" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U77" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U129" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U118" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U156" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_14_fu_4207_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U104" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U125" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_19_fu_4169_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U133" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U99" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U152" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_23_fu_4223_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U117" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U79" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U143" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U111" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U119" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U141" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_32_fu_4236_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U112" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U76" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U122" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U82" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U148" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_42_fu_4262_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U115" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U116" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U144" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U106" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U91" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U159" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_51_fu_4276_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U78" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U102" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_56_fu_4173_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U131" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U124" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U158" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_60_fu_4292_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U126" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U108" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U161" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U87" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U110" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U155" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_69_fu_4305_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U121" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U83" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_76_fu_4177_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U109" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U84" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U151" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_80_fu_4333_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U81" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U132" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U160" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U101" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U128" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U153" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_89_fu_4346_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U105" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U86" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_94_fu_4181_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U127" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U97" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U150" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_98_fu_4362_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U90" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U130" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U146" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U89" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U98" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U140" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_107_fu_4375_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U123" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U92" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U80" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U107" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U145" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_117_fu_4401_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U100" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U138" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U147" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U134" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U96" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U162" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_126_fu_4415_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U103" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U93" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_131_fu_4185_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U88" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U136" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U154" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_135_fu_4431_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U95" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U137" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U142" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U85" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U94" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U157" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_144_fu_4444_p2" SOURCE="src/real_matmul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_ROWS_OUTER_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_775_p2" SOURCE="src/real_matmul.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS</Name>
            <Loops>
                <MAT_C_ROWS_MAT_C_COLS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>7.040</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20006</Best-caseLatency>
                    <Average-caseLatency>20006</Average-caseLatency>
                    <Worst-caseLatency>20006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20001</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MAT_C_ROWS_MAT_C_COLS>
                        <Name>MAT_C_ROWS_MAT_C_COLS</Name>
                        <Slack>7.04</Slack>
                        <TripCount>20000</TripCount>
                        <Latency>20004</Latency>
                        <AbsoluteTimeLatency>0.160 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MAT_C_ROWS_MAT_C_COLS>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/real_matmul.cpp:73</SourceLocation>
                    <SummaryOfLoopViolations>
                        <MAT_C_ROWS_MAT_C_COLS>
                            <Name>MAT_C_ROWS_MAT_C_COLS</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/real_matmul.cpp:71</SourceLocation>
                        </MAT_C_ROWS_MAT_C_COLS>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>427</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>489</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_146_p2" SOURCE="src/real_matmul.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_152_p2" SOURCE="src/real_matmul.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_164_p2" SOURCE="src/real_matmul.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_170_p2" SOURCE="src/real_matmul.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_176_p3" SOURCE="src/real_matmul.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_1_fu_237_p3" SOURCE="src/real_matmul.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_2_fu_184_p3" SOURCE="src/real_matmul.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_15_4_1_U168" SOURCE="src/real_matmul.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_8ns_15_4_1_U168" SOURCE="src/real_matmul.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_200_p2" SOURCE="src/real_matmul.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_206_p2" SOURCE="src/real_matmul.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="MAT_C_ROWS_MAT_C_COLS" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_262_p3" SOURCE="src/real_matmul.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>real_matmul</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.96</ClockUncertainty>
                    <EstimatedClockPeriod>7.040</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90165</Best-caseLatency>
                    <Average-caseLatency>90165</Average-caseLatency>
                    <Worst-caseLatency>90165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.721 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.721 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.721 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90166</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/real_matmul.cpp:10</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>146</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>154</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>9234</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>21175</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="59" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatA_U" SOURCE="src/real_matmul.cpp:21" STORAGESIZE="2400 100 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="MatA" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="59" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="MatB_U" SOURCE="src/real_matmul.cpp:22" STORAGESIZE="2400 200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="MatB" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="20" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatC_U" SOURCE="src/real_matmul.cpp:23" STORAGESIZE="16 20000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="MatC" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="mem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="mem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="rtl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="MatA_DRAM" index="0" direction="inout" srcType="ap_int&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="MatA_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="MatA_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="MatB_DRAM" index="1" direction="inout" srcType="ap_int&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="MatB_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="MatB_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="MatC_DRAM" index="2" direction="inout" srcType="ap_int&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="MatC_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="MatC_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="MatA_DRAM_1" access="W" description="Data signal of MatA_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatA_DRAM" access="W" description="Bit 31 to 0 of MatA_DRAM"/>
                    </fields>
                </register>
                <register offset="0x14" name="MatA_DRAM_2" access="W" description="Data signal of MatA_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatA_DRAM" access="W" description="Bit 63 to 32 of MatA_DRAM"/>
                    </fields>
                </register>
                <register offset="0x1c" name="MatB_DRAM_1" access="W" description="Data signal of MatB_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatB_DRAM" access="W" description="Bit 31 to 0 of MatB_DRAM"/>
                    </fields>
                </register>
                <register offset="0x20" name="MatB_DRAM_2" access="W" description="Data signal of MatB_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatB_DRAM" access="W" description="Bit 63 to 32 of MatB_DRAM"/>
                    </fields>
                </register>
                <register offset="0x28" name="MatC_DRAM_1" access="W" description="Data signal of MatC_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatC_DRAM" access="W" description="Bit 31 to 0 of MatC_DRAM"/>
                    </fields>
                </register>
                <register offset="0x2c" name="MatC_DRAM_2" access="W" description="Data signal of MatC_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatC_DRAM" access="W" description="Bit 63 to 32 of MatC_DRAM"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="MatA_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="MatB_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="MatC_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="MatA_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="128" argName="MatA_DRAM"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="MatB_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="128" argName="MatB_DRAM"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="MatC_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="128" argName="MatC_DRAM"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_mem">READ_WRITE, 16 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=8</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">MatA_DRAM_1, 0x10, 32, W, Data signal of MatA_DRAM, </column>
                    <column name="s_axi_control">MatA_DRAM_2, 0x14, 32, W, Data signal of MatA_DRAM, </column>
                    <column name="s_axi_control">MatB_DRAM_1, 0x1c, 32, W, Data signal of MatB_DRAM, </column>
                    <column name="s_axi_control">MatB_DRAM_2, 0x20, 32, W, Data signal of MatB_DRAM, </column>
                    <column name="s_axi_control">MatC_DRAM_1, 0x28, 32, W, Data signal of MatC_DRAM, </column>
                    <column name="s_axi_control">MatC_DRAM_2, 0x2c, 32, W, Data signal of MatC_DRAM, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="MatA_DRAM">inout, ap_int&lt;16&gt;*</column>
                    <column name="MatB_DRAM">inout, ap_int&lt;16&gt;*</column>
                    <column name="MatC_DRAM">inout, ap_int&lt;16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="MatA_DRAM">m_axi_mem, interface, , channel=0</column>
                    <column name="MatA_DRAM">s_axi_control, register, offset, name=MatA_DRAM_1 offset=0x10 range=32</column>
                    <column name="MatA_DRAM">s_axi_control, register, offset, name=MatA_DRAM_2 offset=0x14 range=32</column>
                    <column name="MatB_DRAM">m_axi_mem, interface, , channel=0</column>
                    <column name="MatB_DRAM">s_axi_control, register, offset, name=MatB_DRAM_1 offset=0x1c range=32</column>
                    <column name="MatB_DRAM">s_axi_control, register, offset, name=MatB_DRAM_2 offset=0x20 range=32</column>
                    <column name="MatC_DRAM">m_axi_mem, interface, , channel=0</column>
                    <column name="MatC_DRAM">s_axi_control, register, offset, name=MatC_DRAM_1 offset=0x28 range=32</column>
                    <column name="MatC_DRAM">s_axi_control, register, offset, name=MatC_DRAM_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_mem">read, 3750, 128</column>
                    <column name="m_axi_mem">write, 2500, 128</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="8">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location</keys>
                    <column name="m_axi_mem">MatA_DRAM, src/real_matmul.cpp:30:24, read, Widened, 7500, MAT_A_COLS, src/real_matmul.cpp:29:9</column>
                    <column name="m_axi_mem">MatA_DRAM, src/real_matmul.cpp:30:24, read, Inferred, 15000, MAT_A_ROWS, src/real_matmul.cpp:27:5</column>
                    <column name="m_axi_mem">MatB_DRAM, src/real_matmul.cpp:39:24, read, Widened, 3750, MAT_B_COLS, src/real_matmul.cpp:38:9</column>
                    <column name="m_axi_mem">MatB_DRAM, src/real_matmul.cpp:39:24, read, Inferred, 30000, MAT_B_ROWS, src/real_matmul.cpp:36:5</column>
                    <column name="m_axi_mem">MatC_DRAM, src/real_matmul.cpp:74:29, write, Widened, 2500, MAT_C_COLS, src/real_matmul.cpp:73:9</column>
                    <column name="m_axi_mem">MatC_DRAM, src/real_matmul.cpp:74:29, write, Inferred, 20000, MAT_C_ROWS, src/real_matmul.cpp:71:5</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="src/real_matmul.cpp:15" status="valid" parentFunction="real_matmul" variable="MatA_DRAM" isDirective="0" options="m_axi depth=1 port=MatA_DRAM offset=slave bundle=mem"/>
        <Pragma type="interface" location="src/real_matmul.cpp:16" status="valid" parentFunction="real_matmul" variable="MatB_DRAM" isDirective="0" options="m_axi depth=1 port=MatB_DRAM offset=slave bundle=mem"/>
        <Pragma type="interface" location="src/real_matmul.cpp:17" status="valid" parentFunction="real_matmul" variable="MatC_DRAM" isDirective="0" options="m_axi depth=1 port=MatC_DRAM offset=slave bundle=mem"/>
        <Pragma type="interface" location="src/real_matmul.cpp:19" status="valid" parentFunction="real_matmul" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_reshape" location="src/real_matmul.cpp:43" status="valid" parentFunction="real_matmul" variable="MatA" isDirective="0" options="variable=MatA complete dim=2"/>
        <Pragma type="array_reshape" location="src/real_matmul.cpp:44" status="valid" parentFunction="real_matmul" variable="MatB" isDirective="0" options="variable=MatB complete dim=1"/>
        <Pragma type="pipeline" location="src/real_matmul.cpp:60" status="valid" parentFunction="real_matmul" variable="" isDirective="0" options="II = 1"/>
    </PragmaReport>
</profile>

