// memory data file (do not edit the following line - required for mem load use)
// instance=/Processor_tb/processor/registers/general_regester
// format=mti addressradix=d dataradix=u version=1.0 wordsperline=1
 0:     6
 1:     2
 2:     0
 3:     0
 4:     0
 5:     0
 6:     0
 7:     0
 8:   168
 9:     0
10:     0
