{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367784872829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367784872831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 16:14:32 2013 " "Processing started: Sun May  5 16:14:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367784872831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367784872831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EIS-DSP -c EIS-DSP --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off EIS-DSP -c EIS-DSP --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367784872832 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367784873140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v 40 40 " "Found 40 design units, including 40 entities, in source file /home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 cf_fft_1024_18 " "Found entity 1: cf_fft_1024_18" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "2 cf_fft_1024_18_1 " "Found entity 2: cf_fft_1024_18_1" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "3 cf_fft_1024_18_2 " "Found entity 3: cf_fft_1024_18_2" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "4 cf_fft_1024_18_3 " "Found entity 4: cf_fft_1024_18_3" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "5 cf_fft_1024_18_4 " "Found entity 5: cf_fft_1024_18_4" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "6 cf_fft_1024_18_5 " "Found entity 6: cf_fft_1024_18_5" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "7 cf_fft_1024_18_6 " "Found entity 7: cf_fft_1024_18_6" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "8 cf_fft_1024_18_7 " "Found entity 8: cf_fft_1024_18_7" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "9 cf_fft_1024_18_8 " "Found entity 9: cf_fft_1024_18_8" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "10 cf_fft_1024_18_9 " "Found entity 10: cf_fft_1024_18_9" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "11 cf_fft_1024_18_10 " "Found entity 11: cf_fft_1024_18_10" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "12 cf_fft_1024_18_11 " "Found entity 12: cf_fft_1024_18_11" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "13 cf_fft_1024_18_12 " "Found entity 13: cf_fft_1024_18_12" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "14 cf_fft_1024_18_13 " "Found entity 14: cf_fft_1024_18_13" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "15 cf_fft_1024_18_14 " "Found entity 15: cf_fft_1024_18_14" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2970 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "16 cf_fft_1024_18_15 " "Found entity 16: cf_fft_1024_18_15" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 3334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "17 cf_fft_1024_18_16 " "Found entity 17: cf_fft_1024_18_16" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 3623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "18 cf_fft_1024_18_17 " "Found entity 18: cf_fft_1024_18_17" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 4019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "19 cf_fft_1024_18_18 " "Found entity 19: cf_fft_1024_18_18" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 4309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "20 cf_fft_1024_18_19 " "Found entity 20: cf_fft_1024_18_19" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 4769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "21 cf_fft_1024_18_20 " "Found entity 21: cf_fft_1024_18_20" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "22 cf_fft_1024_18_21 " "Found entity 22: cf_fft_1024_18_21" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "23 cf_fft_1024_18_22 " "Found entity 23: cf_fft_1024_18_22" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "24 cf_fft_1024_18_23 " "Found entity 24: cf_fft_1024_18_23" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "25 cf_fft_1024_18_24 " "Found entity 25: cf_fft_1024_18_24" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7068 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "26 cf_fft_1024_18_25 " "Found entity 26: cf_fft_1024_18_25" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "27 cf_fft_1024_18_26 " "Found entity 27: cf_fft_1024_18_26" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "28 cf_fft_1024_18_27 " "Found entity 28: cf_fft_1024_18_27" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "29 cf_fft_1024_18_28 " "Found entity 29: cf_fft_1024_18_28" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "30 cf_fft_1024_18_29 " "Found entity 30: cf_fft_1024_18_29" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "31 cf_fft_1024_18_30 " "Found entity 31: cf_fft_1024_18_30" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "32 cf_fft_1024_18_31 " "Found entity 32: cf_fft_1024_18_31" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "33 cf_fft_1024_18_32 " "Found entity 33: cf_fft_1024_18_32" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "34 cf_fft_1024_18_33 " "Found entity 34: cf_fft_1024_18_33" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "35 cf_fft_1024_18_34 " "Found entity 35: cf_fft_1024_18_34" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "36 cf_fft_1024_18_35 " "Found entity 36: cf_fft_1024_18_35" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "37 cf_fft_1024_18_36 " "Found entity 37: cf_fft_1024_18_36" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "38 cf_fft_1024_18_37 " "Found entity 38: cf_fft_1024_18_37" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "39 cf_fft_1024_18_38 " "Found entity 39: cf_fft_1024_18_38" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""} { "Info" "ISGN_ENTITY_NAME" "40 cf_fft_1024_18_39 " "Found entity 40: cf_fft_1024_18_39" {  } { { "../cf_fft/cf_fft_1024_18.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367784873393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EISDSP.v 1 1 " "Found 1 design units, including 1 entities, in source file EISDSP.v" { { "Info" "ISGN_ENTITY_NAME" "1 EISDSP " "Found entity 1: EISDSP" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367784873398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367784873398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EISDSP " "Elaborating entity \"EISDSP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1367784873637 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 EISDSP.v(13) " "Output port \"HEX0\" at EISDSP.v(13) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873642 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 EISDSP.v(14) " "Output port \"HEX1\" at EISDSP.v(14) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873642 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 EISDSP.v(15) " "Output port \"HEX2\" at EISDSP.v(15) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873642 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 EISDSP.v(16) " "Output port \"HEX3\" at EISDSP.v(16) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG EISDSP.v(18) " "Output port \"LEDG\" at EISDSP.v(18) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR EISDSP.v(19) " "Output port \"LEDR\" at EISDSP.v(19) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR EISDSP.v(25) " "Output port \"DRAM_ADDR\" at EISDSP.v(25) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR EISDSP.v(38) " "Output port \"FL_ADDR\" at EISDSP.v(38) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR EISDSP.v(45) " "Output port \"SRAM_ADDR\" at EISDSP.v(45) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R EISDSP.v(70) " "Output port \"VGA_R\" at EISDSP.v(70) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G EISDSP.v(71) " "Output port \"VGA_G\" at EISDSP.v(71) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B EISDSP.v(72) " "Output port \"VGA_B\" at EISDSP.v(72) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD EISDSP.v(21) " "Output port \"UART_TXD\" at EISDSP.v(21) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM EISDSP.v(26) " "Output port \"DRAM_LDQM\" at EISDSP.v(26) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM EISDSP.v(27) " "Output port \"DRAM_UDQM\" at EISDSP.v(27) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N EISDSP.v(28) " "Output port \"DRAM_WE_N\" at EISDSP.v(28) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873643 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N EISDSP.v(29) " "Output port \"DRAM_CAS_N\" at EISDSP.v(29) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N EISDSP.v(30) " "Output port \"DRAM_RAS_N\" at EISDSP.v(30) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N EISDSP.v(31) " "Output port \"DRAM_CS_N\" at EISDSP.v(31) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 EISDSP.v(32) " "Output port \"DRAM_BA_0\" at EISDSP.v(32) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 EISDSP.v(33) " "Output port \"DRAM_BA_1\" at EISDSP.v(33) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK EISDSP.v(34) " "Output port \"DRAM_CLK\" at EISDSP.v(34) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE EISDSP.v(35) " "Output port \"DRAM_CKE\" at EISDSP.v(35) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N EISDSP.v(39) " "Output port \"FL_WE_N\" at EISDSP.v(39) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N EISDSP.v(40) " "Output port \"FL_RST_N\" at EISDSP.v(40) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N EISDSP.v(41) " "Output port \"FL_OE_N\" at EISDSP.v(41) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N EISDSP.v(42) " "Output port \"FL_CE_N\" at EISDSP.v(42) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N EISDSP.v(46) " "Output port \"SRAM_UB_N\" at EISDSP.v(46) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N EISDSP.v(47) " "Output port \"SRAM_LB_N\" at EISDSP.v(47) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873644 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N EISDSP.v(48) " "Output port \"SRAM_WE_N\" at EISDSP.v(48) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N EISDSP.v(49) " "Output port \"SRAM_CE_N\" at EISDSP.v(49) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N EISDSP.v(50) " "Output port \"SRAM_OE_N\" at EISDSP.v(50) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK EISDSP.v(58) " "Output port \"I2C_SCLK\" at EISDSP.v(58) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO EISDSP.v(66) " "Output port \"TDO\" at EISDSP.v(66) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS EISDSP.v(68) " "Output port \"VGA_HS\" at EISDSP.v(68) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS EISDSP.v(69) " "Output port \"VGA_VS\" at EISDSP.v(69) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_ADCLRCK EISDSP.v(74) " "Output port \"AUD_ADCLRCK\" at EISDSP.v(74) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACLRCK EISDSP.v(76) " "Output port \"AUD_DACLRCK\" at EISDSP.v(76) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT EISDSP.v(77) " "Output port \"AUD_DACDAT\" at EISDSP.v(77) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK EISDSP.v(79) " "Output port \"AUD_XCK\" at EISDSP.v(79) has no driver" {  } { { "EISDSP.v" "" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1367784873645 "|EISDSP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18 cf_fft_1024_18:fft0 " "Elaborating entity \"cf_fft_1024_18\" for hierarchy \"cf_fft_1024_18:fft0\"" {  } { { "EISDSP.v" "fft0" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/ccorr/EISDSP.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_1 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1 " "Elaborating entity \"cf_fft_1024_18_1\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s1" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_23 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1 " "Elaborating entity \"cf_fft_1024_18_23\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s1" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_39 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_39:s25 " "Elaborating entity \"cf_fft_1024_18_39\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_39:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_33 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26 " "Elaborating entity \"cf_fft_1024_18_33\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_37 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_37:s6 " "Elaborating entity \"cf_fft_1024_18_37\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_37:s6\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s6" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_38 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_37:s6\|cf_fft_1024_18_38:s10 " "Elaborating entity \"cf_fft_1024_18_38\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_37:s6\|cf_fft_1024_18_38:s10\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s10" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_36 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_36:s7 " "Elaborating entity \"cf_fft_1024_18_36\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_36:s7\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s7" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_34 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_34:s8 " "Elaborating entity \"cf_fft_1024_18_34\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_34:s8\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s8" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_35 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_34:s8\|cf_fft_1024_18_35:s8 " "Elaborating entity \"cf_fft_1024_18_35\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_33:s26\|cf_fft_1024_18_34:s8\|cf_fft_1024_18_35:s8\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s8" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_29 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27 " "Elaborating entity \"cf_fft_1024_18_29\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s27" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_30 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12 " "Elaborating entity \"cf_fft_1024_18_30\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s12" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_32 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\|cf_fft_1024_18_32:s7 " "Elaborating entity \"cf_fft_1024_18_32\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\|cf_fft_1024_18_32:s7\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s7" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_31 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\|cf_fft_1024_18_31:s8 " "Elaborating entity \"cf_fft_1024_18_31\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_29:s27\|cf_fft_1024_18_30:s12\|cf_fft_1024_18_31:s8\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s8" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_28 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_28:s28 " "Elaborating entity \"cf_fft_1024_18_28\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_28:s28\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s28" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_24 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29 " "Elaborating entity \"cf_fft_1024_18_24\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s29" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_25 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11 " "Elaborating entity \"cf_fft_1024_18_25\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s11" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_26 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\|cf_fft_1024_18_26:s15 " "Elaborating entity \"cf_fft_1024_18_26\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\|cf_fft_1024_18_26:s15\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s15" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_27 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\|cf_fft_1024_18_26:s15\|cf_fft_1024_18_27:s10 " "Elaborating entity \"cf_fft_1024_18_27\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_23:s1\|cf_fft_1024_18_24:s29\|cf_fft_1024_18_25:s11\|cf_fft_1024_18_26:s15\|cf_fft_1024_18_27:s10\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s10" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 7185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_6 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2 " "Elaborating entity \"cf_fft_1024_18_6\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s2" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_21 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_21:s1 " "Elaborating entity \"cf_fft_1024_18_21\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_21:s1\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s1" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_22 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_21:s1\|cf_fft_1024_18_22:s25 " "Elaborating entity \"cf_fft_1024_18_22\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_21:s1\|cf_fft_1024_18_22:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_19 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_19:s2 " "Elaborating entity \"cf_fft_1024_18_19\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_19:s2\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s2" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_20 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_19:s2\|cf_fft_1024_18_20:s25 " "Elaborating entity \"cf_fft_1024_18_20\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_19:s2\|cf_fft_1024_18_20:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 5050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_17 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_17:s3 " "Elaborating entity \"cf_fft_1024_18_17\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_17:s3\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s3" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_18 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_17:s3\|cf_fft_1024_18_18:s25 " "Elaborating entity \"cf_fft_1024_18_18\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_17:s3\|cf_fft_1024_18_18:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 4299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_15 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_15:s4 " "Elaborating entity \"cf_fft_1024_18_15\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_15:s4\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s4" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_16 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_15:s4\|cf_fft_1024_18_16:s26 " "Elaborating entity \"cf_fft_1024_18_16\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_15:s4\|cf_fft_1024_18_16:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 3614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_13 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_13:s5 " "Elaborating entity \"cf_fft_1024_18_13\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_13:s5\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s5" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_14 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_13:s5\|cf_fft_1024_18_14:s26 " "Elaborating entity \"cf_fft_1024_18_14\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_13:s5\|cf_fft_1024_18_14:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_11 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_11:s6 " "Elaborating entity \"cf_fft_1024_18_11\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_11:s6\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s6" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784873980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_12 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_11:s6\|cf_fft_1024_18_12:s26 " "Elaborating entity \"cf_fft_1024_18_12\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_11:s6\|cf_fft_1024_18_12:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784874000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_9 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_9:s7 " "Elaborating entity \"cf_fft_1024_18_9\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_9:s7\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s7" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784874034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_10 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_9:s7\|cf_fft_1024_18_10:s26 " "Elaborating entity \"cf_fft_1024_18_10\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_9:s7\|cf_fft_1024_18_10:s26\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s26" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784874048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_7 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_7:s8 " "Elaborating entity \"cf_fft_1024_18_7\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_7:s8\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s8" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784874084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_8 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_7:s8\|cf_fft_1024_18_8:s25 " "Elaborating entity \"cf_fft_1024_18_8\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_6:s2\|cf_fft_1024_18_7:s8\|cf_fft_1024_18_8:s25\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s25" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784874090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_5 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_5:s3 " "Elaborating entity \"cf_fft_1024_18_5\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_5:s3\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s3" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784874137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_2 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4 " "Elaborating entity \"cf_fft_1024_18_2\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s4" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784874178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_4 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\|cf_fft_1024_18_4:s14 " "Elaborating entity \"cf_fft_1024_18_4\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\|cf_fft_1024_18_4:s14\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s14" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784874196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cf_fft_1024_18_3 cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\|cf_fft_1024_18_3:s15 " "Elaborating entity \"cf_fft_1024_18_3\" for hierarchy \"cf_fft_1024_18:fft0\|cf_fft_1024_18_1:s1\|cf_fft_1024_18_2:s4\|cf_fft_1024_18_3:s15\"" {  } { { "../cf_fft/cf_fft_1024_18.v" "s15" { Text "/home/xooxies/Dropbox/Research/LEV/FPGA/cf_fft/cf_fft_1024_18.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367784874206 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1367784876065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 42 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367784876246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  5 16:14:36 2013 " "Processing ended: Sun May  5 16:14:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367784876246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367784876246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367784876246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367784876246 ""}
