#!/usr/bin/env python3

import argparse

from migen import *

from litex.boards.platforms import de0nano

from litex.soc.integration.soc_sdram import *
from litex.soc.integration.builder import *

from litedram.modules import IS42S16160
from litedram.phy import GENSDRPHY

# CRG ----------------------------------------------------------------------------------------------

class _ALTPLL(Module):
    def __init__(self, period_in, name, phase_shift, operation_mode):
        self.clk_in = Signal()
        self.clk_out = Signal()

        self.specials += \
            Instance("ALTPLL",
                p_bandwidth_type="AUTO",
                p_clk0_divide_by=1,
                p_clk0_duty_cycle=50,
                p_clk0_multiply_by=2,
                p_clk0_phase_shift="{}".format(str(phase_shift)),
                p_compensate_clock="CLK0",
                p_inclk0_input_frequency=int(period_in*1000),
                p_intended_device_family="Cyclone IV E",
                p_lpm_hint="CBX_MODULE_PREFIX={}_pll".format(name),
                p_lpm_type="altpll",
                p_operation_mode=operation_mode,
                i_inclk=self.clk_in,
                o_clk=self.clk_out,
                i_areset=0,
                i_clkena=0x3f,
                i_clkswitch=0,
                i_configupdate=0,
                i_extclkena=0xf,
                i_fbin=1,
                i_pfdena=1,
                i_phasecounterselect=0xf,
                i_phasestep=1,
                i_phaseupdown=1,
                i_pllena=1,
                i_scanaclr=0,
                i_scanclk=0,
                i_scanclkena=1,
                i_scandata=0,
                i_scanread=0,
                i_scanwrite=0
            )


class _CRG(Module):
    def __init__(self, platform):
        self.clock_domains.cd_sys = ClockDomain()
        self.clock_domains.cd_sys_ps = ClockDomain()
        self.clock_domains.cd_por = ClockDomain(reset_less=True)

        clk50 = platform.request("clk50")

        sys_pll = _ALTPLL(20, "sys", 0, "NORMAL")
        self.submodules += sys_pll
        self.comb += [
            sys_pll.clk_in.eq(clk50),
            self.cd_sys.clk.eq(sys_pll.clk_out)
        ]

        sdram_pll = _ALTPLL(20, "sdram", -3000, "ZERO_DELAY_BUFFER")
        self.submodules += sdram_pll
        self.comb += [
            sdram_pll.clk_in.eq(clk50),
            self.cd_sys_ps.clk.eq(sdram_pll.clk_out)
        ]

        # Power on Reset (vendor agnostic)
        rst_n = Signal()
        self.sync.por += rst_n.eq(1)
        self.comb += [
            self.cd_por.clk.eq(self.cd_sys.clk),
            self.cd_sys.rst.eq(~rst_n),
            self.cd_sys_ps.rst.eq(~rst_n)
        ]

        self.comb += platform.request("sdram_clock").eq(self.cd_sys_ps.clk)

# BaseSoC ------------------------------------------------------------------------------------------

class BaseSoC(SoCSDRAM):
    def __init__(self, **kwargs):
        platform = de0nano.Platform()
        sys_clk_freq = int(100e6)
        SoCSDRAM.__init__(self, platform, clk_freq=sys_clk_freq,
                          integrated_rom_size=0x8000,
                          **kwargs)

        self.submodules.crg = _CRG(platform)

        if not self.integrated_main_ram_size:
            self.submodules.sdrphy = GENSDRPHY(platform.request("sdram"))
            sdram_module = IS42S16160(self.clk_freq, "1:1")
            self.register_sdram(self.sdrphy,
                                sdram_module.geom_settings,
                                sdram_module.timing_settings)

# Build --------------------------------------------------------------------------------------------

def main():
    parser = argparse.ArgumentParser(description="LiteX SoC on DE0 Nano")
    builder_args(parser)
    soc_sdram_args(parser)
    args = parser.parse_args()

    soc = BaseSoC(**soc_sdram_argdict(args))
    builder = Builder(soc, **builder_argdict(args))
    builder.build()


if __name__ == "__main__":
    main()
