\doxysection{srsran\+::upper\+\_\+phy\+\_\+ssb\+\_\+example Class Reference}
\hypertarget{classsrsran_1_1upper__phy__ssb__example}{}\label{classsrsran_1_1upper__phy__ssb__example}\index{srsran::upper\_phy\_ssb\_example@{srsran::upper\_phy\_ssb\_example}}


Upper PHY processor application example interface.  




{\ttfamily \#include $<$upper\+\_\+phy\+\_\+ssb\+\_\+example.\+h$>$}

Inheritance diagram for srsran\+::upper\+\_\+phy\+\_\+ssb\+\_\+example\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classsrsran_1_1upper__phy__ssb__example}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structsrsran_1_1upper__phy__ssb__example_1_1configuration}{configuration}}
\begin{DoxyCompactList}\small\item\em Collects upper PHY sample configuration parameters. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structsrsran_1_1upper__phy__ssb__example_1_1ssb__configuration}{ssb\+\_\+configuration}}
\begin{DoxyCompactList}\small\item\em Collects the necessary parameters to generate a periodic DL waveform. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
virtual void \mbox{\hyperlink{classsrsran_1_1upper__phy__ssb__example_a5a1d562643501df09efd7145968be5cd}{wait\+\_\+tti\+\_\+boundary}} ()=0
\begin{DoxyCompactList}\small\item\em Waits for the TTI boundary. \end{DoxyCompactList}\item 
\Hypertarget{classsrsran_1_1upper__phy__ssb__example_a6a85d74d0a9297f258896b3ad65a4036}\label{classsrsran_1_1upper__phy__ssb__example_a6a85d74d0a9297f258896b3ad65a4036} 
virtual void {\bfseries stop} ()=0
\begin{DoxyCompactList}\small\item\em Stops the upper PHY execution. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsrsran_1_1upper__phy__timing__handler}{srsran\+::upper\+\_\+phy\+\_\+timing\+\_\+handler}}}
\begin{DoxyCompactItemize}
\item 
virtual {\bfseries \texorpdfstring{$\sim$}{\string~}upper\+\_\+phy\+\_\+timing\+\_\+handler} ()=default
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\item 
virtual void \mbox{\hyperlink{classsrsran_1_1upper__phy__timing__handler_a790ec0cc017d7ea43381c55c9d9a0bf0}{handle\+\_\+tti\+\_\+boundary}} (const \mbox{\hyperlink{structsrsran_1_1upper__phy__timing__context}{upper\+\_\+phy\+\_\+timing\+\_\+context}} \&context)=0
\begin{DoxyCompactList}\small\item\em Handles a new TTI boundary event. \end{DoxyCompactList}\item 
virtual void \mbox{\hyperlink{classsrsran_1_1upper__phy__timing__handler_a585f700cc1bc0244b9866fb6292f6328}{handle\+\_\+ul\+\_\+half\+\_\+slot\+\_\+boundary}} (const \mbox{\hyperlink{structsrsran_1_1upper__phy__timing__context}{upper\+\_\+phy\+\_\+timing\+\_\+context}} \&context)=0
\begin{DoxyCompactList}\small\item\em Handles a half slot (7th OFDM symbol) packet arrival. \end{DoxyCompactList}\item 
virtual void \mbox{\hyperlink{classsrsran_1_1upper__phy__timing__handler_af061e20a0c71b86ea72667d65ae6cd41}{handle\+\_\+ul\+\_\+full\+\_\+slot\+\_\+boundary}} (const \mbox{\hyperlink{structsrsran_1_1upper__phy__timing__context}{upper\+\_\+phy\+\_\+timing\+\_\+context}} \&context)=0
\begin{DoxyCompactList}\small\item\em Handles a full slot (14th OFDM symbol) packet arrival. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1upper__phy__ssb__example_aace13973d5af1e0501fbaf1af39e9414}\label{classsrsran_1_1upper__phy__ssb__example_aace13973d5af1e0501fbaf1af39e9414} 
static std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1upper__phy__ssb__example}{upper\+\_\+phy\+\_\+ssb\+\_\+example}} $>$ {\bfseries create} (const \mbox{\hyperlink{structsrsran_1_1upper__phy__ssb__example_1_1configuration}{configuration}} \&config)
\begin{DoxyCompactList}\small\item\em Creates an upper PHY sample. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Upper PHY processor application example interface. 

It shows how to use the upper PHY processor interfaces. It implements the upper PHY timing interface. 

\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1upper__phy__ssb__example_a5a1d562643501df09efd7145968be5cd}\label{classsrsran_1_1upper__phy__ssb__example_a5a1d562643501df09efd7145968be5cd} 
\index{srsran::upper\_phy\_ssb\_example@{srsran::upper\_phy\_ssb\_example}!wait\_tti\_boundary@{wait\_tti\_boundary}}
\index{wait\_tti\_boundary@{wait\_tti\_boundary}!srsran::upper\_phy\_ssb\_example@{srsran::upper\_phy\_ssb\_example}}
\doxysubsubsection{\texorpdfstring{wait\_tti\_boundary()}{wait\_tti\_boundary()}}
{\footnotesize\ttfamily virtual void srsran\+::upper\+\_\+phy\+\_\+ssb\+\_\+example\+::wait\+\_\+tti\+\_\+boundary (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Waits for the TTI boundary. 

Blocks the thread execution upon the notification of a TTI boundary. This is used for throttling the execution in a TTI basis from an external thread. 

The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
apps/examples/phy/upper\+\_\+phy\+\_\+ssb\+\_\+example.\+h\item 
apps/examples/phy/upper\+\_\+phy\+\_\+ssb\+\_\+example.\+cpp\end{DoxyCompactItemize}
