


                              Fusion Compiler (TM)

             Version U-2022.12-SP6 for linux64 - Aug 25, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
########################################################
#####          Placement and Optimization          #####
########################################################
# Sourcing setup script
source -echo ../../setup/icc2_dp_setup.tcl
set CURR_DIR  [pwd]
set PROY_HOME ${CURR_DIR}/../..;
set TSMC_HOME "/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME";
############################
## RTL file name and type ##
############################
set DESIGN_NAME "top"
set HDL "sverilog"
set DESIGN_LIBRARY "${DESIGN_NAME}_lib"
#################################
set time [get_date]
puts "Command Start at: ${time}"
Command Start at: Sun May 25 01:02:39 2025
####################################
### 1. Variables for design prep ###
####################################
### SDC File
set SDCNAME "${DESIGN_NAME}"
### Ref Libs
set NDM_LIBS_PATH "../../setup/ndm_libraries/ndm/"
set STD_TIME_FRAME "../../setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm"
set REFERENCE_LIBRARY "{${STD_TIME_FRAME} }"
set REFERENCE_LIBRARY 		[list   ${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sd_physical_only.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3_physical_only.ndm \
									${NDM_LIBS_PATH}/tpbn65v_physical_only.ndm \
									${NDM_LIBS_PATH}/tpin65gv_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sdml.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3ml.ndm \
									${NDM_LIBS_PATH}/ts1n65lpa2048x32m4_140a_5m.ndm ];
################################
### 2. Tech files and setup ####
################################
set TECH_FILE "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tsmcn65_9lmT2.tf"
set TECH_LIB ""
#######################
## Layers and widths ##
#######################
set STANDARD_CELLS_WIDTH 0.42
set MAX_ROUTING_LAYER   "M6"
set MIN_ROUTING_LAYER   "M2"
set TARGET_SKEW         0.1
set RTL_PATH		"${CURR_DIR}/../../../common/rtl"
set SDC_PATH		"${CURR_DIR}/../../../common/sdc"
set SDC_FILE		"${CURR_DIR}/${DESIGN_NAME}.sdc"
####################################################
set VERILOG_PATH	"${RTL_PATH}/verilog"
set SVERILOG_PATH	"${RTL_PATH}/sverilog" 
set VHDL_PATH		"${RTL_PATH}/vhdl"
set RESULTS_PATH	"${CURR_DIR}/../../results"
set REPORTS_PATH	"${CURR_DIR}/../../reports"
###########
## Paths ##
###########
set DRC_RUNSET_FILE	"${CURR_DIR}/../../DRC/ICVLN65S_9M_6X2Z.26_1a"
set GDS_MAP_FILE        "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwpcg_200a/gdsout_6X2Z.map"
set ICV                "-I /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xh018/synopsys/v9_0/ICValidator/v9_0_2"
####################
## Auto-floorplan ##
####################
set CONTROL_AUTO           "core"
# Percentage of cell area usage
set CORE_UTILIZATION_AUTO  0.5
# Move the nucleus 10 units
set CORE_OFFSET_AUTO       10
# Core shape
set SHAPE_AUTO             "R"
# Aspect ratio
set SIDE_RATIO_AUTO        {1 1.5}
# Flip the first row of the cell
set FFR_AUTO               "true"
# Using the M3 layer for pins
set LAYER_PIN_AUTO         {M3}
# Allows pins on all sides of the cell
set SIDES_AUTO             {1 2 3 4}
# Distance between pins
set PIN_SPACE_AUTO         4
######################
## Floorplan manual ##
######################
set CONTROL_M            "core"
# Percentage of cell area usage
set CORE_UTILIZATION_M   0.5
# Move the nucleus 10 units 
set CORE_OFFSET_M        10
# Core shape
set SHAPE_M              "R"
# Aspect ratio 
set SIDE_RATIO_M         {1.5 1}
# Flip the first row of the cell
set FFR_M                "true" 
# Using the M3 layer for pins
set LAYER_PIN_M          {M3}
# Allows pins on all sides of the cell
set SIDES_M              {1 2 3 4}
# Distance between pins
set PIN_SPACE_M          4 
#########################
## Configure MultiCore ##
#########################
set_host_options -name Oculi -max_cores 2
#report_host_options
source ${CURR_DIR}/../../setup/utilities.tcl
set UNSELECT_RULES "PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*"
PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*
#### ----- Open lib and create new block from previous script (04_read_floorplan_....tcl) ----- ####
# Open the design library
open_lib ${DESIGN_LIBRARY}
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/flow/work/top_lib' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sd_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tpbn65v_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tpin65gv_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sdml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3ml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/setup/ndm_libraries/ndm/ts1n65lpa2048x32m4_140a_5m.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sd_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sdml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3ml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{top_lib}
# Copy and open block
copy_block -from ${DESIGN_NAME}/final_floorplan -to ${DESIGN_NAME}/place_opt
Information: User units loaded from library 'tcbn65lphpbwpcghvt_1' (LNK-040)
{top_lib:top/place_opt.design}
open_block ${DESIGN_NAME}/place_opt
Information: Incrementing open_count of block 'top_lib:top/place_opt.design' to 2. (DES-021)
{top_lib:top/place_opt.design}
#### -----  Setup application options ----- ####
# Enable floorplan without scandef
set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
# Place and congestion effort set to high
set_app_options -name place_opt.final_place.effort -value high
place_opt.final_place.effort high
set_app_options -name place_opt.place.congestion_effort -value high
place_opt.place.congestion_effort high
set_app_options -name opt.common.user_instance_name_prefix -value place_opt
opt.common.user_instance_name_prefix place_opt
#### -----  Compile_fusion to initial_opto stage to get the design ready for placement and optimization ----- ####
#set_lib_cell_purpose -include none {*/SDF* */ANTENNA* */MPROBE* */SIGNALHOLDDHDLL}
compile_fusion -to initial_opto
Using libraries: top_lib tcbn65lphpbwpcghvt_1_physical_only tcbn65lphpbwp_1_physical_only tpdn65lpgv2od3_sd_physical_only tpfn65lpgv2od3_physical_only tpbn65v_physical_only tpin65gv_physical_only tcbn65lphpbwpcghvt_1 tcbn65lphpbwp_1 tpdn65lpgv2od3_sdml tpfn65lpgv2od3ml ts1n65lpa2048x32m4_140a_5m
Visiting block top_lib:top/place_opt.design
Design 'top' was successfully linked.
Information: Timer using 1 threads
Warning: Technology layer 'AP' setting 'routing-direction' is not valid (NEX-001)
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to initial_opto' (FLW-8000)
Information: Time: 2025-05-25 01:02:40 / Session: 0.00 hr / Command: 0.00 hr / Memory: 450 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2025-05-25 01:02:45 / Session: 0.00 hr / Command: 0.00 hr / Memory: 689 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2025-05-25 01:02:46 / Session: 0.00 hr / Command: 0.00 hr / Memory: 699 MB (FLW-8100)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2025-05-25 01:02:46 / Session: 0.00 hr / Command: 0.00 hr / Memory: 699 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 01:02:46 / Session: 0.00 hr / Command: 0.00 hr / Memory: 699 MB (FLW-8100)
Information: The hierarchy syndrome_gen[0].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[1].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[2].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy syndrome_gen[3].syndrome_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: 4 of 4 hierarchies are ungrouped. Use report_ungroup for a list. (UNG-1003)
Information: Result of compile_fusion / initial_map / Auto Ungroup (FLW-8500)
Information: Ungroup Summary Report (UNG-1007)
-------------------------------------------------------------------
Hierarchy                                                 Count
-------------------------------------------------------------------
Auto ungrouped hierarchies                                  4
-------------------------------------------------------------------
Information: Register Bits Before Sharing = 28, After Sharing = 28, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 01:02:47 / Session: 0.00 hr / Command: 0.00 hr / Memory: 737 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2025-05-25 01:02:47 / Session: 0.00 hr / Command: 0.00 hr / Memory: 737 MB (FLW-8100)
Information: Timer using 1 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2025-05-25 01:02:51 / Session: 0.01 hr / Command: 0.00 hr / Memory: 737 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2025-05-25 01:02:51 / Session: 0.01 hr / Command: 0.00 hr / Memory: 737 MB (FLW-8100)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2025-05-25 01:02:52 / Session: 0.01 hr / Command: 0.00 hr / Memory: 737 MB (FLW-8100)

Information: Register Bits Before Sharing = 28, After Sharing = 28, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 01:02:52 / Session: 0.01 hr / Command: 0.00 hr / Memory: 737 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 01:02:52 / Session: 0.01 hr / Command: 0.00 hr / Memory: 737 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |             28 |         28
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -        892.80           -         210              0.01       737
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2025-05-25 01:02:52 / Session: 0.01 hr / Command: 0.00 hr / Memory: 737 MB (FLW-8100)
CPU Load: 4%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     3     1  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     5     3  3        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 3 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2025-05-25 01:02:52 / Session: 0.01 hr / Command: 0.00 hr / Memory: 737 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: Auto deriving 'vertical' routing direction for layer 'AP'. (DMM-115)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-05-25 01:02:53 / Session: 0.01 hr / Command: 0.00 hr / Memory: 747 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |             28 |         28
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-05-25 01:02:53 / Session: 0.01 hr / Command: 0.00 hr / Memory: 757 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 01:02:53 / Session: 0.01 hr / Command: 0.00 hr / Memory: 776 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 01:02:55 / Session: 0.01 hr / Command: 0.00 hr / Memory: 811 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2025-05-25 01:02:55 / Session: 0.01 hr / Command: 0.00 hr / Memory: 811 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2025-05-25 01:03:09 / Session: 0.01 hr / Command: 0.01 hr / Memory: 819 MB (FLW-8100)

Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 01:03:13 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 01:03:13 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2025-05-25 01:03:13 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user           1768   { {10 10} {10 44} {62 44} {62 10} }
die             user           3888   { {0 0} {0 54} {72 54} {72 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                   40                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2025-05-25 01:03:13 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2025-05-25 01:03:13 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 251
Timing factor = 1
Non-default weight range: (0.926441, 2.77932)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.37587e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2025-05-25 01:03:13 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 01:03:14 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 01:03:15 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 01:03:15 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 01:03:15 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 01:03:15 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 01:03:17 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 01:03:17 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 01:03:17 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-05-25 01:03:17 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user           1768   { {10 10} {10 44} {62 44} {62 10} }
die             user           3888   { {0 0} {0 54} {72 54} {72 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                   40                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-05-25 01:03:17 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -        906.40           -         210              0.01       857
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2025-05-25 01:03:17 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
CPU Load: 5%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    12     9  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     1     1  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:    15    15  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    30    27  1        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 27 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2025-05-25 01:03:17 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 1 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-05-25 01:03:18 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
****** eLpp weights (no caps)
Number of nets: 251, of which 249 non-clock nets
Number of nets with 0 toggle rate: 38
Max toggle rate = 0.2, average toggle rate = 0.00729187
Max non-clock toggle rate = 0.0203003
eLpp weight range = (0, 27.4278)
*** 3 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 251
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.846541, 3.58932)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
Information: Coarse placer weighted wire length estimate = 4.23065e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 251, of which 249 non-clock nets
Number of nets with 0 toggle rate: 38
Max toggle rate = 0.2, average toggle rate = 0.00729187
Max non-clock toggle rate = 0.0203003
eLpp weight range = (0, 27.4278)
*** 3 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 251
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.846541, 3.58932)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'cornerSS' for buffer aware analysis.
DTDP placement: scenario=scenarioSS
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 0 sequential cells for slack balancing.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.41909e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-05-25 01:03:19 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)

Information: Placing unplaced pins (AFP-1007)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2025-05-25 01:03:20 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
CPU Load: 5%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    22     7  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    22     7  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 7 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2025-05-25 01:03:20 / Session: 0.01 hr / Command: 0.01 hr / Memory: 857 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 1 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0259 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9ee15758): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9ee15758): 108
Total 0.0036 seconds to load 431 cell instances into cellmap, 210 cells are off site row
Moveable cells: 210; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1581, cell height 2.0000, cell area 4.3162 for total 210 placed and application fixed cells
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-05-25 01:03:25 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1049 MB (FLW-8100)
min assign layer = M2
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 251 None; 0 M4; 0 Total
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_reg_data_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_reg_data_reg/Q is on clock network. Skipping. (OPT-067)
Found 1 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (898.573853)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            1            1
------------ ------------ ------------
      Total:            1            1
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: 251 None; 0 M4; 0 Total
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_reg_data_reg/Q is on clock network. Skipping. (OPT-067)
WINFO: 251 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.28 sec ELAPSE 0 hr : 0 min : 0.28 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1074584 K / inuse 1055464 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        912.00    22602.71         210              0.02      1049
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-05-25 01:03:26 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1049 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2025-05-25 01:03:26 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1049 MB (FLW-8100)
CPU Load: 5%, Ram Free: 1 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    27     5  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    27     5  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 5 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2025-05-25 01:03:26 / Session: 0.02 hr / Command: 0.01 hr / Memory: 1049 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 1 threads
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0260 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

compile command begin                   CPU:    55 s (  0.02 hr )  ELAPSE:    56 s (  0.02 hr )  MEM-PEAK:  1049 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:    55 s (  0.02 hr )  ELAPSE:    56 s (  0.02 hr )  MEM-PEAK:  1049 MB

compile initial QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0  22602.705
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    267.810
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22602.705       912.00        210          0         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22602.705       912.00        210
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
compile initialization complete         CPU:    58 s (  0.02 hr )  ELAPSE:    60 s (  0.02 hr )  MEM-PEAK:  1049 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0264 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9dd907e0): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9dd907e0): 108
Total 0.0037 seconds to load 431 cell instances into cellmap, 209 cells are off site row
Moveable cells: 210; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1714, cell height 2.0000, cell area 4.3429 for total 210 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 01:03:35 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1077 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 01:03:40 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1155 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Preconditioning Placement (FLW-8000)
Information: Time: 2025-05-25 01:03:40 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1155 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 249
Timing factor = 1
Non-default weight range: (0.901605, 2.70482)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.16517e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Preconditioning Placement (FLW-8001)
Information: Time: 2025-05-25 01:03:41 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1171 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2025-05-25 01:03:41 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1171 MB (FLW-8100)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.51220', effective utilization is '0.66041'. (OPT-055)
chip utilization before DTDP: 0.66
Start Timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0265 seconds to build cellmap data
Snapped 208 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8148 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ctmi_659 is placed overlapping with other cells at {{53.800 24.000} {55.200 26.000}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Read DB] Total (MB): Used   27  Alloctr   27  Proc 8148 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,72.00um,54.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   28  Alloctr   28  Proc 8148 
Net statistics:
Total number of nets     = 252
Number of nets to route  = 249
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 250, Total Half Perimeter Wire Length (HPWL) 4246 microns
HPWL   0 ~   50 microns: Net Count      240	Total HPWL         3547 microns
HPWL  50 ~  100 microns: Net Count       10	Total HPWL          699 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   28  Alloctr   28  Proc 8148 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
Average gCell capacity  4.62	 on layer (1)	 M1
Average gCell capacity  6.68	 on layer (2)	 M2
Average gCell capacity  7.68	 on layer (3)	 M3
Average gCell capacity  9.97	 on layer (4)	 M4
Average gCell capacity  9.96	 on layer (5)	 M5
Average gCell capacity  9.97	 on layer (6)	 M6
Average gCell capacity  9.96	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.04	 on layer (1)	 M1
Average number of tracks per gCell 10.03	 on layer (2)	 M2
Average number of tracks per gCell 10.04	 on layer (3)	 M3
Average number of tracks per gCell 10.03	 on layer (4)	 M4
Average number of tracks per gCell 10.04	 on layer (5)	 M5
Average number of tracks per gCell 10.03	 on layer (6)	 M6
Average number of tracks per gCell 10.04	 on layer (7)	 M7
Average number of tracks per gCell 2.53	 on layer (8)	 M8
Average number of tracks per gCell 2.56	 on layer (9)	 M9
Average number of tracks per gCell 0.33	 on layer (10)	 AP
Number of gCells = 9720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   28  Alloctr   29  Proc 8148 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   28  Alloctr   29  Proc 8148 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   28  Alloctr   29  Proc 8148 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  133  Proc 8228 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  132  Alloctr  133  Proc 8228 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   189 Max = 5 GRCs =   168 (8.64%)
Initial. H routing: Overflow =   163 Max = 5 (GRCs =  1) GRCs =   142 (14.61%)
Initial. V routing: Overflow =    26 Max = 4 (GRCs =  2) GRCs =    26 (2.67%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    26 Max = 4 (GRCs =  2) GRCs =    26 (2.67%)
Initial. M3         Overflow =   163 Max = 5 (GRCs =  1) GRCs =   142 (14.61%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5271.31
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1111.23
Initial. Layer M3 wire length = 284.73
Initial. Layer M4 wire length = 1331.23
Initial. Layer M5 wire length = 2544.11
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 2921
Initial. Via VIA12 count = 860
Initial. Via VIA23 count = 727
Initial. Via VIA34 count = 675
Initial. Via VIA45 count = 659
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 01:03:41 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  132  Alloctr  133  Proc 8228 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   192 Max = 5 GRCs =   162 (8.33%)
phase1. H routing: Overflow =   180 Max = 5 (GRCs =  1) GRCs =   148 (15.23%)
phase1. V routing: Overflow =    12 Max = 2 (GRCs =  6) GRCs =    14 (1.44%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    12 Max = 2 (GRCs =  6) GRCs =    14 (1.44%)
phase1. M3         Overflow =   180 Max = 5 (GRCs =  1) GRCs =   148 (15.23%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 5395.52
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1183.10
phase1. Layer M3 wire length = 286.00
phase1. Layer M4 wire length = 1365.00
phase1. Layer M5 wire length = 2561.41
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 2914
phase1. Via VIA12 count = 861
phase1. Via VIA23 count = 719
phase1. Via VIA34 count = 669
phase1. Via VIA45 count = 665
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  132  Alloctr  133  Proc 8228 

Congestion utilization per direction:
Average vertical track utilization   = 10.03 %
Peak    vertical track utilization   = 56.00 %
Average horizontal track utilization =  7.45 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc   80 
[End of Global Routing] Total (MB): Used  132  Alloctr  133  Proc 8228 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -19  Alloctr  -19  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8228 
Using per-layer congestion maps for congestion reduction.
Information: 3.29% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.60 to 0.60. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 0 out of 429 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
****** eLpp weights (with caps)
Number of nets: 249, of which 247 non-clock nets
Number of nets with 0 toggle rate: 38
Max toggle rate = 0.2, average toggle rate = 0.00735123
Max non-clock toggle rate = 0.0203003
eLpp weight range = (0, 18.0993)
*** 8 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 249
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.804394, 2.61433)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=scenarioSS
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.31081e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 208 out of 429 cells, ratio = 0.484848
Total displacement = 355.015594(um)
Max displacement = 11.335100(um), ctmi_630 (37.724400, 33.083801, 0) => (46.775902, 30.800200, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.33(um)
  0 ~  20% cells displacement <=      0.62(um)
  0 ~  30% cells displacement <=      0.90(um)
  0 ~  40% cells displacement <=      1.12(um)
  0 ~  50% cells displacement <=      1.37(um)
  0 ~  60% cells displacement <=      1.67(um)
  0 ~  70% cells displacement <=      2.07(um)
  0 ~  80% cells displacement <=      2.55(um)
  0 ~  90% cells displacement <=      3.25(um)
  0 ~ 100% cells displacement <=     11.34(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2025-05-25 01:03:42 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)

Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 01:03:42 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)
COST: WSV 1
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 01:03:42 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2025-05-25 01:03:43 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
min assign layer = M2
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0267 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbc049ab8): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbc049ab8): 108
Total 0.0036 seconds to load 429 cell instances into cellmap, 208 cells are off site row
Moveable cells: 208; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1769, cell height 2.0000, cell area 4.3538 for total 208 placed and application fixed cells
orb constraints: using power mt scenarios
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 249 None; 0 M4; 0 Total
Information: Pin clk is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_reg_data_reg/Q is on clock network. Skipping. (OPT-067)
Found 0 buffer-tree drivers
No violators found
WINFO: 249 None; 0 M4; 0 Total
WINFO: 249 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.16 sec ELAPSE 0 hr : 0 min : 0.16 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: Result of compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        905.60    21948.80         208              0.02      1250
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0266 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa1489ef0): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa1489ef0): 108
Total 0.0036 seconds to load 429 cell instances into cellmap, 208 cells are off site row
Moveable cells: 208; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1769, cell height 2.0000, cell area 4.3538 for total 208 placed and application fixed cells
Warning: Skipping pin tapfiller!TAPCELLHPBWP!18/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!17/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!16/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!15/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!14/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!13/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!12/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!11/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!10/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin tapfiller!TAPCELLHPBWP!9/VDD. Reason - Power/Ground pin. (OPT-069)
Note - message 'OPT-069' limit (10) exceeded. Remainder will be suppressed.
INFO: total number of constant pins: 57
INFO: constant pins which are scan-pins: 56
INFO: constant pins that are not scan-pins: 1
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2025-05-25 01:03:43 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 01:03:43 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2025-05-25 01:03:43 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        910.40    22210.91         212              0.02      1250
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2025-05-25 01:03:44 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        910.40    22210.91         212              0.02      1250
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |             28 |         28
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 01:03:44 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Timer using 1 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106830070431  9.863420709851  6.078144964085  2.744208341123  8.318116104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.965994311592  2.700139643881  3.840471064440  3.750206053169  7.663459342299
Warning: By turning on the ropt.skip_final_timing_update app option, you are skipping the full timing update at the end and the final qor printing. Doing so will make all timing values from this point not up-to-date until you run a full timing update!
compile command statistics  CPU=18 sec (0.00 hr) ELAPSED=18 sec (0.00 hr) MEM-PEAK=1.221 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Compile-fusion command begin                   CPU:    74 s (  0.02 hr )  ELAPSE:    75 s (  0.02 hr )  MEM-PEAK:  1250 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:    74 s (  0.02 hr )  ELAPSE:    75 s (  0.02 hr )  MEM-PEAK:  1250 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0  22210.906
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    258.198
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22210.906       910.40        212          0         12
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22210.906       910.40        212
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Compile-fusion initialization complete         CPU:    77 s (  0.02 hr )  ELAPSE:    79 s (  0.02 hr )  MEM-PEAK:  1250 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 01:03:49 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0262 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9f0db998): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9f0db998): 108
Total 0.0037 seconds to load 433 cell instances into cellmap, 208 cells are off site row
Moveable cells: 212; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1472, cell height 2.0000, cell area 4.2943 for total 212 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00      0.00         -        910.40    22210.91         212              0.02      1250
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 01:03:49 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)


Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2025-05-25 01:03:49 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0261 seconds to build cellmap data
=====> Processed 48 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
        1768          433        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    433
number of references:                48
number of site rows:                 17
number of locations attempted:     3302
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         212 (2254 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.686 um ( 0.34 row height)
rms weighted cell displacement:   0.686 um ( 0.34 row height)
max cell displacement:            2.645 um ( 1.32 row height)
avg cell displacement:            0.535 um ( 0.27 row height)
avg weighted cell displacement:   0.535 um ( 0.27 row height)
number of cells moved:              160
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: p2_reg[2] (SDFCNQD0HPBWP)
  Input location: (22.9138,39.0981)
  Legal location: (25.4,40)
  Displacement:   2.645 um ( 1.32 row height)
Cell: place_optoptlc_90 (TIELHPBWP)
  Input location: (29.6,40)
  Legal location: (31.2,40)
  Displacement:   1.600 um ( 0.80 row height)
Cell: reg_data_reg[14] (SDFCND0HPBWP)
  Input location: (54.039,27.4269)
  Legal location: (54,26)
  Displacement:   1.427 um ( 0.71 row height)
Cell: reg_data_reg[15] (SDFCND0HPBWP)
  Input location: (52.8096,36.6409)
  Legal location: (52.8,38)
  Displacement:   1.359 um ( 0.68 row height)
Cell: ctmi_714 (AO22D0HPBWP)
  Input location: (22.3881,22.9788)
  Legal location: (21.8,22)
  Displacement:   1.142 um ( 0.57 row height)
Cell: reg_data_reg[5] (SDFCND0HPBWP)
  Input location: (24.6449,12.8306)
  Legal location: (25.4,12)
  Displacement:   1.123 um ( 0.56 row height)
Cell: ctmi_648 (AOI22D0HPBWP)
  Input location: (34.9954,17.0604)
  Legal location: (34.4,18)
  Displacement:   1.112 um ( 0.56 row height)
Cell: reg_data_reg[7] (SDFCND0HPBWP)
  Input location: (23.7935,25.086)
  Legal location: (23.8,24)
  Displacement:   1.086 um ( 0.54 row height)
Cell: ctmi_686 (OAI22D0HPBWP)
  Input location: (47.7919,15.0632)
  Legal location: (47.8,14)
  Displacement:   1.063 um ( 0.53 row height)
Cell: ctmi_578 (MUX2ND0HPBWP)
  Input location: (42.3501,16.7307)
  Legal location: (41.6,16)
  Displacement:   1.047 um ( 0.52 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2025-05-25 01:03:49 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2025-05-25 01:03:50 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0245 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbc3113f8): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbc3113f8): 108
Total 0.0039 seconds to load 433 cell instances into cellmap
Moveable cells: 212; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1264, cell height 2.0000, cell area 4.2528 for total 212 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
INFO: total number of constant pins: 57
INFO: constant pins which are scan-pins: 56
INFO: constant pins that are not scan-pins: 1

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250

Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0              253              253           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         -        901.60    20656.37         212              0.02      1250
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         -        901.20    20650.93         212              0.02      1250
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         -        901.20    20650.93         212              0.02      1250
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         -        900.80    20641.65         214              0.02      1250
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         -        900.80    20641.65         214              0.02      1250
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00011337 cumPct:    45.93 estdown: 0.00013345 cumUp:    4 numDown:   28 status= valid
Knee-Processing :  cumEst: 0.00024682 cumPct:   100.00 estdown: 0.00000000 cumUp:  181 numDown:    0 status= valid

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
LAO is disable, refresh para
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0              255              255           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         -        900.40    20611.48         214              0.02      1250
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0        900.40    20611.48         214              0.02      1250
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00      0.00         0        900.40    20611.48         214              0.02      1250
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00      0.00         0        900.40    20611.48         214              0.02      1250

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0        900.40    20611.48         214              0.02      1250

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2025-05-25 01:03:58 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)


Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0        900.40    20611.48         214              0.02      1250


Compile-fusion optimization complete                 0.00        0.00      0.00         0        900.40    20611.48         214              0.02      1250
Information: The net parasitics of block top are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106891890558  9.863420549853  6.078144164085  2.744208341123  8.318116804907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.965955131619  2.700139483883  3.840471264440  3.750206053169  7.663459042299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.336491035343  5.867699880510  7.173815585364  9.669819999761  7.591488547087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.276773116754  4.570736702951  5.624899008820  7.826857253678  4.759134618263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.488006459206  9.584552518644  2.041748587119  3.921160867338  0.650489882345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.609158892323  8.244453843455  3.504891905451  1.682716012888  7.173434918510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.641387836470  1.017021192401  5.811530866269  5.826730883342  4.349384492435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.806188004617  1.265390101198  0.417781513533  1.833872465081  6.448558937188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.553154516096  2.300598351513  0.754606230179  1.961421411696  2.781304541418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.301975725718  7.452788355091  1.902848124529  5.623407259547  7.269364208696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.289232301517  7.540491197493  0.000374517956  5.833784556721  4.754588489445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.223281565817  4.029609463130  9.406680296875  2.789964661318  0.723295614657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.058772677337  7.977140152172  5.095818259611  1.512371470128  7.396893920513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.280695714989  5.817918472995  2.343550322627  0.037326705045  0.494781440392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.530639265266  6.652909067635  4.022416251365  6.796621502757  0.618563811981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.541085213113  9.244442359908  4.051612109534  5.907689219704  1.709513291590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.639617743095  9.532797501882  6.656283509097  9.409795558072  6.136994313139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.784169619450  9.141618184504  1.286614002201  9.569284260313  2.585845702480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.126280413199  5.316600020763  7.270133530810  7.178452560747  1.109986051474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.644500994989  9.208454017848  1.495138946745  7.734047317127  4.721422181592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.158430758268  6.976640592845  5.921008880218  9.647382389440  1.463833753161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.312421144837  3.986333929874  1.607833796408  5.274420834112  3.831812860490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.098334552536  4.270004884380  1.384066406444  0.375020605316  9.766346184229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.335404788251  4.586750913164  2.717300838536  4.966981999976  1.759149034708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.129432996392  5.457064605308  3.562408280882  0.782685725367  8.475914641826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.740665220647  7.958446286977  6.204193138711  9.392116086733  8.065049168234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.462770464959  4.824436319458  7.350408470545  1.168271601288  8.717344671851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.066993368364  1.101793144353  3.581172366626  9.582673088334  2.434939629243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.282473485188  8.126520045222  0.041797431353  3.183387246508  1.644856073718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.157170036326  7.230040860264  5.075489903017  9.196142141169  6.278131634141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.332952157298  9.745269860612  3.190203192452  9.562340725954  7.726937600869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.920788815878  8.754030144852  5.000056731795  6.583378455672  1.475459028944
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0  20611.484
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    223.046
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  20611.484       900.40        214          0         13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  20611.484       900.40        214

Compile-fusion command complete                CPU:    86 s (  0.02 hr )  ELAPSE:    87 s (  0.02 hr )  MEM-PEAK:  1250 MB
Compile-fusion command statistics  CPU=12 sec (0.00 hr) ELAPSED=12 sec (0.00 hr) MEM-PEAK=1.221 GB

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2025-05-25 01:03:58 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 8 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:    10    10  0 OPT-069   WARNING   Warning: Skipping pin tapfiller!TAPCELLHPBWP!9/VDD. Reason -... (MSG-3032)
Information:     1     1  0 ZRT-763   WARNING   Warning: Cell ctmi_659 is placed overlapping with other cell... (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    54    27  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    92    65  0        8  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 65 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

Information: The net parasitics of block top are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 14 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:    12    12  3 SQM-1067  WARNING   Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:    10    10  0 OPT-069   WARNING   Warning: Skipping pin tapfiller!TAPCELLHPBWP!9/VDD. Reason -... (MSG-3032)
Information:     1     1  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     1     1  0 ZRT-763   WARNING   Warning: Cell ctmi_659 is placed overlapping with other cell... (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:     1     1  0 NEX-001   WARNING   Warning: Technology layer 'AP' setting 'routing-direction' i... (MSG-3032)
Information:    54    54  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   110   110  3       14  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 110 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to initial_opto' (FLW-8001)
Information: Time: 2025-05-25 01:03:58 / Session: 0.02 hr / Command: 0.02 hr / Memory: 1251 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB
1
#### ----- Classic place_opt flow ----- ####
# This part is not necessary, is just an example BUT AKS PABLO ABOUT IT JUST IN CASE -------------
# Reset the previous placement
#reset_placement
# New placement 
#create_placement \
#	-timing_driven \
#	-congestion \
#	-congestion_effort medium \
#	-buffering_aware_timing_driven
# Fix placement
#legalize_placement 
# Optimize tha placement
#place_opt
# Analyze the design
#check_legality 
#report_congestion 
#report_utilization
#collect_reports classic_place_opt_flow
#### --------------------------------------------------------------------------------------------
#### -----  Unified place_opt flow ----- ####
# Reset the previous placement
#reset_placement
# Suppress known warnings 
suppress_message SQM-1067
# Final optimization of the placement
compile_fusion -to final_opto
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to final_opto' (FLW-8000)
Information: Time: 2025-05-25 01:03:58 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
CPU Load: 5%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: Timer using 1 threads
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2025-05-25 01:03:59 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2025-05-25 01:03:59 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2025-05-25 01:03:59 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 01:03:59 / Session: 0.02 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
Information: Register Bits Before Sharing = 28, After Sharing = 28, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 01:04:03 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2025-05-25 01:04:03 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
Information: Extraction observers are detached as design net change threshold is reached.
Information: Timer using 1 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2025-05-25 01:04:03 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2025-05-25 01:04:03 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2025-05-25 01:04:03 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)

Information: Register Bits Before Sharing = 28, After Sharing = 28, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 01:04:03 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 01:04:03 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |             28 |         28
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -        894.40           -         209              0.03      1250
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2025-05-25 01:04:03 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12     1  3 SQM-1067  OFF-      Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... NOTE: default level: WARNING (MSG-3032)
Information:     2     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Warning: >>>>>>> Notice:    1 messages were downgraded (MSG-2104)
Information:    16     3  3        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 3 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2025-05-25 01:04:03 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-05-25 01:04:04 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |             28 |         28
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-05-25 01:04:04 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 01:04:04 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 01:04:05 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2025-05-25 01:04:05 / Session: 0.03 hr / Command: 0.00 hr / Memory: 1251 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2025-05-25 01:04:19 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 01:04:23 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 01:04:23 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2025-05-25 01:04:23 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user           1768   { {10 10} {10 44} {62 44} {62 10} }
die             user           3888   { {0 0} {0 54} {72 54} {72 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                   40                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2025-05-25 01:04:23 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2025-05-25 01:04:23 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 249
Timing factor = 1
Non-default weight range: (0.916751, 2.75025)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.37998e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2025-05-25 01:04:24 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 01:04:25 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 01:04:25 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2025-05-25 01:04:25 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2025-05-25 01:04:25 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 01:04:25 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 01:04:27 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-05-25 01:04:27 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-05-25 01:04:27 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-05-25 01:04:27 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core            user           1768   { {10 10} {10 44} {62 44} {62 10} }
die             user           3888   { {0 0} {0 54} {72 54} {72 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                   40                 0                 0                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-05-25 01:04:27 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -        902.00           -         208              0.03      1250
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2025-05-25 01:04:27 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12     9  3 SQM-1067  OFF-      Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... NOTE: default level: WARNING (MSG-3032)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    69    15  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Warning: >>>>>>> Notice:    1 messages were downgraded (MSG-2104)
Information:    85    26  1        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 26 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2025-05-25 01:04:27 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 1 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-05-25 01:04:28 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
****** eLpp weights (no caps)
Number of nets: 249, of which 247 non-clock nets
Number of nets with 0 toggle rate: 37
Max toggle rate = 0.2, average toggle rate = 0.00746235
Max non-clock toggle rate = 0.0204895
eLpp weight range = (0, 26.8012)
*** 3 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 249
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.834748, 3.51487)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
Information: Coarse placer weighted wire length estimate = 4.11576e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 249, of which 247 non-clock nets
Number of nets with 0 toggle rate: 37
Max toggle rate = 0.2, average toggle rate = 0.00746235
Max non-clock toggle rate = 0.0204895
eLpp weight range = (0, 26.8012)
*** 3 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 249
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.834748, 3.51487)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'cornerSS' for buffer aware analysis.
DTDP placement: scenario=scenarioSS
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 0 sequential cells for slack balancing.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.36313e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-05-25 01:04:30 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Placing unplaced pins (AFP-1007)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2025-05-25 01:04:30 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    76     7  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    76     7  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 7 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2025-05-25 01:04:30 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 1 threads
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0245 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9efc5bd8): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9efc5bd8): 108
Total 0.0038 seconds to load 429 cell instances into cellmap, 208 cells are off site row
Moveable cells: 208; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1683, cell height 2.0000, cell area 4.3365 for total 208 placed and application fixed cells
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-05-25 01:04:35 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
min assign layer = M2
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 249 None; 0 M4; 0 Total
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 1 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (898.573853)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            1            1
------------ ------------ ------------
      Total:            1            1
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: 249 None; 0 M4; 0 Total
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
WINFO: 249 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.30 sec ELAPSE 0 hr : 0 min : 0.30 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1280712 K / inuse 1066104 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        907.60    22468.95         208              0.03      1250
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-05-25 01:04:36 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2025-05-25 01:04:36 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    81     5  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    81     5  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 5 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2025-05-25 01:04:36 / Session: 0.03 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 1 threads
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0245 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

compile command begin                   CPU:   125 s (  0.03 hr )  ELAPSE:   126 s (  0.04 hr )  MEM-PEAK:  1250 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:   125 s (  0.03 hr )  ELAPSE:   126 s (  0.04 hr )  MEM-PEAK:  1250 MB

compile initial QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0  22468.949
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    265.465
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22468.949       907.60        208          0         11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22468.949       907.60        208
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
compile initialization complete         CPU:   129 s (  0.04 hr )  ELAPSE:   130 s (  0.04 hr )  MEM-PEAK:  1250 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0244 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa6a398c0): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa6a398c0): 108
Total 0.0038 seconds to load 429 cell instances into cellmap, 207 cells are off site row
Moveable cells: 208; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1817, cell height 2.0000, cell area 4.3635 for total 208 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 01:04:46 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 01:04:50 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Preconditioning Placement (FLW-8000)
Information: Time: 2025-05-25 01:04:50 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 248
Timing factor = 1
Non-default weight range: (0.919397, 2.75819)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.18757e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Preconditioning Placement (FLW-8001)
Information: Time: 2025-05-25 01:04:51 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2025-05-25 01:04:51 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1251 MB (FLW-8100)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.51060', effective utilization is '0.65882'. (OPT-055)
chip utilization before DTDP: 0.66
Start Timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0266 seconds to build cellmap data
Snapped 207 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8228 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Read DB] Total (MB): Used   27  Alloctr   27  Proc 8228 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,72.00um,54.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   28  Alloctr   28  Proc 8228 
Net statistics:
Total number of nets     = 251
Number of nets to route  = 248
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 249, Total Half Perimeter Wire Length (HPWL) 4203 microns
HPWL   0 ~   50 microns: Net Count      240	Total HPWL         3552 microns
HPWL  50 ~  100 microns: Net Count        9	Total HPWL          651 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   28  Alloctr   28  Proc 8228 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
Average gCell capacity  4.58	 on layer (1)	 M1
Average gCell capacity  6.68	 on layer (2)	 M2
Average gCell capacity  7.68	 on layer (3)	 M3
Average gCell capacity  9.97	 on layer (4)	 M4
Average gCell capacity  9.96	 on layer (5)	 M5
Average gCell capacity  9.97	 on layer (6)	 M6
Average gCell capacity  9.96	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.04	 on layer (1)	 M1
Average number of tracks per gCell 10.03	 on layer (2)	 M2
Average number of tracks per gCell 10.04	 on layer (3)	 M3
Average number of tracks per gCell 10.03	 on layer (4)	 M4
Average number of tracks per gCell 10.04	 on layer (5)	 M5
Average number of tracks per gCell 10.03	 on layer (6)	 M6
Average number of tracks per gCell 10.04	 on layer (7)	 M7
Average number of tracks per gCell 2.53	 on layer (8)	 M8
Average number of tracks per gCell 2.56	 on layer (9)	 M9
Average number of tracks per gCell 0.33	 on layer (10)	 AP
Number of gCells = 9720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   28  Alloctr   29  Proc 8228 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   28  Alloctr   29  Proc 8228 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   28  Alloctr   29  Proc 8228 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  133  Proc 8244 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  132  Alloctr  133  Proc 8244 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   192 Max = 4 GRCs =   178 (9.16%)
Initial. H routing: Overflow =   158 Max = 4 (GRCs =  1) GRCs =   143 (14.71%)
Initial. V routing: Overflow =    34 Max = 4 (GRCs =  1) GRCs =    35 (3.60%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    34 Max = 4 (GRCs =  1) GRCs =    35 (3.60%)
Initial. M3         Overflow =   158 Max = 4 (GRCs =  1) GRCs =   143 (14.71%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5276.92
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1272.50
Initial. Layer M3 wire length = 302.26
Initial. Layer M4 wire length = 1265.90
Initial. Layer M5 wire length = 2436.27
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 2858
Initial. Via VIA12 count = 858
Initial. Via VIA23 count = 699
Initial. Via VIA34 count = 662
Initial. Via VIA45 count = 639
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 01:04:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  132  Alloctr  133  Proc 8244 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   201 Max = 4 GRCs =   168 (8.64%)
phase1. H routing: Overflow =   184 Max = 4 (GRCs =  3) GRCs =   146 (15.02%)
phase1. V routing: Overflow =    17 Max = 2 (GRCs =  6) GRCs =    22 (2.26%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    17 Max = 2 (GRCs =  6) GRCs =    22 (2.26%)
phase1. M3         Overflow =   184 Max = 4 (GRCs =  3) GRCs =   146 (15.02%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 5280.81
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1241.38
phase1. Layer M3 wire length = 297.86
phase1. Layer M4 wire length = 1281.32
phase1. Layer M5 wire length = 2460.24
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 2847
phase1. Via VIA12 count = 859
phase1. Via VIA23 count = 690
phase1. Via VIA34 count = 658
phase1. Via VIA45 count = 640
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  132  Alloctr  133  Proc 8244 

Congestion utilization per direction:
Average vertical track utilization   =  9.82 %
Peak    vertical track utilization   = 58.33 %
Average horizontal track utilization =  7.26 %
Peak    horizontal track utilization = 60.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc   16 
[End of Global Routing] Total (MB): Used  132  Alloctr  133  Proc 8244 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -19  Alloctr  -19  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8244 
Using per-layer congestion maps for congestion reduction.
Information: 2.16% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.60 to 0.60. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 0 out of 428 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
****** eLpp weights (with caps)
Number of nets: 248, of which 246 non-clock nets
Number of nets with 0 toggle rate: 36
Max toggle rate = 0.2, average toggle rate = 0.00749241
Max non-clock toggle rate = 0.0204895
eLpp weight range = (0, 17.7166)
*** 4 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 248
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.828223, 2.59988)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=scenarioSS
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.13792e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 207 out of 428 cells, ratio = 0.483645
Total displacement = 346.847107(um)
Max displacement = 6.447100(um), phfnr_buf_117 (60.358299, 26.618900, 0) => (60.799999, 32.624298, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.51(um)
  0 ~  20% cells displacement <=      0.78(um)
  0 ~  30% cells displacement <=      0.95(um)
  0 ~  40% cells displacement <=      1.10(um)
  0 ~  50% cells displacement <=      1.29(um)
  0 ~  60% cells displacement <=      1.66(um)
  0 ~  70% cells displacement <=      1.86(um)
  0 ~  80% cells displacement <=      2.24(um)
  0 ~  90% cells displacement <=      3.19(um)
  0 ~ 100% cells displacement <=      6.45(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2025-05-25 01:04:52 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1267 MB (FLW-8100)

Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 01:04:52 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1267 MB (FLW-8100)
COST: WSV 1
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 01:04:52 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2025-05-25 01:04:53 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
min assign layer = M2
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0243 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xc178c288): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xc178c288): 108
Total 0.0038 seconds to load 428 cell instances into cellmap, 207 cells are off site row
Moveable cells: 207; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1807, cell height 2.0000, cell area 4.3614 for total 207 placed and application fixed cells
orb constraints: using power mt scenarios
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M4
WINFO: 248 None; 0 M4; 0 Total
Found 0 buffer-tree drivers
No violators found
WINFO: 248 None; 0 M4; 0 Total
WINFO: 248 None; 0 M4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.16 sec ELAPSE 0 hr : 0 min : 0.16 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: Result of compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        902.80    21820.94         207              0.04      1266
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0246 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9f4960d8): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9f4960d8): 108
Total 0.0038 seconds to load 428 cell instances into cellmap, 207 cells are off site row
Moveable cells: 207; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1807, cell height 2.0000, cell area 4.3614 for total 207 placed and application fixed cells
INFO: total number of constant pins: 57
INFO: constant pins which are scan-pins: 56
INFO: constant pins that are not scan-pins: 1
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2025-05-25 01:04:53 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2025-05-25 01:04:53 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2025-05-25 01:04:54 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        907.60    22081.62         211              0.04      1266
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2025-05-25 01:04:54 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         0        907.60    22081.62         211              0.04      1266
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 16
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |           1 |             28 |         28
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2025-05-25 01:04:54 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Timer using 1 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106631948360  9.863429549853  6.078144364085  2.744208341123  8.318116904907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.965795289421  2.700138483883  3.840471464440  3.750206053169  7.663459142299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.336497546671  5.867699771624  7.173815785364  9.669819999761  7.591488647087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.276954373577  4.570736302951  5.624898608820  7.826857253678  4.759134518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.488287616029  9.584552118644  2.041747187119  3.921160867338  0.650489782345
Warning: By turning on the ropt.skip_final_timing_update app option, you are skipping the full timing update at the end and the final qor printing. Doing so will make all timing values from this point not up-to-date until you run a full timing update!
compile command statistics  CPU=18 sec (0.00 hr) ELAPSED=18 sec (0.00 hr) MEM-PEAK=1.236 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Compile-fusion command begin                   CPU:   144 s (  0.04 hr )  ELAPSE:   145 s (  0.04 hr )  MEM-PEAK:  1266 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:   144 s (  0.04 hr )  ELAPSE:   145 s (  0.04 hr )  MEM-PEAK:  1266 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0  22081.617
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    255.336
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  22081.617       907.60        211          0         10
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  22081.617       907.60        211
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Compile-fusion initialization complete         CPU:   147 s (  0.04 hr )  ELAPSE:   149 s (  0.04 hr )  MEM-PEAK:  1266 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2025-05-25 01:04:59 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0245 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9c04de60): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x9c04de60): 108
Total 0.0038 seconds to load 432 cell instances into cellmap, 207 cells are off site row
Moveable cells: 211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1507, cell height 2.0000, cell area 4.3014 for total 211 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00      0.00         -        907.60    22081.62         211              0.04      1266
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2025-05-25 01:04:59 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)


Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2025-05-25 01:04:59 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0243 seconds to build cellmap data
=====> Processed 48 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
        1768          432        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    432
number of references:                48
number of site rows:                 17
number of locations attempted:     3430
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         211 (2248 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.814 um ( 0.41 row height)
rms weighted cell displacement:   0.814 um ( 0.41 row height)
max cell displacement:            2.783 um ( 1.39 row height)
avg cell displacement:            0.630 um ( 0.31 row height)
avg weighted cell displacement:   0.630 um ( 0.31 row height)
number of cells moved:              171
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: p2_reg[2] (SDFCNQD0HPBWP)
  Input location: (21.8685,38.789)
  Legal location: (19.2,38)
  Displacement:   2.783 um ( 1.39 row height)
Cell: ctmi_697 (MUX3ND0HPBWP)
  Input location: (18.7156,37.748)
  Legal location: (19.4,40)
  Displacement:   2.354 um ( 1.18 row height)
Cell: ctmi_611 (CKND2D0HPBWP)
  Input location: (54.4,34)
  Legal location: (54.2,32)
  Displacement:   2.010 um ( 1.00 row height)
Cell: place_optoptlc_138 (TIELHPBWP)
  Input location: (30.6,14)
  Legal location: (30.6,12)
  Displacement:   2.000 um ( 1.00 row height)
Cell: ctmi_557 (XNR4D0HPBWP)
  Input location: (52.5905,32.1775)
  Legal location: (52.6,34)
  Displacement:   1.823 um ( 0.91 row height)
Cell: reg_data_reg[14] (SDFCND0HPBWP)
  Input location: (51.977,28.2722)
  Legal location: (52,30)
  Displacement:   1.728 um ( 0.86 row height)
Cell: reg_data_reg[5] (SDFCND0HPBWP)
  Input location: (24.1979,13.0218)
  Legal location: (25.4,14)
  Displacement:   1.550 um ( 0.77 row height)
Cell: ctmi_529 (MUX2ND0HPBWP)
  Input location: (19.3469,40)
  Legal location: (17.8,40)
  Displacement:   1.547 um ( 0.77 row height)
Cell: reg_data_reg[9] (SDFCND0HPBWP)
  Input location: (22.8155,26.6399)
  Legal location: (22.8,28)
  Displacement:   1.360 um ( 0.68 row height)
Cell: reg_data_reg[4] (SDFCND0HPBWP)
  Input location: (30.3019,14.113)
  Legal location: (31.6,14)
  Displacement:   1.303 um ( 0.65 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block top are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2025-05-25 01:04:59 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2025-05-25 01:05:00 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0249 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x909d3dd0): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x909d3dd0): 108
Total 0.0039 seconds to load 432 cell instances into cellmap
Moveable cells: 211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1308, cell height 2.0000, cell area 4.2616 for total 211 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
INFO: total number of constant pins: 57
INFO: constant pins which are scan-pins: 56
INFO: constant pins that are not scan-pins: 1

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266

Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0              252              252           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         -        899.20    20634.28         211              0.04      1266
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00018271 cumPct:    94.51 estdown: 0.00001062 cumUp:   19 numDown:   11 status= valid
Knee-Processing :  cumEst: 0.00019333 cumPct:   100.00 estdown: 0.00000000 cumUp:  178 numDown:    0 status= valid

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
LAO is disable, refresh para
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0              252              252           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         -        898.80    20604.11         211              0.04      1266
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.04      1266
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00      0.00         0        898.80    20604.11         211              0.04      1266
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00      0.00         0        898.80    20604.11         211              0.04      1266

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.04      1266

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2025-05-25 01:05:08 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)


Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.04      1266


Compile-fusion optimization complete                 0.00        0.00      0.00         0        898.80    20604.11         211              0.04      1266
Information: The net parasitics of block top are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106878961642  9.863429258749  6.078144064085  2.744208341123  8.318116604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.965932202703  2.700138192779  3.840471164440  3.750206053169  7.663459842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.336499825174  5.867688651623  7.173815485364  9.669819999761  7.591488347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.276771906585  4.570725573064  5.624899908820  7.826857253678  4.759134418263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.488004249037  9.584541389757  2.041748487119  3.921160867338  0.650489682345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.609156682154  8.244442614568  3.504891805451  1.682716012888  7.173434718510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.641385626201  1.017010963514  5.811530766269  5.826730883342  4.349384292435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.806186894448  1.265389972201  0.417781413533  1.833872465081  6.448558737188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.553152306827  2.300587122626  0.754606130179  1.961421411696  2.781304341418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.301973515549  7.452777126104  1.902848024529  5.623407259547  7.269364008696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.289230191348  7.540480968506  0.000374417956  5.833784556721  4.754588289445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.223289355648  4.029698234243  9.406680196875  2.789964661318  0.723295414657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.058770467168  7.977139923285  5.095818159611  1.512371470128  7.396893720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.280693504710  5.817907243008  2.343550222627  0.037326705045  0.494781240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.530637055097  6.652998838748  4.022416151365  6.796621502757  0.618563611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.541083003944  9.244431120011  4.051612009534  5.907689219704  1.709513091590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.639615533826  9.532786372995  6.656283409097  9.409795558072  6.136994113139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.784167409281  9.141607955617  1.286614902201  9.569284260313  2.585845502480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.126285832558  5.316699779651  7.270133430810  7.178452560747  1.109986851474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.644505313348  9.208443766736  1.495138846745  7.734047317127  4.721422981592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.158436005742  6.976639392845  5.921008580218  9.647382389440  1.463833453161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.312427491311  3.986322729874  1.607833496408  5.274420834112  3.831812560490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.098333825427  4.270093613277  1.384066106444  0.375020605316  9.766346884229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.335403051142  4.586749742051  2.717300538536  4.966981999976  1.759149734708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.129431269283  5.457053434295  3.562408980882  0.782685725367  8.475914341826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.740664593538  7.958435015864  6.204193838711  9.392116086733  8.065049868234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.462779737840  4.824425148345  7.350408170545  1.168271601288  8.717344371851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.066992631255  1.101782973240  3.581172066626  9.582673088334  2.434939329243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.282472758079  8.126519874119  0.041797131353  3.183387246508  1.644856773718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.157179309217  7.230039699151  5.075489603017  9.196142141169  6.278131334141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.332951420189  9.745258699509  3.190203892452  9.562340725954  7.726937300869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.920787188769  8.754029973749  5.000056431795  6.583378455672  1.475459728944
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0  20604.113
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    222.735
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  20604.113       898.80        211          0         10
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  20604.113       898.80        211

Compile-fusion command complete                CPU:   156 s (  0.04 hr )  ELAPSE:   157 s (  0.04 hr )  MEM-PEAK:  1266 MB
Compile-fusion command statistics  CPU=12 sec (0.00 hr) ELAPSED=12 sec (0.00 hr) MEM-PEAK=1.236 GB

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2025-05-25 01:05:08 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 6 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    30    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     2     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     6     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:    14     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:   108    27  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   162    54  0        6  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 54 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2025-05-25 01:05:08 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -        898.80    20604.11         211              0.04      1266


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2025-05-25 01:05:09 / Session: 0.04 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion command begin                   CPU:   157 s (  0.04 hr )  ELAPSE:   158 s (  0.04 hr )  MEM-PEAK:  1266 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   157 s (  0.04 hr )  ELAPSE:   158 s (  0.04 hr )  MEM-PEAK:  1266 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0  20604.113
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    222.735
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  20604.113       898.80        211          0         10
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  20604.113       898.80        211
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Compile-fusion initialization complete         CPU:   160 s (  0.04 hr )  ELAPSE:   162 s (  0.04 hr )  MEM-PEAK:  1266 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa460b908): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa460b908): 108
Total 0.0038 seconds to load 432 cell instances into cellmap
Moveable cells: 211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1299, cell height 2.0000, cell area 4.2597 for total 211 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2025-05-25 01:05:15 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)


Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-05-25 01:05:15 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0240 seconds to build cellmap data
Snapped 211 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8244 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   19  Alloctr   19  Proc    0 
[End of Read DB] Total (MB): Used   27  Alloctr   27  Proc 8244 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,72.00um,54.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   27  Alloctr   28  Proc 8244 
Net statistics:
Total number of nets     = 254
Number of nets to route  = 252
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 252, Total Half Perimeter Wire Length (HPWL) 4242 microns
HPWL   0 ~   50 microns: Net Count      244	Total HPWL         3671 microns
HPWL  50 ~  100 microns: Net Count        8	Total HPWL          571 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   27  Alloctr   28  Proc 8244 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
Average gCell capacity  4.65	 on layer (1)	 M1
Average gCell capacity  6.68	 on layer (2)	 M2
Average gCell capacity  7.68	 on layer (3)	 M3
Average gCell capacity  9.97	 on layer (4)	 M4
Average gCell capacity  9.96	 on layer (5)	 M5
Average gCell capacity  9.97	 on layer (6)	 M6
Average gCell capacity  9.96	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.04	 on layer (1)	 M1
Average number of tracks per gCell 10.03	 on layer (2)	 M2
Average number of tracks per gCell 10.04	 on layer (3)	 M3
Average number of tracks per gCell 10.03	 on layer (4)	 M4
Average number of tracks per gCell 10.04	 on layer (5)	 M5
Average number of tracks per gCell 10.03	 on layer (6)	 M6
Average number of tracks per gCell 10.04	 on layer (7)	 M7
Average number of tracks per gCell 2.53	 on layer (8)	 M8
Average number of tracks per gCell 2.56	 on layer (9)	 M9
Average number of tracks per gCell 0.33	 on layer (10)	 AP
Number of gCells = 9720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   28  Alloctr   28  Proc 8244 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   28  Alloctr   28  Proc 8244 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   28  Alloctr   28  Proc 8244 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  132  Alloctr  132  Proc 8244 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  132  Alloctr  133  Proc 8244 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   196 Max = 4 GRCs =   181 (9.31%)
Initial. H routing: Overflow =   156 Max = 4 (GRCs =  1) GRCs =   139 (14.30%)
Initial. V routing: Overflow =    40 Max = 4 (GRCs =  1) GRCs =    42 (4.32%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    40 Max = 4 (GRCs =  1) GRCs =    42 (4.32%)
Initial. M3         Overflow =   156 Max = 4 (GRCs =  1) GRCs =   139 (14.30%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 5433.61
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1251.80
Initial. Layer M3 wire length = 274.48
Initial. Layer M4 wire length = 1385.41
Initial. Layer M5 wire length = 2521.92
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 2969
Initial. Via VIA12 count = 901
Initial. Via VIA23 count = 732
Initial. Via VIA34 count = 677
Initial. Via VIA45 count = 659
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 01:05:16 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 27 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  132  Alloctr  133  Proc 8244 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   205 Max = 5 GRCs =   171 (8.80%)
phase1. H routing: Overflow =   184 Max = 5 (GRCs =  1) GRCs =   140 (14.40%)
phase1. V routing: Overflow =    21 Max = 2 (GRCs =  4) GRCs =    31 (3.19%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    21 Max = 2 (GRCs =  4) GRCs =    31 (3.19%)
phase1. M3         Overflow =   184 Max = 5 (GRCs =  1) GRCs =   140 (14.40%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 5353.91
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1152.66
phase1. Layer M3 wire length = 268.96
phase1. Layer M4 wire length = 1412.19
phase1. Layer M5 wire length = 2520.10
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 2942
phase1. Via VIA12 count = 903
phase1. Via VIA23 count = 714
phase1. Via VIA34 count = 670
phase1. Via VIA45 count = 655
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  132  Alloctr  133  Proc 8244 

Congestion utilization per direction:
Average vertical track utilization   = 10.07 %
Peak    vertical track utilization   = 56.00 %
Average horizontal track utilization =  7.36 %
Peak    horizontal track utilization = 55.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Global Routing] Total (MB): Used  132  Alloctr  133  Proc 8244 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -19  Alloctr  -19  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8244 
Using per-layer congestion maps for congestion reduction.
Information: 2.78% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.60 to 0.60. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario scenarioSS timingCorner cornerSS
INFO: Using corner cornerFF for worst leakage corner
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
ORB: Nominal = 0.0586595  Design MT = inf  Target = 0.3301510 (5.628 nominal)  MaxRC = 0.189509
ORB: Fast Target = 0.114003 ( 1.943 nominal )
ORB: stageDelay=0.17419, stageLength=5470569
nplLib: default vr hor dist = 1094
nplLib: default vr ver dist = 1094
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
****** eLpp weights (with caps)
Number of nets: 252, of which 250 non-clock nets
Number of nets with 0 toggle rate: 40
Max toggle rate = 0.2, average toggle rate = 0.00737348
Max non-clock toggle rate = 0.0204895
eLpp weight range = (0, 18.2094)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 252
Amt power = 0.1
Non-default weight range: (0.9, 6.72094)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=scenarioSS
Information: The net parasitics of block top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 4.89987e+07
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
INFO: creating 6(r) x 8(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9fe2a8d0): 48
INFO: creating 6(r) x 8(c) GridCells YDim 10 XDim 10
INFO: number of GridCells (0x9fe2a8d0): 48
Total 0.0038 seconds to load 432 cell instances into cellmap, 211 cells are off site row
Moveable cells: 211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1299, cell height 2.0000, cell area 4.2597 for total 211 placed and application fixed cells
INFO: total number of constant pins: 57
INFO: constant pins which are scan-pins: 56
INFO: constant pins that are not scan-pins: 1
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 22 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 324 vias out of 404 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0240 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 48 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
        1768          432        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    432
number of references:                48
number of site rows:                 17
number of locations attempted:     3412
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         211 (2247 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.681 um ( 0.34 row height)
rms weighted cell displacement:   0.681 um ( 0.34 row height)
max cell displacement:            2.000 um ( 1.00 row height)
avg cell displacement:            0.592 um ( 0.30 row height)
avg weighted cell displacement:   0.592 um ( 0.30 row height)
number of cells moved:              210
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: place_optoptlc_158 (TIELHPBWP)
  Input location: (31.8,14)
  Legal location: (31.8,12)
  Displacement:   2.000 um ( 1.00 row height)
Cell: p2_reg[2] (SDFCNQD0HPBWP)
  Input location: (21.0644,38.2506)
  Legal location: (19.2,38)
  Displacement:   1.881 um ( 0.94 row height)
Cell: place_optoptlc_156 (TIELHPBWP)
  Input location: (12.2,28)
  Legal location: (11,28)
  Displacement:   1.200 um ( 0.60 row height)
Cell: ctmi_679 (OAI22D0HPBWP)
  Input location: (17.465,15.0036)
  Legal location: (17,14)
  Displacement:   1.106 um ( 0.55 row height)
Cell: ctmi_664 (AOI22D0HPBWP)
  Input location: (59.3887,29.0914)
  Legal location: (58.8,30)
  Displacement:   1.083 um ( 0.54 row height)
Cell: ctmi_579 (NR2D0HPBWP)
  Input location: (44.3599,19.0637)
  Legal location: (44.4,18)
  Displacement:   1.064 um ( 0.53 row height)
Cell: ctmi_577 (NR3D0HPBWP)
  Input location: (47.2421,21.0126)
  Legal location: (47,20)
  Displacement:   1.041 um ( 0.52 row height)
Cell: ctmi_529 (MUX2ND0HPBWP)
  Input location: (19.1251,37.0369)
  Legal location: (19.2,36)
  Displacement:   1.040 um ( 0.52 row height)
Cell: reg_data_reg[3] (SDFCND0HPBWP)
  Input location: (36.8744,13.0244)
  Legal location: (36.8,12)
  Displacement:   1.027 um ( 0.51 row height)
Cell: ctmi_665 (MOAI22D0HPBWP)
  Input location: (52.0816,23.0262)
  Legal location: (52.4,24)
  Displacement:   1.025 um ( 0.51 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 210 out of 432 cells, ratio = 0.486111
Total displacement = 133.829407(um)
Max displacement = 2.115000(um), p2_reg[2] (21.064400, 38.250599, 0) => (19.200001, 40.000000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.27(um)
  0 ~  30% cells displacement <=      0.36(um)
  0 ~  40% cells displacement <=      0.52(um)
  0 ~  50% cells displacement <=      0.61(um)
  0 ~  60% cells displacement <=      0.74(um)
  0 ~  70% cells displacement <=      0.84(um)
  0 ~  80% cells displacement <=      0.97(um)
  0 ~  90% cells displacement <=      1.10(um)
  0 ~ 100% cells displacement <=      2.12(um)
Information: The net parasitics of block top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-05-25 01:05:17 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)



Compile-fusion optimization complete                 0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106630211251  9.863418378740  6.078144064085  2.744208341123  8.318116604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.965794552312  2.700127212770  3.840471164440  3.750206053169  7.663459842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.336496819562  5.867688500511  7.173815485364  9.669819999761  7.591488347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.276778990973  4.570725422952  5.624899908820  7.826857253678  4.759134418263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.488001233425  9.584541238645  2.041748487119  3.921160867338  0.650489682345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.609153676542  8.244442563456  3.504891805451  1.682716012888  7.173434718510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.641382610699  1.017010812402  5.811530766269  5.826730883342  4.349384292435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.806183888836  1.265389821199  0.417781413533  1.833872465081  6.448558737188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.553159390215  2.300587071514  0.754606130179  1.961421411696  2.781304341418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.301970509937  7.452777075092  1.902848024529  5.623407259547  7.269364008696

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0  20604.113
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    222.735
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  20604.113       898.80        211          0         10
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  20604.113       898.80        211

Compile-fusion command complete                CPU:   165 s (  0.05 hr )  ELAPSE:   166 s (  0.05 hr )  MEM-PEAK:  1266 MB
Compile-fusion command statistics  CPU=8 sec (0.00 hr) ELAPSED=8 sec (0.00 hr) MEM-PEAK=1.236 GB

Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2025-05-25 01:05:17 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     9     3  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:     2     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    17     2  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:   110     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   138     9  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 9 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2025-05-25 01:05:17 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-05-25 01:05:17 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   165 s (  0.05 hr )  ELAPSE:   167 s (  0.05 hr )  MEM-PEAK:  1266 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -        -          -      -        0     0.0000        0  20604.113
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    222.735
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  20604.113       898.80        211          0         10
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  20604.113       898.80        211
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Compile-fusion initialization complete         CPU:   169 s (  0.05 hr )  ELAPSE:   170 s (  0.05 hr )  MEM-PEAK:  1266 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa45d7128): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xa45d7128): 108
Total 0.0039 seconds to load 432 cell instances into cellmap
Moveable cells: 211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1299, cell height 2.0000, cell area 4.2597 for total 211 placed and application fixed cells
Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (27/4)
INFO: Derive col count 9 from GR congestion map (36/4)
Convert timing mode ...
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  2         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 20 Iter  3         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 20 Iter  4         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 20 Iter  5         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioSS'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'scenarioFF'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  6         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 20 Iter  7         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 20 Iter  8         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 20 Iter  9         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 20 Iter 10         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 20 Iter 11         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (27/4)
INFO: Derive col count 9 from GR congestion map (36/4)
Convert timing mode ...
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (27/4)
INFO: Derive col count 9 from GR congestion map (36/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0              252              252           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
INFO: New Levelizer turned on
Compile-fusion optimization Phase 26 Iter  2         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.9000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00018271 cumPct:    94.51 estdown: 0.00001062 cumUp:   19 numDown:   11 status= valid
Knee-Processing :  cumEst: 0.00019333 cumPct:   100.00 estdown: 0.00000000 cumUp:  178 numDown:    0 status= valid

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (27/4)
INFO: Derive col count 9 from GR congestion map (36/4)
Convert timing mode ...
Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Compile-fusion optimization Phase 31 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Compile-fusion optimization Phase 33 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-05-25 01:05:27 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-05-25 01:05:27 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    174 s ( 0.05 hr) ELAPSE :    176 s ( 0.05 hr) MEM-PEAK :  1266 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    174 s ( 0.05 hr) ELAPSE :    176 s ( 0.05 hr) MEM-PEAK :  1266 Mb
Compile-fusion optimization Phase 36 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 22 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 324 vias out of 404 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0246 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 48 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
        1768          432        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    432
number of references:                48
number of site rows:                 17
number of locations attempted:     2968
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         211 (2247 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_714 (AO22D0HPBWP)
  Input location: (19,22)
  Legal location: (19,22)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_713 (AO22D0HPBWP)
  Input location: (17.8,28)
  Legal location: (17.8,28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_708 (AO22D0HPBWP)
  Input location: (40.2,30)
  Legal location: (40.2,30)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_712 (AO22D0HPBWP)
  Input location: (21.2,30)
  Legal location: (21.2,30)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_40 (AN4D0HPBWP)
  Input location: (35.4,28)
  Legal location: (35.4,28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_711 (AO22D0HPBWP)
  Input location: (16.2,32)
  Legal location: (16.2,32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_710 (AO22D0HPBWP)
  Input location: (27.2,36)
  Legal location: (27.2,36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_707 (AO22D0HPBWP)
  Input location: (50.4,30)
  Legal location: (50.4,30)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_709 (AO22D0HPBWP)
  Input location: (33,36)
  Legal location: (33,36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_715 (AO22D0HPBWP)
  Input location: (17,22)
  Legal location: (17,22)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-05-25 01:05:27 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-05-25 01:05:27 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL3.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0241 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbaac1440): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xbaac1440): 108
Total 0.0038 seconds to load 432 cell instances into cellmap
Moveable cells: 211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1299, cell height 2.0000, cell area 4.2597 for total 211 placed and application fixed cells
Compile-fusion optimization Phase 40 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (27/4)
INFO: Derive col count 9 from GR congestion map (36/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        394.3          0.0              252              252           0
M4                          399.6         39.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


CCL: Total Usage Adjustment : 1
INFO: Derive row count 6 from GR congestion map (27/4)
INFO: Derive col count 9 from GR congestion map (36/4)
Convert timing mode ...
Compile-fusion optimization Phase 41 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 41 Iter  2         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 41 Iter  3         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 41 Iter  4         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Compile-fusion optimization Phase 41 Iter  5         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Compile-fusion optimization Phase 42 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Compile-fusion optimization Phase 43 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M5
new cutoff lpd: 2.83746e-05
maxCornerId = 2
corner=cornerSS, tran factor=1.0000 (0.3302 / 0.3302)
corner=cornerFF, tran factor=0.9350 (0.3087 / 0.3302)
bmap: stepx = stepy = 100000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 43 Iter  2         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Information: Ending   compile_fusion / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-05-25 01:05:28 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-05-25 01:05:28 / Session: 0.05 hr / Command: 0.02 hr / Memory: 1267 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    176 s ( 0.05 hr) ELAPSE :    177 s ( 0.05 hr) MEM-PEAK :  1266 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    176 s ( 0.05 hr) ELAPSE :    177 s ( 0.05 hr) MEM-PEAK :  1266 Mb
Compile-fusion optimization Phase 46 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 22 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 324 vias out of 404 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0242 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 48 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
        1768          432        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    432
number of references:                48
number of site rows:                 17
number of locations attempted:     2968
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         211 (2247 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_714 (AO22D0HPBWP)
  Input location: (19,22)
  Legal location: (19,22)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_713 (AO22D0HPBWP)
  Input location: (17.8,28)
  Legal location: (17.8,28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_708 (AO22D0HPBWP)
  Input location: (40.2,30)
  Legal location: (40.2,30)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_712 (AO22D0HPBWP)
  Input location: (21.2,30)
  Legal location: (21.2,30)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_40 (AN4D0HPBWP)
  Input location: (35.4,28)
  Legal location: (35.4,28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_711 (AO22D0HPBWP)
  Input location: (16.2,32)
  Legal location: (16.2,32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_710 (AO22D0HPBWP)
  Input location: (27.2,36)
  Legal location: (27.2,36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_707 (AO22D0HPBWP)
  Input location: (50.4,30)
  Legal location: (50.4,30)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_709 (AO22D0HPBWP)
  Input location: (33,36)
  Legal location: (33,36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_715 (AO22D0HPBWP)
  Input location: (17,22)
  Legal location: (17,22)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-05-25 01:05:29 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1267 MB (FLW-8100)

INFO: Enabled CLO at stage after_LGL4.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0240 seconds to build cellmap data
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xb8c2c4c8): 108
INFO: creating 9(r) x 12(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0xb8c2c4c8): 108
Total 0.0038 seconds to load 432 cell instances into cellmap
Moveable cells: 211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 221
Average cell width 2.1299, cell height 2.0000, cell area 4.2597 for total 211 placed and application fixed cells
Compile-fusion optimization Phase 49 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Compile-fusion optimization Phase 50 Iter  1         0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266

Information: Ending   compile_fusion / final_opto (FLW-8001)
Information: Time: 2025-05-25 01:05:29 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1267 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    23     6  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:   119     9  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:   148    19  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 19 error&warning MSGs observed during compile_fusion / final_opto (MSG-3103)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (620000 440000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Compile-fusion optimization complete                 0.00        0.00      0.00         0        898.80    20604.11         211              0.05      1266
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.106630211251  9.863418378740  6.078144064085  2.744208341123  8.318116604907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.965794552312  2.700127212770  3.840471164440  3.750206053169  7.663459842299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.336496819562  5.867688500511  7.173815485364  9.669819999761  7.591488347087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.276778990973  4.570725422952  5.624899908820  7.826857253678  4.759134418263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.488001233425  9.584541238645  2.041748487119  3.921160867338  0.650489682345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.609153676542  8.244442563456  3.504891805451  1.682716012888  7.173434718510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.641382610699  1.017010812402  5.811530766269  5.826730883342  4.349384292435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.806183888836  1.265389821199  0.417781413533  1.833872465081  6.448558737188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.553159390215  2.300587071514  0.754606130179  1.961421411696  2.781304341418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.301970509937  7.452777075092  1.902848024529  5.623407259547  7.269364008696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.289237185736  7.540480817494  0.000374417956  5.833784556721  4.754588289445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.223286349036  4.029698183131  9.406680196875  2.789964661318  0.723295414657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.058777451556  7.977139872173  5.095818159611  1.512371470128  7.396893720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.280690598108  5.817907192996  2.343550222627  0.037326705045  0.494781240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.530634049485  6.652998787636  4.022416151365  6.796621502757  0.618563611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.541080097332  9.244431079909  4.051612009534  5.907689219704  1.709513091590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.639612527214  9.532786221883  6.656283409097  9.409795558072  6.136994113139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.784164493679  9.141607804505  1.286614902201  9.569284260313  2.585845502480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.126285832558  5.316699779651  7.270133430810  7.178452560747  1.109986851474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.644505313348  9.208443766736  1.495138846745  7.734047317127  4.721422981592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.158436005742  6.976639392845  5.921008580218  9.647382389440  1.463833453161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.312427491311  3.986322729874  1.607833496408  5.274420834112  3.831812560490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.098333825427  4.270093613277  1.384066106444  0.375020605316  9.766346884229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.335403051142  4.586749742051  2.717300538536  4.966981999976  1.759149734708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.129431269283  5.457053434295  3.562408980882  0.782685725367  8.475914341826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.740664593538  7.958435015864  6.204193838711  9.392116086733  8.065049868234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.462779737840  4.824425148345  7.350408170545  1.168271601288  8.717344371851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.066992631255  1.101782973240  3.581172066626  9.582673088334  2.434939329243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.282472758079  8.126519874119  0.041797131353  3.183387246508  1.644856773718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.157179309217  7.230039699151  5.075489603017  9.196142141169  6.278131334141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.332951420189  9.745258699509  3.190203892452  9.562340725954  7.726937300869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.920787188769  8.754029973749  5.000056431795  6.583378455672  1.475459728944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.024182004199  8.402940700313  2.940687009687  5.278996466131  8.072320441465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.307631115341  8.797794879217  4.509500805961  1.151237147012  8.739680272051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.420823429006  0.581771601299  7.234374012262  7.003732670504  5.049479024039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.255827874134  7.665270760763  7.402260605136  5.679662150275  7.061857261198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.156962479929  4.924424099990  0.405180290953  4.590768921970  4.170952209159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.265725622917  6.953259514188  4.665647330909  7.940979555807  2.613690311313
Information: The net parasitics of block top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/place_opt.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  20604.113
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    222.735
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  20604.113       898.80        211          0         10
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  20604.113       898.80        211

Compile-fusion command complete                CPU:   177 s (  0.05 hr )  ELAPSE:   179 s (  0.05 hr )  MEM-PEAK:  1266 MB
Compile-fusion command statistics  CPU=12 sec (0.00 hr) ELAPSED=13 sec (0.00 hr) MEM-PEAK=1.236 GB
Information: The net parasitics of block top are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 11 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12    11  3 SQM-1067  OFF-      Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is... NOTE: default level: WARNING (MSG-3032)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     2     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     2     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    30    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     2     2  0 MSG-2104  WARNING   Warning: >>>>>>> Notice:    1 messages were downgraded (MSG-... (MSG-3032)
Information:     2     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     9     6  0 ZRT-026   WARNING   Warning: Layer M9 pitch 0.800 may be too small: wire/via-dow... (MSG-3032)
Information:     6     6  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    23    16  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:   119    65  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Warning: >>>>>>> Notice:    1 messages were downgraded (MSG-2104)
Information:   213   127  3       11  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 127 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -to final_opto' (FLW-8001)
Information: Time: 2025-05-25 01:05:30 / Session: 0.05 hr / Command: 0.03 hr / Memory: 1267 MB (FLW-8100)
CPU Load: 4%, Ram Free: 0 GB, Swap Free: 6 GB, Work Disk Free: 217 GB, Tmp Disk Free: 53 GB
Information: Running auto PG connection. (NDM-099)
1
# Connect PG nets
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
# Analyze the design
check_legality
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 22 total shapes.
Layer M2: cached 0 shapes out of 4 total shapes.
Cached 324 vias out of 404 total vias.

check_legality for block design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0244 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 48 ref cells (12 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design top succeeded!


check_legality succeeded.

**************************

1
# Generate reports
report_congestion 
Warning: The congestion map is out dated. Specify -rerun_global_router option to regenerate one.

****************************************
Report : congestion
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:05:30 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |     219 |     5 |     171  ( 8.80%) |       1
H routing |     184 |     5 |     140  (14.40%) |       1
V routing |      35 |     2 |      31  ( 3.19%) |       4

1
report_utilization
****************************************
Report : report_utilization
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:05:30 2025
****************************************
Utilization Ratio:			0.5084
Utilization options:
 - Area calculation based on:		site_row of block top/place_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				1768.0000
Total Capacity Area:			1768.0000
Total Area of cells:			898.8000
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5084

0.5084
collect_reports unified_flow
Collecting reports for unified_flow stage...
Reports are generated for unified_flow stage.
#### ----- Placement blockages ----- #### (If necessary) 
#create_placement_blockage \
#	-boundary {{7.9600 8.0000} {7.9600 14.0000} {15.9520 14.0000} {15.9520 8.0000}} \
#	-type hard 
#check_legality 
#legalize_placement -incremental
# Connect PG nets
#connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
#connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
# Analyze the design
#check_legality
# Generate reports
#report_congestion 
#report_utilization
#collect_reports placement_blockage 
#### ---- Save and exit ----- ####
get_blocks -all
{top_lib:top.design top_lib:top/rtl_read.design top_lib:top/inital_syn.design top_lib:top/auto_floorplan.design top_lib:top/manual_floorplan.design top_lib:top/final_floorplan.design top_lib:top/place_opt.design}
list_blocks
Lib top_lib /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_16/FLOW/fc_flow/flow/work/top_lib tech current
  -   0 top.design May-25-01:00
  -   0 top/auto_floorplan.design May-25-01:02
  -   0 top/final_floorplan.design May-25-01:02
  -   0 top/inital_syn.design May-25-01:00
  -   0 top/manual_floorplan.design May-25-01:02
  *>  0 top/place_opt.design May-25-01:05 current
  -   0 top/rtl_read.design May-25-01:00
7
save_block
Information: Saving block 'top_lib:top/place_opt.design'
1
save_lib
Saving library 'top_lib'
1
if {[info exists ::env(NO_GUI)]} {
    exit
} else {
	gui_start
}
Maximum memory usage for this session: 1266.70 MB
Maximum memory usage for this session including child processes: 1266.70 MB
CPU usage for this session:    178 seconds (  0.05 hours)
Elapsed time for this session:    180 seconds (  0.05 hours)
Thank you for using Fusion Compiler.
