

================================================================
== Vitis HLS Report for 'STEPMUL'
================================================================
* Date:           Tue Mar 18 15:42:25 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.580 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  32.000 ns|  32.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    135|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     12|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     31|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     168|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_16ns_16ns_32_1_1_U1  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16ns_16ns_32_1_1_U2  |mul_16ns_16ns_32_1_1  |        0|   1|  0|   6|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   2|  0|  12|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------------------+-------------------------------------------+---------------------+
    |                   Instance                   |                   Module                  |      Expression     |
    +----------------------------------------------+-------------------------------------------+---------------------+
    |ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1_U3  |ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1  |  (i0 + i1) * i2 - i3|
    +----------------------------------------------+-------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |a_plus_b_fu_101_p2  |         +|   0|  0|  24|          17|          17|
    |add_ln63_fu_141_p2  |         +|   0|  0|  40|          33|          33|
    |res                 |         +|   0|  0|  71|          64|          64|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 135|         114|         114|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ac_reg_210           |  32|   0|   32|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |bd_reg_216           |  32|   0|   32|          0|
    |input1_high_reg_195  |  16|   0|   16|          0|
    |input1_low_reg_185   |  16|   0|   16|          0|
    |input2_high_reg_200  |  16|   0|   16|          0|
    |input2_low_reg_190   |  16|   0|   16|          0|
    |sub_ln63_reg_227     |  35|   0|   35|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 168|   0|  168|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       STEPMUL|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       STEPMUL|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       STEPMUL|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       STEPMUL|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       STEPMUL|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       STEPMUL|  return value|
|input1      |   in|   32|     ap_none|        input1|       pointer|
|input2      |   in|   32|     ap_none|        input2|       pointer|
|res         |  out|   64|      ap_vld|           res|       pointer|
|res_ap_vld  |  out|    1|      ap_vld|           res|       pointer|
+------------+-----+-----+------------+--------------+--------------+

