{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79992,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 7.86006e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 5.3152e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.82054e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 5.3152e-05,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 20.0192,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 90.0864,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 12.512,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 207.699,
	"finish__design__instance__count__class:multi_input_combinational_cell": 77,
	"finish__design__instance__area__class:multi_input_combinational_cell": 486.717,
	"finish__design__instance__count": 117,
	"finish__design__instance__area": 862.077,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.10064,
	"finish__clock__skew__setup": 0.008823,
	"finish__clock__skew__hold": 0.008823,
	"finish__timing__drv__max_slew_limit": 0.778297,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.833352,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000191771,
	"finish__power__switching__total": 0.000115323,
	"finish__power__leakage__total": 3.4632e-10,
	"finish__power__total": 0.000307095,
	"finish__design__io": 23,
	"finish__design__die__area": 7537.71,
	"finish__design__core__area": 6869.09,
	"finish__design__instance__count": 213,
	"finish__design__instance__area": 982.192,
	"finish__design__instance__count__stdcell": 213,
	"finish__design__instance__area__stdcell": 982.192,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.142987,
	"finish__design__instance__utilization__stdcell": 0.142987,
	"finish__design__rows": 30,
	"finish__design__rows:unithd": 30,
	"finish__design__sites": 5490,
	"finish__design__sites:unithd": 5490,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}