/***************************************************************************
*     Copyright (c) 2006-2014, Broadcom Corporation*
*     All Rights Reserved*
*     Confidential Property of Broadcom Corporation*
*
*  THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
*  AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
*  EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
*
* $brcm_Workfile: $
* $brcm_Revision: $
* $brcm_Date: $
*
* Module Description:
*
* Revision History:
*
* $brcm_Log: $
*
***************************************************************************/
/***************************************************************
*
* This file maps the power resource control to register writes.
* The templates are auto-generated by generate_chp_pwr.pl,
* but must be filled-in manually.
*
***************************************************************/

#include "bchp.h"
#include "bchp_priv.h"
#include "bdbg.h"
#include "bkni.h"

#include "bchp_clkgen.h"
#include "bchp_avs_top_ctrl.h"
#include "bchp_pm.h"

BDBG_MODULE(BCHP_PWR_IMPL);


#define BCHP_PWR_P_DIV_CONTROL(mult_reg, mult_field, prediv_reg, prediv_field, postdiv_reg, postdiv_field) \
    reg = BREG_Read32(handle->regHandle, BCHP_##mult_reg); \
    if(!set) { \
        *mult = BCHP_GET_FIELD_DATA(reg, mult_reg, mult_field); \
    } \
    reg = BREG_Read32(handle->regHandle, BCHP_##prediv_reg); \
    if(!set) { \
        *prediv = BCHP_GET_FIELD_DATA(reg, prediv_reg, prediv_field); \
    } \
    reg = BREG_Read32(handle->regHandle, BCHP_##postdiv_reg); \
    if(set) { \
        BCHP_SET_FIELD_DATA(reg, postdiv_reg, postdiv_field, *postdiv); \
        BREG_Write32(handle->regHandle, BCHP_##postdiv_reg, reg); \
    } else { \
        *postdiv = BCHP_GET_FIELD_DATA(reg, postdiv_reg, postdiv_field); \
    }


static void BCHP_PWR_P_HW_HVD0_CORE_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD0_CORE_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE_HVD0_CORE_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD0_CPU_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD0_CPU_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE_HVD0_CPU_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD0_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD0_GISB_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE_HVD0_GISB_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD0_SCB_54_108_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD0_SCB_54_108_CLK: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE_HVD0_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE_HVD0_SCB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE_HVD0_108_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD0_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD0_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SHVD0_SRAM_PDA_IN_SHVD0_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SHVD0, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_HVD1_CORE_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD1_CORE_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_HVD1_CORE_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD1_CPU_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD1_CPU_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_HVD1_CPU_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD1_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD1_GISB_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_HVD1_GISB_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD1_54_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD1_54_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_HVD1_54_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD1_SCB_108_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD1_SCB_108_CLK: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_HVD1_SCB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_HVD1_108_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD1_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD1_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD1_SRAM_PDA_IN_HVD1_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD1, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_HVD2_CORE_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD2_CORE_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE_HVD2_CORE_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD2_CPU_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD2_CPU_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE_HVD2_CPU_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD2_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD2_GISB_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE_HVD2_GISB_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD2_SCB_54_108_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD2_SCB_54_108_CLK: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE_HVD2_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE_HVD2_SCB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE_HVD2_108_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD2_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HVD2_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HVD2_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD2_SRAM_PDA_IN_HVD2_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD2, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_VICE0_CORE_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VICE0_CORE_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_VICE2_0_CORE_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_VICE0_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VICE0_GISB_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_VICE2_0_GISB_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_VICE0_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VICE0_CLK: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_VICE2_0_GISB_ALTERNATE_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_VICE2_0_SCB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_VICE2_0_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_VICE2_0_BVB_216_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_VICE2_0_108_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_VICE0_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VICE0_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_0_SRAM_PDA_IN_VICE2_0_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_0, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_VICE1_CORE_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VICE1_CORE_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_VICE2_1_CORE_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_VICE1_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VICE1_GISB_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_VICE2_1_GISB_CLOCK_ENABLE_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_VICE1_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VICE1_CLK: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_VICE2_1_GISB_ALTERNATE_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_VICE2_1_SCB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_VICE2_1_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_VICE2_1_BVB_216_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_VICE2_1_108_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_VICE1_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VICE1_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_1_SRAM_PDA_IN_VICE2_1_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_1, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_AIO_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_AIO: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_AIO_ALTERNATE_SCB_CLOCK_ENABLE_AIO_MASK |
             BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_AIO_ALTERNATE_108_CLOCK_ENABLE_AIO_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_AIO_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_AIO_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_SRAM_PDA_IN_AIO_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_RAAGA0_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RAAGA0_GISB_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA0_RAAGA0_GISB_CLOCK_ENABLE_RAAGA0_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA0, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_RAAGA0_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RAAGA0_CLK: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA0_RAAGA0_54_CLOCK_ENABLE_RAAGA0_MASK |
             BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA0_RAAGA0_SCB_CLOCK_ENABLE_RAAGA0_MASK |
             BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA0_RAAGA0_108_CLOCK_ENABLE_RAAGA0_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA0, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_RAAGA0_DSP_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RAAGA0_DSP: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA0_RAAGA0_DSP_CLOCK_ENABLE_RAAGA0_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA0, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_RAAGA0_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RAAGA0_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_SRAM_PDA_IN_RAAGA0_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_RAAGA1_GISB_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RAAGA1_GISB_CLK: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA1_RAAGA1_GISB_CLOCK_ENABLE_RAAGA1_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA1, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_RAAGA1_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RAAGA1_CLK: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA1_RAAGA1_54_CLOCK_ENABLE_RAAGA1_MASK |
             BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA1_RAAGA1_SCB_CLOCK_ENABLE_RAAGA1_MASK |
             BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA1_RAAGA1_108_CLOCK_ENABLE_RAAGA1_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA1, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_RAAGA1_DSP_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RAAGA1_DSP: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA1_RAAGA1_DSP_CLOCK_ENABLE_RAAGA1_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_RAAGA_DSP_TOP_WRAP_INST_CLOCK_ENABLE_RAAGA1, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_RAAGA1_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RAAGA1_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA1_SRAM_PDA_IN_RAAGA1_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA1, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_BVN_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_BVN: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE_BVNE_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE_BVNE_BVB_648_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE_BVNE_SCB_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);

    mask = ( BCHP_CLKGEN_BVN_MIDDLE_TOP_INST_CLOCK_ENABLE_BVNM_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_BVN_MIDDLE_TOP_INST_CLOCK_ENABLE_BVNM_BVB_648_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_BVN_MIDDLE_TOP_INST_CLOCK_ENABLE_BVNM_BVB_324_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_BVN_MIDDLE_TOP_INST_CLOCK_ENABLE_BVNM_SCB_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_MIDDLE_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);

    mask = ( BCHP_CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE_BVND_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE_BVND_BVB_324_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE_BVND_SCB_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_BVN_BVB_GISB_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;
    BSTD_UNUSED(mask);
    BSTD_UNUSED(handle);

    BDBG_MSG(("HW_BVN_BVB_GISB: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE_BVNE_BVB_324_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE_BVNE_GISB_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_BVN_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_BVN_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNE_SRAM_PDA_IN_BVNE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNE, mask, activate?0:mask);

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNM_SRAM_PDA_IN_BVNM_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVNM, mask, activate?0:mask);

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND_SRAM_PDA_IN_BVND_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_VDC_DAC_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VDC_DAC: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_ANA_QDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_DISABLE_QDAC_DACADC_CLOCK_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_ANA_QDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE, mask, activate?0:mask);

    mask = ( BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_DACADC_CLOCK_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE, mask, activate?0:mask );

    mask = ( BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_QDAC_INTF_VEC_GISB_CLOCK_ENABLE_VEC_QDAC_INTF_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_QDAC_INTF, mask, activate?mask:0);

    mask = ( BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_QDAC_GISB_CLOCK_ENABLE_VEC_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_VEC_108_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VEC_108: %s", activate?"on":"off"));

    mask = BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_VEC_108_CLOCK_ENABLE_VEC_MASK;
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_VEC_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VEC: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_VEC_BVB_648_CLOCK_ENABLE_VEC_MASK |
             BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_VEC_BVB_324_CLOCK_ENABLE_VEC_MASK |
             BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_VEC_BVB_216_CLOCK_ENABLE_VEC_MASK |
             BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_VEC_SCB_CLOCK_ENABLE_VEC_MASK |
             BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_VEC_GISB_CLOCK_ENABLE_VEC_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_VEC_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VEC_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_SRAM_PDA_IN_VEC_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_VDC_656_OUT_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_VDC_656_OUT: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_DISABLE_VEC_ITU656_0_CLOCK_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_XPT_CORE_GISB_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_XPT_CORE_GISB: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_CORE_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_GISB_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE, mask, activate?mask:0);

}

static void BCHP_PWR_P_HW_XPT_XMEMIF_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_XPT_XMEMIF: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_SCB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_CORE_XPT_INST_CLOCK_ENABLE, mask, activate?mask:0);

}

static void BCHP_PWR_P_HW_SECTOP_XPT_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE_SECTOP_XPT);
    mask = BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE_SECTOP_XPT_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_BVN_EDGE_TOP_INST_CLOCK_ENABLE_SECTOP_XPT, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_V3D_TOP_INST_CLOCK_ENABLE_SECTOP_XPT);
    mask = BCHP_CLKGEN_V3D_TOP_INST_CLOCK_ENABLE_SECTOP_XPT_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_V3D_TOP_INST_CLOCK_ENABLE_SECTOP_XPT, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_SWITCH_TOP_INST_CLOCK_ENABLE_SECTOP_XPT);
    mask = BCHP_CLKGEN_SWITCH_TOP_INST_CLOCK_ENABLE_SECTOP_XPT_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_SWITCH_TOP_INST_CLOCK_ENABLE_SECTOP_XPT, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT);
    mask = BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_SECTOP_XPT);
    mask = BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_SECTOP_XPT_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_VICE2_0_INST_CLOCK_ENABLE_SECTOP_XPT, reg);

    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_SECTOP_XPT);
    mask = BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_SECTOP_XPT_XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT_MASK;
    reg &= ~mask;
    reg |= activate?mask:0;
    BREG_Write32(handle->regHandle, BCHP_CLKGEN_VICE2_1_INST_CLOCK_ENABLE_SECTOP_XPT, reg);
}

static void BCHP_PWR_P_HW_XPT_RMX_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_XPT_RMX: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_MASK |
             BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_MASK |
             BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_MASK |
             BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_MASK |
             BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_CORE_XPT_INST_CLOCK_DISABLE, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_XPT_WAKEUP_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_XPT_WAKEUP: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL_CLOCK_Async_CG_XPT_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_CLOCK_Async_ALIVE_SEL, mask, activate?mask:0);

    mask = ( BCHP_CLKGEN_PM_PLL_ALIVE_SEL_PLL_SYS0_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_ALIVE_SEL, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HDMI_TX_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HDMI_TX_CLK: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_648_CLOCK_ENABLE_MASK |
	     BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_54_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HDMI_TX_108M_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HDMI_TX_108M: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_BVB_324_CLOCK_ENABLE_MASK |
	     BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE_DVPHT_108_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HT_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HDMI_RX0_CLK_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HDMI_RX0_CLK: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_DVP_HR_INST_CLOCK_DISABLE_DISABLE_DVPHR_ALWAYSON_CLOCK_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HR_INST_CLOCK_DISABLE, mask, activate?0:mask);

    mask = ( BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_HD_DVI_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_648_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_BVB_324_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE_DVPHR_RBUS_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE, mask, activate?mask:0);

    mask = ( BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE0_DVPHR_108_CLOCK_ENABLE0_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE0, mask, activate?mask:0);

    mask = ( BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE2_DVPHR_108_CLOCK_ENABLE2_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_DVP_HR_INST_CLOCK_ENABLE2, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_HDMI_RX0_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_HDMI_RX0_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_SRAM_PDA_IN_DVPHR_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_M2MC0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_M2MC0: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_GFX_M2MC0_CLOCK_ENABLE_M2MC0_MASK |
             BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_GFX_M2MC0_SCB_CLOCK_ENABLE_M2MC0_MASK |
             BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_GFX_M2MC0_GISB_CLOCK_ENABLE_M2MC0_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_M2MC1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_M2MC1: %s", activate?"on":"off"));

     mask = ( BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC1_GFX_M2MC1_CLOCK_ENABLE_M2MC1_MASK |
             BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC1_GFX_M2MC1_SCB_CLOCK_ENABLE_M2MC1_MASK |
             BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC1_GFX_M2MC1_GISB_CLOCK_ENABLE_M2MC1_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC1, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_M2MC0_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_M2MC0_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC0_SRAM_PDA_IN_M2MC0_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC0, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_M2MC1_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_M2MC1_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1_SRAM_PDA_IN_M2MC1_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_V3D_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_V3D: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_V3D_TOP_INST_CLOCK_ENABLE_V3D_54_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_V3D_TOP_INST_CLOCK_ENABLE_V3D_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_V3D_TOP_INST_CLOCK_ENABLE_V3D_SCB_CLOCK_ENABLE_MASK |
             BCHP_CLKGEN_V3D_TOP_INST_CLOCK_ENABLE_V3D_GISB_CLOCK_ENABLE_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_V3D_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_V3D_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_V3D_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_SRAM_PDA_IN_V3D_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_SCD0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_SCD0: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC0_CLOCK_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_SCD1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_SCD1: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE_DISABLE_SC1_CLOCK_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_TEMP_MONITOR_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, val;

    BDBG_MSG(("HW_TEMP_MONITOR: %s", activate?"on":"off"));

    val = BREG_Read32(handle->regHandle, BCHP_PM_CLK_CTRL);
    mask = BCHP_PM_CLK_CTRL_tmon_MASK;
    if (activate) {
	val |= mask;
    }
    else {
	val &= ~mask;
    }
    BREG_Write32(handle->regHandle, BCHP_PM_CLK_CTRL, val);
}

static void BCHP_PWR_P_HW_SID_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_SID: %s", activate?"on":"off"));

    mask = ( BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_SID_SID_CORE_CLOCK_ENABLE_SID_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_SID, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_SID_SRAM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_SID_SRAM: %s", activate?"on":"off"));

    mask = ( BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID_SRAM_PDA_IN_SID_MASK );
    BREG_AtomicUpdate32(handle->regHandle, BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID, mask, activate?0:mask);
}

static void BCHP_PWR_P_HW_RFM_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_RFM: %s", activate?"on":"off"));

	mask = ( BCHP_CLKGEN_RFM_TOP_INST_CLOCK_ENABLE_RFM_54_CLOCK_ENABLE_MASK |
		    BCHP_CLKGEN_RFM_TOP_INST_CLOCK_ENABLE_RFM_108_CLOCK_ENABLE_MASK |
		    BCHP_CLKGEN_RFM_TOP_INST_CLOCK_ENABLE_RFM_GISB_CLOCK_ENABLE_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_RFM_TOP_INST_CLOCK_ENABLE, mask, activate?mask:0);
}

static void BCHP_PWR_P_HW_PLL_HVD_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_HVD_CH0: %s", activate?"on":"off"));

    if(activate) {
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0, mask, 0);
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0, mask, 0);
    } else {
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0, mask, mask);
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_HVD_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_HVD_CH1: %s", activate?"on":"off"));

    if(activate) {
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1, mask, 0);
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1, mask, 0);
    } else {
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1, mask, mask);
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_HVD_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_HVD_CH2: %s", activate?"on":"off"));

    if(activate) {
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2, mask, 0);
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2, mask, 0);
    } else {
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2, mask, mask);
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_HVD_CH3_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_HVD_CH3: %s", activate?"on":"off"));

    if(activate) {
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3, mask, 0);
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3, mask, 0);
    } else {
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3, mask, mask);
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3, mask, mask);
    }
}

static void BCHP_PWR_P_DV_PLL_HVD_CH0_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_HVD_PLL_DIV, NDIV_INT, CLKGEN_PLL_HVD_PLL_DIV, PDIV, CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0, MDIV_CH0)
}

static void BCHP_PWR_P_DV_PLL_HVD_CH1_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_HVD_CH1: %s", set?"write":"read"));

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_HVD_PLL_DIV, NDIV_INT, CLKGEN_PLL_HVD_PLL_DIV, PDIV, CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1, MDIV_CH1)
}

static void BCHP_PWR_P_DV_PLL_HVD_CH2_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_HVD_CH2: %s", set?"write":"read"));

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_HVD_PLL_DIV, NDIV_INT, CLKGEN_PLL_HVD_PLL_DIV, PDIV, CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2, MDIV_CH2)
}

static void BCHP_PWR_P_DV_PLL_HVD_CH3_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_HVD_CH3: %s", set?"write":"read"));

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_HVD_PLL_DIV, NDIV_INT, CLKGEN_PLL_HVD_PLL_DIV, PDIV, CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3)
}

static void BCHP_PWR_P_HW_PLL_HVD_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_HVD: %s", activate?"on":"off"));

    if(activate) {
	uint32_t reg, cnt=50;

	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_RESET_RESETD_MASK |
		 BCHP_CLKGEN_PLL_HVD_PLL_RESET_RESETA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_RESET, mask, 0);

	/* Check for PLL lock */
	while(cnt--) {
	    BKNI_Delay(10);
	    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_LOCK_STATUS);
	    if (BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_HVD_PLL_LOCK_STATUS, LOCK))
		break;
	}
	if(!cnt)
	    BDBG_ERR(("HVD PLL Lock Timeout"));

	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_LDO_PWRON, mask, mask);
    } else {
	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_LDO_PWRON, mask, 0);

	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_RESET_RESETD_MASK |
		 BCHP_CLKGEN_PLL_HVD_PLL_RESET_RESETA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_RESET, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_HVD_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_HVD_PLL_PWRON, mask, 0);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_PLL0_CH0: %s", activate?"on":"off"));

    if(activate) {
	mask = BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0, mask, 0);
	mask = BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0, mask, 0);
    } else {
	mask = BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0, mask, mask);
	mask = BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL0_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_PLL0_CH2: %s", activate?"on":"off"));

    if(activate) {
	mask = BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2, mask, 0);
	mask = BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2, mask, 0);
    } else {
	mask = BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2, mask, mask);
	mask = BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_2, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_PLL0: %s", activate?"on":"off"));

    if(activate) {
	uint32_t reg, cnt=50;

	mask = ( BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON_BG_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON, mask, mask);

	mask = (BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_RESET, mask, 0);

	mask = ( BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO0_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, mask, 0);

	/* Check for PLL lock */
	while(cnt--) {
	    BKNI_Delay(10);
	    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS);
	    if (BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS, LOCK))
		break;
	}
	if(!cnt)
	    BDBG_ERR(("VCXO 0 PLL Lock Timeout"));
    } else {
	mask = ( BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO0_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, mask, mask);

	mask = (BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_RESET, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_LDO_PWRON, mask, 0);

	mask = ( BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_PWRON, mask, 0);

	mask = ( BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON_BG_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO0_PLL_BG_PWRON, mask, 0);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_PLL1_CH0: %s", activate?"on":"off"));

    if(activate) {
	mask = BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0, mask, 0);
	mask = BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0, mask, 0);
    } else {
	mask = BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0, mask, mask);
	mask = BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL1_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_PLL1_CH2: %s", activate?"on":"off"));

    if(activate) {
	mask = BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2, mask, 0);
	mask = BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2, mask, 0);
    } else {
	mask = BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2, mask, mask);
	mask = BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_2, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_PLL1: %s", activate?"on":"off"));

    if(activate) {
	uint32_t reg, cnt=50;

	mask = ( BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON_BG_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON, mask, mask);

	mask = (BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_RESET, mask, 0);

	 mask = ( BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO1_MASK );
	 BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, mask, 0);

	/* Check for PLL lock */
	while(cnt--) {
	    BKNI_Delay(10);
	    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS);
	    if (BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS, LOCK))
		break;
	}
	if(!cnt)
	    BDBG_ERR(("VCXO 1 PLL Lock Timeout"));
    } else {
	 mask = ( BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO1_MASK );
	 BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, mask, mask);

	mask = (BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_RESET, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_LDO_PWRON, mask, 0);

	mask = ( BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_PWRON, mask, 0);

	mask = ( BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON_BG_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO1_PLL_BG_PWRON, mask, 0);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL2_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_PLL2_CH0: %s", activate?"on":"off"));

    if(activate) {
	mask = BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_0, mask, 0);
	mask = BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_0, mask, 0);
    } else {
	mask = BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_0, mask, mask);
	mask = BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_0, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL2_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_PLL2_CH2: %s", activate?"on":"off"));

    if(activate) {
	mask = BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_2, mask, 0);
	mask = BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_2, mask, 0);
    } else {
	mask = BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_2, mask, mask);
	mask = BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_CHANNEL_CTRL_CH_2, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_VCXO_PLL2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_VCXO_PLL2: %s", activate?"on":"off"));

    if(activate) {
	uint32_t reg, cnt=50;

	mask = ( BCHP_CLKGEN_PLL_VCXO2_PLL_BG_PWRON_BG_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_BG_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_VCXO2_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_VCXO2_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_LDO_PWRON, mask, mask);

	mask = (BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_RESET, mask, 0);

	mask = ( BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO2_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, mask, 0);

	/* Check for PLL lock */
	while(cnt--) {
	    BKNI_Delay(10);
	    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_LOCK_STATUS);
	    if (BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_VCXO2_PLL_LOCK_STATUS, LOCK))
		break;
	}
	if(!cnt)
	    BDBG_ERR(("VCXO 2 PLL Lock Timeout"));
    } else {
	mask = ( BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_VCXO2_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, mask, mask);

	mask = (BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_RESETD_MASK |
		BCHP_CLKGEN_PLL_VCXO2_PLL_RESET_RESETA_MASK);
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_RESET, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_VCXO2_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_LDO_PWRON, mask, 0);

	mask = ( BCHP_CLKGEN_PLL_VCXO2_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_PWRON, mask, 0);

	mask = ( BCHP_CLKGEN_PLL_VCXO2_PLL_BG_PWRON_BG_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_VCXO2_PLL_BG_PWRON, mask, 0);
    }
}

static void BCHP_PWR_P_HW_PLL_MOCA_CH3_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_MOCA_CH3: %s", activate?"on":"off"));

    if(activate) {
	mask = ( BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3, mask, 0);
	mask = ( BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3, mask, 0);
    } else {
	mask = ( BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3, mask, mask);
	mask = ( BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_MOCA_CH4_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_MOCA_CH4: %s", activate?"on":"off"));

    if(activate) {
	mask = ( BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4, mask, 0);
	mask = ( BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4, mask, 0);
    } else {
	mask = ( BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4, mask, mask);
	mask = ( BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4, mask, mask);
    }
}

static void BCHP_PWR_P_DV_PLL_MOCA_CH3_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_MOCA_CH3: %s", set?"write":"read"));

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_MOCA_PLL_DIV, NDIV_INT, CLKGEN_PLL_MOCA_PLL_DIV, PDIV, CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3)
}

static void BCHP_PWR_P_DV_PLL_MOCA_CH4_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_MOCA_CH4: %s", set?"write":"read"));

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_MOCA_PLL_DIV, NDIV_INT, CLKGEN_PLL_MOCA_PLL_DIV, PDIV, CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_4, MDIV_CH4)
}

static void BCHP_PWR_P_HW_PLL_SCD0_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_SCD0_CH0: %s", activate?"on":"off"));

    if(activate) {
	mask = BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0, mask, 0);
	mask = BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0, mask, 0);
    } else {
	mask = BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0, mask, mask);
	mask = BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_SCD0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_SCD0: %s", activate?"on":"off"));

    if(activate) {
	uint32_t reg, cnt=50;
	mask = ( BCHP_CLKGEN_PLL_SC0_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETD_MASK |
		 BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET, mask, 0);

	/* Check for PLL lock */
	while(cnt--) {
	    BKNI_Delay(10);
	    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS);
	    if (BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_SC0_PLL_LOCK_STATUS, LOCK))
		break;
	}
	if(!cnt)
	    BDBG_ERR(("SmartCard 0 PLL Lock Timeout"));
    } else {
	mask = ( BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETD_MASK |
		 BCHP_CLKGEN_PLL_SC0_PLL_RESET_RESETA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_RESET, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_SC0_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC0_PLL_PWRON, mask, 0);
    }
}

static void BCHP_PWR_P_HW_PLL_SCD1_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_SCD1_CH0: %s", activate?"on":"off"));

    if(activate) {
	mask = BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0, mask, 0);
	mask = BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0, mask, 0);
    } else {
	mask = BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0, mask, mask);
	mask = BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK;
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0, mask, mask);
    }
}

static void BCHP_PWR_P_HW_PLL_SCD1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_SCD1: %s", activate?"on":"off"));

    if(activate) {
	uint32_t reg, cnt=50;
	mask = ( BCHP_CLKGEN_PLL_SC1_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETD_MASK |
		 BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET, mask, 0);

	/* Check for PLL lock */
	while(cnt--) {
	    BKNI_Delay(10);
	    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS);
	    if (BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_SC1_PLL_LOCK_STATUS, LOCK))
		break;
	}
	if(!cnt)
	    BDBG_ERR(("SmartCard 1 PLL Lock Timeout"));
    } else {
	mask = ( BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETD_MASK |
		 BCHP_CLKGEN_PLL_SC1_PLL_RESET_RESETA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_RESET, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_SC1_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_SC1_PLL_PWRON, mask, 0);
    }
}

static void BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH0_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_PLL_RAAGA_PLL_CH0: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK );
        reg &= ~mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK );
        reg &= ~mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK );
        reg &= ~mask;
        reg |= mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK );
        reg &= ~mask;
        reg |= mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH1_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_PLL_RAAGA_PLL_CH1: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK );
        reg &= ~mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK );
        reg &= ~mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK );
        reg &= ~mask;
        reg |= mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK );
        reg &= ~mask;
        reg |= mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH2_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_PLL_RAAGA_PLL_CH2: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK );
        reg &= ~mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK );
        reg &= ~mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK );
        reg &= ~mask;
        reg |= mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK );
        reg &= ~mask;
        reg |= mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, reg);
    }
}

static void BCHP_PWR_P_HW_PLL_RAAGA_PLL_CH3_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask, reg;

    BDBG_MSG(("HW_PLL_RAAGA_PLL_CH3: %s", activate?"on":"off"));

    if(activate) {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK );
        reg &= ~mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK );
        reg &= ~mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, reg);
    } else {
        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK );
        reg &= ~mask;
        reg |= mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, reg);

        reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3);
        mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK );
        reg &= ~mask;
        reg |= mask;
        BREG_Write32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, reg);
    }
}

static void BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH0_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_RAAGA_PLL_CH0: %s", set?"write":"read"));

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_RAAGA_PLL_DIV, NDIV_INT, CLKGEN_PLL_RAAGA_PLL_DIV, PDIV, CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_0, MDIV_CH0)
}

static void BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH1_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_RAAGA_PLL_CH1: %s", set?"write":"read"));

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_RAAGA_PLL_DIV, NDIV_INT, CLKGEN_PLL_RAAGA_PLL_DIV, PDIV, CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_1, MDIV_CH1)
}

static void BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH2_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_RAAGA_PLL_CH2: %s", set?"write":"read"));

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_RAAGA_PLL_DIV, NDIV_INT, CLKGEN_PLL_RAAGA_PLL_DIV, PDIV, CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_2, MDIV_CH2)
}

static void BCHP_PWR_P_DV_PLL_RAAGA_PLL_CH3_Control(BCHP_Handle handle, unsigned *mult, unsigned *prediv, unsigned *postdiv, bool set)
{
    uint32_t reg;

    BDBG_MSG(("DV_PLL_RAAGA_PLL_CH3: %s", set?"write":"read"));

    BCHP_PWR_P_DIV_CONTROL(CLKGEN_PLL_RAAGA_PLL_DIV, NDIV_INT, CLKGEN_PLL_RAAGA_PLL_DIV, PDIV, CLKGEN_PLL_RAAGA_PLL_CHANNEL_CTRL_CH_3, MDIV_CH3)
}

static void BCHP_PWR_P_HW_PLL_RAAGA_Control(BCHP_Handle handle, bool activate)
{
    uint32_t mask;

    BDBG_MSG(("HW_PLL_RAAGA: %s", activate?"on":"off"));

    if(activate) {
	uint32_t reg, cnt=50;

	mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_MASK |
		 BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET, mask, 0);

	/* Check for PLL lock */
	while(cnt--) {
	    BKNI_Delay(10);
	    reg = BREG_Read32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS);
	    if (BCHP_GET_FIELD_DATA(reg, CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS, LOCK))
		break;
	}
	if(!cnt)
	    BDBG_ERR(("RAAGA PLL Lock Timeout"));

	mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON, mask, mask);

	mask = ( BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_RAAGA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, mask, 0);
    }else {
	mask = ( BCHP_CLKGEN_PM_PLL_LDO_POWERUP_ISO_CLOCK_PLL_RAAGA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PM_PLL_LDO_POWERUP, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_MASK |
		 BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_RESET, mask, mask);

	mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_LDO_PWRON, mask, 0);

	mask = ( BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON_PWRON_PLL_MASK );
	BREG_AtomicUpdate32(handle->regHandle, BCHP_CLKGEN_PLL_RAAGA_PLL_PWRON, mask, 0);
    }
}
