###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 21:19:30 2023
#  Design:            miniMIPS_chip
#  Command:           eval_legacy {clockDesign -specfile Clock.ctstch -outDir clk_report}
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: clock
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : default_emulate_view
# Delay Corner Name   : default_emulate_delay_corner
# RC Corner Name      : default_emulate_rc_corner
###############################################################


Nr. of Subtrees                : 43
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 57
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): minimips_core_instance/U4_ex_EX_adresse_reg[12]/C 1054.4(ps)
Min trig. edge delay at sink(R): minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/GN 717.8(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 717.8~1054.4(ps)       0~10(ps)            
Fall Phase Delay               : 606.6~955.1(ps)        0~10(ps)            
Trig. Edge Skew                : 336.6(ps)              400(ps)             
Rise Skew                      : 336.6(ps)              
Fall Skew                      : 348.5(ps)              
Max. Rise Buffer Tran          : 172.5(ps)              200(ps)             
Max. Fall Buffer Tran          : 151.4(ps)              200(ps)             
Max. Rise Sink Tran            : 167.3(ps)              200(ps)             
Max. Fall Sink Tran            : 154.2(ps)              200(ps)             
Min. Rise Buffer Tran          : 64.6(ps)               0(ps)               
Min. Fall Buffer Tran          : 61.9(ps)               0(ps)               
Min. Rise Sink Tran            : 53.4(ps)               0(ps)               
Min. Fall Sink Tran            : 50(ps)                 0(ps)               

view default_emulate_view : skew = 336.6ps (required = 400ps)



***** NO Max Transition Time Violation *****

***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: clock [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 1723
     Rise Delay	   : [717.8(ps)  1054.4(ps)]
     Rise Skew	   : 336.6(ps)
     Fall Delay	   : [606.6(ps)  955.1(ps)]
     Fall Skew	   : 348.5(ps)


  Child Tree 1 from IOPADS_INST/PAD_clock_I/PAD: 
     nrSink : 1723
     Rise Delay [717.8(ps)  1054.4(ps)] Skew [336.6(ps)]
     Fall Delay[606.6(ps)  955.1(ps)] Skew=[348.5(ps)]


  Main Tree from clock w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: IOPADS_INST/PAD_clock_I/PAD [16.9(ps) 16.9(ps)]
OUTPUT_TERM: IOPADS_INST/PAD_clock_I/Y [559.8(ps) 429.7(ps)]

Main Tree: 
     nrSink         : 1723
     Rise Delay	   : [717.8(ps)  1054.4(ps)]
     Rise Skew	   : 336.6(ps)
     Fall Delay	   : [606.6(ps)  955.1(ps)]
     Fall Skew	   : 348.5(ps)


  Child Tree 1 from minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A: 
     nrSink : 191
     Rise Delay [1006.2(ps)  1054.4(ps)] Skew [48.2(ps)]
     Fall Delay[907.4(ps)  955.1(ps)] Skew=[47.7(ps)]


  Child Tree 2 from minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A: 
     nrSink : 174
     Rise Delay [996.7(ps)  1032.3(ps)] Skew [35.6(ps)]
     Fall Delay[891.6(ps)  927.9(ps)] Skew=[36.3(ps)]


  Child Tree 3 from minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A: 
     nrSink : 32
     Rise Delay [911.4(ps)  926.9(ps)] Skew [15.5(ps)]
     Fall Delay[783.5(ps)  798.9(ps)] Skew=[15.4(ps)]


  Child Tree 4 from minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A: 
     nrSink : 32
     Rise Delay [918.9(ps)  932.9(ps)] Skew [14(ps)]
     Fall Delay[798.8(ps)  812.8(ps)] Skew=[14(ps)]


  Child Tree 5 from minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A: 
     nrSink : 32
     Rise Delay [917(ps)  932.8(ps)] Skew [15.8(ps)]
     Fall Delay[789.3(ps)  805.1(ps)] Skew=[15.8(ps)]


  Child Tree 6 from minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A: 
     nrSink : 32
     Rise Delay [1003.2(ps)  1015.9(ps)] Skew [12.7(ps)]
     Fall Delay[893.8(ps)  906.5(ps)] Skew=[12.7(ps)]


  Child Tree 7 from minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A: 
     nrSink : 32
     Rise Delay [1016.2(ps)  1024.3(ps)] Skew [8.1(ps)]
     Fall Delay[903.7(ps)  911.8(ps)] Skew=[8.1(ps)]


  Child Tree 8 from minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A: 
     nrSink : 32
     Rise Delay [1001.3(ps)  1013.9(ps)] Skew [12.6(ps)]
     Fall Delay[891.6(ps)  904.3(ps)] Skew=[12.7(ps)]


  Child Tree 9 from minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A: 
     nrSink : 32
     Rise Delay [1016.3(ps)  1027.1(ps)] Skew [10.8(ps)]
     Fall Delay[903.4(ps)  914.3(ps)] Skew=[10.9(ps)]


  Child Tree 10 from minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A: 
     nrSink : 32
     Rise Delay [1015.5(ps)  1027.5(ps)] Skew [12(ps)]
     Fall Delay[903.6(ps)  915.7(ps)] Skew=[12.1(ps)]


  Child Tree 11 from minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A: 
     nrSink : 32
     Rise Delay [1010.9(ps)  1021.9(ps)] Skew [11(ps)]
     Fall Delay[899.7(ps)  910.7(ps)] Skew=[11(ps)]


  Child Tree 12 from minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A: 
     nrSink : 32
     Rise Delay [1008.9(ps)  1022.8(ps)] Skew [13.9(ps)]
     Fall Delay[898.6(ps)  912.5(ps)] Skew=[13.9(ps)]


  Child Tree 13 from minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A: 
     nrSink : 32
     Rise Delay [998.9(ps)  1010.6(ps)] Skew [11.7(ps)]
     Fall Delay[889.6(ps)  901.3(ps)] Skew=[11.7(ps)]


  Child Tree 14 from minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A: 
     nrSink : 32
     Rise Delay [996.9(ps)  1007.3(ps)] Skew [10.4(ps)]
     Fall Delay[888.4(ps)  898.8(ps)] Skew=[10.4(ps)]


  Child Tree 15 from minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A: 
     nrSink : 32
     Rise Delay [996.7(ps)  1008.2(ps)] Skew [11.5(ps)]
     Fall Delay[888.6(ps)  900.1(ps)] Skew=[11.5(ps)]


  Child Tree 16 from minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A: 
     nrSink : 32
     Rise Delay [988.4(ps)  997.3(ps)] Skew [8.9(ps)]
     Fall Delay[880.7(ps)  889.6(ps)] Skew=[8.9(ps)]


  Child Tree 17 from minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A: 
     nrSink : 32
     Rise Delay [998.4(ps)  1006.5(ps)] Skew [8.1(ps)]
     Fall Delay[890.8(ps)  898.9(ps)] Skew=[8.1(ps)]


  Child Tree 18 from minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A: 
     nrSink : 32
     Rise Delay [1003.5(ps)  1012.6(ps)] Skew [9.1(ps)]
     Fall Delay[894.8(ps)  903.9(ps)] Skew=[9.1(ps)]


  Child Tree 19 from minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A: 
     nrSink : 32
     Rise Delay [1001.9(ps)  1014.2(ps)] Skew [12.3(ps)]
     Fall Delay[893.5(ps)  905.7(ps)] Skew=[12.2(ps)]


  Child Tree 20 from minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A: 
     nrSink : 32
     Rise Delay [1007.4(ps)  1019.3(ps)] Skew [11.9(ps)]
     Fall Delay[896.8(ps)  908.7(ps)] Skew=[11.9(ps)]


  Child Tree 21 from minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A: 
     nrSink : 32
     Rise Delay [997.7(ps)  1007.3(ps)] Skew [9.6(ps)]
     Fall Delay[888.1(ps)  897.7(ps)] Skew=[9.6(ps)]


  Child Tree 22 from minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A: 
     nrSink : 32
     Rise Delay [1006(ps)  1022.4(ps)] Skew [16.4(ps)]
     Fall Delay[896.3(ps)  912.7(ps)] Skew=[16.4(ps)]


  Child Tree 23 from minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A: 
     nrSink : 31
     Rise Delay [1007.6(ps)  1017.3(ps)] Skew [9.7(ps)]
     Fall Delay[900.2(ps)  909.9(ps)] Skew=[9.7(ps)]


  Child Tree 24 from minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A: 
     nrSink : 32
     Rise Delay [1008.8(ps)  1018(ps)] Skew [9.2(ps)]
     Fall Delay[902.1(ps)  911.3(ps)] Skew=[9.2(ps)]


  Child Tree 25 from minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A: 
     nrSink : 32
     Rise Delay [1008(ps)  1013.8(ps)] Skew [5.8(ps)]
     Fall Delay[902.4(ps)  908.2(ps)] Skew=[5.8(ps)]


  Child Tree 26 from minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A: 
     nrSink : 32
     Rise Delay [1017.1(ps)  1030.1(ps)] Skew [13(ps)]
     Fall Delay[909.9(ps)  922.9(ps)] Skew=[13(ps)]


  Child Tree 27 from minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A: 
     nrSink : 32
     Rise Delay [1013(ps)  1024.1(ps)] Skew [11.1(ps)]
     Fall Delay[906.2(ps)  917.3(ps)] Skew=[11.1(ps)]


  Child Tree 28 from minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A: 
     nrSink : 32
     Rise Delay [1003.4(ps)  1012.4(ps)] Skew [9(ps)]
     Fall Delay[894.2(ps)  903.2(ps)] Skew=[9(ps)]


  Child Tree 29 from minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A: 
     nrSink : 32
     Rise Delay [1009.6(ps)  1022.2(ps)] Skew [12.6(ps)]
     Fall Delay[898.5(ps)  911.2(ps)] Skew=[12.7(ps)]


  Child Tree 30 from minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A: 
     nrSink : 32
     Rise Delay [1005.3(ps)  1014(ps)] Skew [8.7(ps)]
     Fall Delay[895.3(ps)  904.1(ps)] Skew=[8.8(ps)]


  Child Tree 31 from minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A: 
     nrSink : 32
     Rise Delay [1007.2(ps)  1016.5(ps)] Skew [9.3(ps)]
     Fall Delay[896.5(ps)  905.8(ps)] Skew=[9.3(ps)]


  Child Tree 32 from minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A: 
     nrSink : 32
     Rise Delay [1007.6(ps)  1017.9(ps)] Skew [10.3(ps)]
     Fall Delay[896.2(ps)  906.6(ps)] Skew=[10.4(ps)]


  Child Tree 33 from minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A: 
     nrSink : 32
     Rise Delay [1011.6(ps)  1021.8(ps)] Skew [10.2(ps)]
     Fall Delay[900.9(ps)  911.1(ps)] Skew=[10.2(ps)]


  Child Tree 34 from minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A: 
     nrSink : 32
     Rise Delay [1014.2(ps)  1026.6(ps)] Skew [12.4(ps)]
     Fall Delay[902.8(ps)  915.1(ps)] Skew=[12.3(ps)]


  Child Tree 35 from minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A: 
     nrSink : 32
     Rise Delay [1012.1(ps)  1020.8(ps)] Skew [8.7(ps)]
     Fall Delay[901.3(ps)  910(ps)] Skew=[8.7(ps)]


  Child Tree 36 from minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A: 
     nrSink : 32
     Rise Delay [1010.8(ps)  1020.2(ps)] Skew [9.4(ps)]
     Fall Delay[900.8(ps)  910.2(ps)] Skew=[9.4(ps)]


  Child Tree 37 from minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A: 
     nrSink : 32
     Rise Delay [1008.4(ps)  1020.5(ps)] Skew [12.1(ps)]
     Fall Delay[897.4(ps)  909.7(ps)] Skew=[12.3(ps)]


  Child Tree 38 from minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A: 
     nrSink : 32
     Rise Delay [1007.3(ps)  1016.2(ps)] Skew [8.9(ps)]
     Fall Delay[895.6(ps)  904.6(ps)] Skew=[9(ps)]


  Child Tree 39 from minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A: 
     nrSink : 32
     Rise Delay [999.3(ps)  1008(ps)] Skew [8.7(ps)]
     Fall Delay[889.4(ps)  898.1(ps)] Skew=[8.7(ps)]


  Child Tree 40 from minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A: 
     nrSink : 32
     Rise Delay [1015.9(ps)  1025.9(ps)] Skew [10(ps)]
     Fall Delay[903.2(ps)  913.1(ps)] Skew=[9.9(ps)]


  Child Tree 41 from minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A: 
     nrSink : 33
     Rise Delay [1006.6(ps)  1017.7(ps)] Skew [11.1(ps)]
     Fall Delay[899.6(ps)  910.7(ps)] Skew=[11.1(ps)]


  Main Tree from IOPADS_INST/PAD_clock_I/Y w/o tracing through gates: 
     nrSink : 110
     nrGate : 41
     Rise Delay [717.8(ps)  924.9(ps)] Skew [207.1(ps)]
     Fall Delay [606.6(ps)  809.9(ps)] Skew=[203.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A [634.5(ps) 504.8(ps)]
OUTPUT_TERM: minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q [768.5(ps) 647(ps)]

Main Tree: 
     nrSink         : 191
     Rise Delay	   : [1006.2(ps)  1054.4(ps)]
     Rise Skew	   : 48.2(ps)
     Fall Delay	   : [907.4(ps)  955.1(ps)]
     Fall Skew	   : 47.7(ps)


  Main Tree from minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q w/o tracing through gates: 
     nrSink : 191
     nrGate : 0
     Rise Delay [1006.2(ps)  1054.4(ps)] Skew [48.2(ps)]
     Fall Delay [907.4(ps)  955.1(ps)] Skew=[47.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A [635(ps) 505.3(ps)]
OUTPUT_TERM: minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q [778.4(ps) 654(ps)]

Main Tree: 
     nrSink         : 174
     Rise Delay	   : [996.7(ps)  1032.3(ps)]
     Rise Skew	   : 35.6(ps)
     Fall Delay	   : [891.6(ps)  927.9(ps)]
     Fall Skew	   : 36.3(ps)


  Main Tree from minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q w/o tracing through gates: 
     nrSink : 174
     nrGate : 0
     Rise Delay [996.7(ps)  1032.3(ps)] Skew [35.6(ps)]
     Fall Delay [891.6(ps)  927.9(ps)] Skew=[36.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A [611.7(ps) 482.1(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/Q [781.9(ps) 645.9(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [911.4(ps)  926.9(ps)]
     Rise Skew	   : 15.5(ps)
     Fall Delay	   : [783.5(ps)  798.9(ps)]
     Fall Skew	   : 15.4(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [911.4(ps)  926.9(ps)] Skew [15.5(ps)]
     Fall Delay [783.5(ps)  798.9(ps)] Skew=[15.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A [619(ps) 489.5(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/Q [777.9(ps) 647(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [918.9(ps)  932.9(ps)]
     Rise Skew	   : 14(ps)
     Fall Delay	   : [798.8(ps)  812.8(ps)]
     Fall Skew	   : 14(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [918.9(ps)  932.9(ps)] Skew [14(ps)]
     Fall Delay [798.8(ps)  812.8(ps)] Skew=[14(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A [615.6(ps) 486(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/Q [785.8(ps) 650(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [917(ps)  932.8(ps)]
     Rise Skew	   : 15.8(ps)
     Fall Delay	   : [789.3(ps)  805.1(ps)]
     Fall Skew	   : 15.8(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [917(ps)  932.8(ps)] Skew [15.8(ps)]
     Fall Delay [789.3(ps)  805.1(ps)] Skew=[15.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A [724.5(ps) 612.5(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/Q [871(ps) 751.7(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1003.2(ps)  1015.9(ps)]
     Rise Skew	   : 12.7(ps)
     Fall Delay	   : [893.8(ps)  906.5(ps)]
     Fall Skew	   : 12.7(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1003.2(ps)  1015.9(ps)] Skew [12.7(ps)]
     Fall Delay [893.8(ps)  906.5(ps)] Skew=[12.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A [721.7(ps) 609.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/Q [877.9(ps) 754.7(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1016.2(ps)  1024.3(ps)]
     Rise Skew	   : 8.1(ps)
     Fall Delay	   : [903.7(ps)  911.8(ps)]
     Fall Skew	   : 8.1(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1016.2(ps)  1024.3(ps)] Skew [8.1(ps)]
     Fall Delay [903.7(ps)  911.8(ps)] Skew=[8.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A [722.1(ps) 610.1(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/Q [868.9(ps) 749.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1001.3(ps)  1013.9(ps)]
     Rise Skew	   : 12.6(ps)
     Fall Delay	   : [891.6(ps)  904.3(ps)]
     Fall Skew	   : 12.7(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1001.3(ps)  1013.9(ps)] Skew [12.6(ps)]
     Fall Delay [891.6(ps)  904.3(ps)] Skew=[12.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A [721.7(ps) 609.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/Q [878.8(ps) 755.2(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1016.3(ps)  1027.1(ps)]
     Rise Skew	   : 10.8(ps)
     Fall Delay	   : [903.4(ps)  914.3(ps)]
     Fall Skew	   : 10.9(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1016.3(ps)  1027.1(ps)] Skew [10.8(ps)]
     Fall Delay [903.4(ps)  914.3(ps)] Skew=[10.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A [721.7(ps) 609.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/Q [875.9(ps) 753.4(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1015.5(ps)  1027.5(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [903.6(ps)  915.7(ps)]
     Fall Skew	   : 12.1(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1015.5(ps)  1027.5(ps)] Skew [12(ps)]
     Fall Delay [903.6(ps)  915.7(ps)] Skew=[12.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A [721.8(ps) 609.8(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/Q [873.1(ps) 751.6(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1010.9(ps)  1021.9(ps)]
     Rise Skew	   : 11(ps)
     Fall Delay	   : [899.7(ps)  910.7(ps)]
     Fall Skew	   : 11(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1010.9(ps)  1021.9(ps)] Skew [11(ps)]
     Fall Delay [899.7(ps)  910.7(ps)] Skew=[11(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A [721.5(ps) 609.4(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/Q [870.4(ps) 749.8(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1008.9(ps)  1022.8(ps)]
     Rise Skew	   : 13.9(ps)
     Fall Delay	   : [898.6(ps)  912.5(ps)]
     Fall Skew	   : 13.9(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1008.9(ps)  1022.8(ps)] Skew [13.9(ps)]
     Fall Delay [898.6(ps)  912.5(ps)] Skew=[13.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A [724.8(ps) 612.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/Q [870.6(ps) 751.4(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [998.9(ps)  1010.6(ps)]
     Rise Skew	   : 11.7(ps)
     Fall Delay	   : [889.6(ps)  901.3(ps)]
     Fall Skew	   : 11.7(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [998.9(ps)  1010.6(ps)] Skew [11.7(ps)]
     Fall Delay [889.6(ps)  901.3(ps)] Skew=[11.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A [724.5(ps) 612.4(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/Q [867.7(ps) 749.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [996.9(ps)  1007.3(ps)]
     Rise Skew	   : 10.4(ps)
     Fall Delay	   : [888.4(ps)  898.8(ps)]
     Fall Skew	   : 10.4(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [996.9(ps)  1007.3(ps)] Skew [10.4(ps)]
     Fall Delay [888.4(ps)  898.8(ps)] Skew=[10.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A [724.4(ps) 612.4(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/Q [866.9(ps) 749(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [996.7(ps)  1008.2(ps)]
     Rise Skew	   : 11.5(ps)
     Fall Delay	   : [888.6(ps)  900.1(ps)]
     Fall Skew	   : 11.5(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [996.7(ps)  1008.2(ps)] Skew [11.5(ps)]
     Fall Delay [888.6(ps)  900.1(ps)] Skew=[11.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A [722.2(ps) 610.1(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/Q [861.6(ps) 744.4(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [988.4(ps)  997.3(ps)]
     Rise Skew	   : 8.9(ps)
     Fall Delay	   : [880.7(ps)  889.6(ps)]
     Fall Skew	   : 8.9(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [988.4(ps)  997.3(ps)] Skew [8.9(ps)]
     Fall Delay [880.7(ps)  889.6(ps)] Skew=[8.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A [724.4(ps) 612.4(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/Q [865.6(ps) 748.2(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [998.4(ps)  1006.5(ps)]
     Rise Skew	   : 8.1(ps)
     Fall Delay	   : [890.8(ps)  898.9(ps)]
     Fall Skew	   : 8.1(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [998.4(ps)  1006.5(ps)] Skew [8.1(ps)]
     Fall Delay [890.8(ps)  898.9(ps)] Skew=[8.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A [724.4(ps) 612.4(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/Q [868.5(ps) 750(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1003.5(ps)  1012.6(ps)]
     Rise Skew	   : 9.1(ps)
     Fall Delay	   : [894.8(ps)  903.9(ps)]
     Fall Skew	   : 9.1(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1003.5(ps)  1012.6(ps)] Skew [9.1(ps)]
     Fall Delay [894.8(ps)  903.9(ps)] Skew=[9.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A [724.4(ps) 612.3(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/Q [867.8(ps) 749.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1001.9(ps)  1014.2(ps)]
     Rise Skew	   : 12.3(ps)
     Fall Delay	   : [893.5(ps)  905.7(ps)]
     Fall Skew	   : 12.2(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1001.9(ps)  1014.2(ps)] Skew [12.3(ps)]
     Fall Delay [893.5(ps)  905.7(ps)] Skew=[12.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A [723.1(ps) 611.1(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/Q [872.9(ps) 752.2(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1007.4(ps)  1019.3(ps)]
     Rise Skew	   : 11.9(ps)
     Fall Delay	   : [896.8(ps)  908.7(ps)]
     Fall Skew	   : 11.9(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1007.4(ps)  1019.3(ps)] Skew [11.9(ps)]
     Fall Delay [896.8(ps)  908.7(ps)] Skew=[11.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A [722.1(ps) 610.1(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/Q [868.5(ps) 748.9(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [997.7(ps)  1007.3(ps)]
     Rise Skew	   : 9.6(ps)
     Fall Delay	   : [888.1(ps)  897.7(ps)]
     Fall Skew	   : 9.6(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [997.7(ps)  1007.3(ps)] Skew [9.6(ps)]
     Fall Delay [888.1(ps)  897.7(ps)] Skew=[9.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A [721.6(ps) 609.6(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/Q [868.3(ps) 748.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1006(ps)  1022.4(ps)]
     Rise Skew	   : 16.4(ps)
     Fall Delay	   : [896.3(ps)  912.7(ps)]
     Fall Skew	   : 16.4(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1006(ps)  1022.4(ps)] Skew [16.4(ps)]
     Fall Delay [896.3(ps)  912.7(ps)] Skew=[16.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A [751.1(ps) 640.9(ps)]
OUTPUT_TERM: minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/Q [885.2(ps) 768.5(ps)]

Main Tree: 
     nrSink         : 31
     Rise Delay	   : [1007.6(ps)  1017.3(ps)]
     Rise Skew	   : 9.7(ps)
     Fall Delay	   : [900.2(ps)  909.9(ps)]
     Fall Skew	   : 9.7(ps)


  Main Tree from minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/Q w/o tracing through gates: 
     nrSink : 31
     nrGate : 0
     Rise Delay [1007.6(ps)  1017.3(ps)] Skew [9.7(ps)]
     Fall Delay [900.2(ps)  909.9(ps)] Skew=[9.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A [758.8(ps) 648.6(ps)]
OUTPUT_TERM: minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q [891(ps) 775.2(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1008.8(ps)  1018(ps)]
     Rise Skew	   : 9.2(ps)
     Fall Delay	   : [902.1(ps)  911.3(ps)]
     Fall Skew	   : 9.2(ps)


  Main Tree from minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1008.8(ps)  1018(ps)] Skew [9.2(ps)]
     Fall Delay [902.1(ps)  911.3(ps)] Skew=[9.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A [758.7(ps) 648.4(ps)]
OUTPUT_TERM: minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q [886.8(ps) 772.4(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1008(ps)  1013.8(ps)]
     Rise Skew	   : 5.8(ps)
     Fall Delay	   : [902.4(ps)  908.2(ps)]
     Fall Skew	   : 5.8(ps)


  Main Tree from minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1008(ps)  1013.8(ps)] Skew [5.8(ps)]
     Fall Delay [902.4(ps)  908.2(ps)] Skew=[5.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A [754.5(ps) 644.3(ps)]
OUTPUT_TERM: minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/Q [888.9(ps) 772.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1017.1(ps)  1030.1(ps)]
     Rise Skew	   : 13(ps)
     Fall Delay	   : [909.9(ps)  922.9(ps)]
     Fall Skew	   : 13(ps)


  Main Tree from minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1017.1(ps)  1030.1(ps)] Skew [13(ps)]
     Fall Delay [909.9(ps)  922.9(ps)] Skew=[13(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A [753.4(ps) 643.2(ps)]
OUTPUT_TERM: minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/Q [886.8(ps) 770.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1013(ps)  1024.1(ps)]
     Rise Skew	   : 11.1(ps)
     Fall Delay	   : [906.2(ps)  917.3(ps)]
     Fall Skew	   : 11.1(ps)


  Main Tree from minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1013(ps)  1024.1(ps)] Skew [11.1(ps)]
     Fall Delay [906.2(ps)  917.3(ps)] Skew=[11.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A [730.8(ps) 619.5(ps)]
OUTPUT_TERM: minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/Q [875.9(ps) 756.9(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1003.4(ps)  1012.4(ps)]
     Rise Skew	   : 9(ps)
     Fall Delay	   : [894.2(ps)  903.2(ps)]
     Fall Skew	   : 9(ps)


  Main Tree from minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1003.4(ps)  1012.4(ps)] Skew [9(ps)]
     Fall Delay [894.2(ps)  903.2(ps)] Skew=[9(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A [720.8(ps) 609.5(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/Q [872.4(ps) 750.8(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1009.6(ps)  1022.2(ps)]
     Rise Skew	   : 12.6(ps)
     Fall Delay	   : [898.5(ps)  911.2(ps)]
     Fall Skew	   : 12.7(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1009.6(ps)  1022.2(ps)] Skew [12.6(ps)]
     Fall Delay [898.5(ps)  911.2(ps)] Skew=[12.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A [720.9(ps) 609.7(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/Q [869.2(ps) 748.9(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1005.3(ps)  1014(ps)]
     Rise Skew	   : 8.7(ps)
     Fall Delay	   : [895.3(ps)  904.1(ps)]
     Fall Skew	   : 8.8(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1005.3(ps)  1014(ps)] Skew [8.7(ps)]
     Fall Delay [895.3(ps)  904.1(ps)] Skew=[8.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A [722(ps) 610.8(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/Q [872.3(ps) 751.4(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1007.2(ps)  1016.5(ps)]
     Rise Skew	   : 9.3(ps)
     Fall Delay	   : [896.5(ps)  905.8(ps)]
     Fall Skew	   : 9.3(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1007.2(ps)  1016.5(ps)] Skew [9.3(ps)]
     Fall Delay [896.5(ps)  905.8(ps)] Skew=[9.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A [720.8(ps) 609.6(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/Q [872.8(ps) 751.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1007.6(ps)  1017.9(ps)]
     Rise Skew	   : 10.3(ps)
     Fall Delay	   : [896.2(ps)  906.6(ps)]
     Fall Skew	   : 10.4(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1007.6(ps)  1017.9(ps)] Skew [10.3(ps)]
     Fall Delay [896.2(ps)  906.6(ps)] Skew=[10.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A [726.2(ps) 615(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/Q [877.3(ps) 756.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1011.6(ps)  1021.8(ps)]
     Rise Skew	   : 10.2(ps)
     Fall Delay	   : [900.9(ps)  911.1(ps)]
     Fall Skew	   : 10.2(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1011.6(ps)  1021.8(ps)] Skew [10.2(ps)]
     Fall Delay [900.9(ps)  911.1(ps)] Skew=[10.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A [720.8(ps) 609.6(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/Q [873.5(ps) 751.6(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1014.2(ps)  1026.6(ps)]
     Rise Skew	   : 12.4(ps)
     Fall Delay	   : [902.8(ps)  915.1(ps)]
     Fall Skew	   : 12.3(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1014.2(ps)  1026.6(ps)] Skew [12.4(ps)]
     Fall Delay [902.8(ps)  915.1(ps)] Skew=[12.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A [723.5(ps) 612.2(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/Q [874.4(ps) 753.2(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1012.1(ps)  1020.8(ps)]
     Rise Skew	   : 8.7(ps)
     Fall Delay	   : [901.3(ps)  910(ps)]
     Fall Skew	   : 8.7(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1012.1(ps)  1020.8(ps)] Skew [8.7(ps)]
     Fall Delay [901.3(ps)  910(ps)] Skew=[8.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A [726.5(ps) 615.3(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/Q [875.5(ps) 755.2(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1010.8(ps)  1020.2(ps)]
     Rise Skew	   : 9.4(ps)
     Fall Delay	   : [900.8(ps)  910.2(ps)]
     Fall Skew	   : 9.4(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1010.8(ps)  1020.2(ps)] Skew [9.4(ps)]
     Fall Delay [900.8(ps)  910.2(ps)] Skew=[9.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A [722.4(ps) 611.1(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/Q [873.3(ps) 752.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1008.4(ps)  1020.5(ps)]
     Rise Skew	   : 12.1(ps)
     Fall Delay	   : [897.4(ps)  909.7(ps)]
     Fall Skew	   : 12.3(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1008.4(ps)  1020.5(ps)] Skew [12.1(ps)]
     Fall Delay [897.4(ps)  909.7(ps)] Skew=[12.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A [723.4(ps) 612.2(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/Q [876.2(ps) 754.4(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1007.3(ps)  1016.2(ps)]
     Rise Skew	   : 8.9(ps)
     Fall Delay	   : [895.6(ps)  904.6(ps)]
     Fall Skew	   : 9(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1007.3(ps)  1016.2(ps)] Skew [8.9(ps)]
     Fall Delay [895.6(ps)  904.6(ps)] Skew=[9(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A [723.4(ps) 612.2(ps)]
OUTPUT_TERM: minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/Q [871(ps) 751.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [999.3(ps)  1008(ps)]
     Rise Skew	   : 8.7(ps)
     Fall Delay	   : [889.4(ps)  898.1(ps)]
     Fall Skew	   : 8.7(ps)


  Main Tree from minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [999.3(ps)  1008(ps)] Skew [8.7(ps)]
     Fall Delay [889.4(ps)  898.1(ps)] Skew=[8.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A [733.1(ps) 621.8(ps)]
OUTPUT_TERM: minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q [880.5(ps) 760.7(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1015.9(ps)  1025.9(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [903.2(ps)  913.1(ps)]
     Fall Skew	   : 9.9(ps)


  Main Tree from minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1015.9(ps)  1025.9(ps)] Skew [10(ps)]
     Fall Delay [903.2(ps)  913.1(ps)] Skew=[9.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A [733.3(ps) 621.9(ps)]
OUTPUT_TERM: minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q [872.1(ps) 755.4(ps)]

Main Tree: 
     nrSink         : 33
     Rise Delay	   : [1006.6(ps)  1017.7(ps)]
     Rise Skew	   : 11.1(ps)
     Fall Delay	   : [899.6(ps)  910.7(ps)]
     Fall Skew	   : 11.1(ps)


  Main Tree from minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q w/o tracing through gates: 
     nrSink : 33
     nrGate : 0
     Rise Delay [1006.6(ps)  1017.7(ps)] Skew [11.1(ps)]
     Fall Delay [899.6(ps)  910.7(ps)] Skew=[11.1(ps)]


**** Detail Clock Tree Report ****

clock (0 0) load=2.751(pf) 

IOPADS_INST/PAD_clock_I/PAD (0.0169 0.0169) slew=(0.0317 0.0317)
IOPADS_INST/PAD_clock_I/Y (0.5598 0.4297) load=0.40871(pf) 

minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/A (0.6345 0.5048) slew=(0.1486 0.1514)
minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q (0.7685 0.647) load=0.0427929(pf) 

minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/A (0.635 0.5053) slew=(0.1488 0.1513)
minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q (0.7784 0.654) load=0.0515414(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/A (0.6117 0.4821) slew=(0.1425 0.1417)
minimips_core_instance/U7_banc_RC_CG_HIER_INST10/g13/Q (0.7819 0.6459) load=0.0787036(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/A (0.619 0.4895) slew=(0.145 0.1458)
minimips_core_instance/U7_banc_RC_CG_HIER_INST32/g13/Q (0.7779 0.647) load=0.0673177(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/A (0.6156 0.486) slew=(0.1441 0.1429)
minimips_core_instance/U7_banc_RC_CG_HIER_INST9/g13/Q (0.7858 0.65) load=0.0785315(pf) 

clock_I__L1_I3/A (0.6439 0.5142) slew=(0.1511 0.1503)
clock_I__L1_I3/Q (0.7542 0.6451) load=0.289131(pf) 

clock_I__L1_I4/A (0.5891 0.4592) slew=(0.1238 0.1274)
clock_I__L1_I4/Q (0.7018 0.5899) load=0.262064(pf) 

clock_I__L1_I5/A (0.6421 0.5124) slew=(0.1511 0.1502)
clock_I__L1_I5/Q (0.7365 0.6264) load=0.169651(pf) 

clock_I__L1_I6/A (0.5975 0.4677) slew=(0.1307 0.1323)
clock_I__L1_I6/Q (0.7005 0.5895) load=0.249582(pf) 

clock_I__L1_I7/A (0.6438 0.5141) slew=(0.1512 0.1503)
clock_I__L1_I7/Q (0.7334 0.623) load=0.133493(pf) 

minimips_core_instance/rc_gclk__L1_I1/A (0.7709 0.6494) slew=(0.1074 0.0685)
minimips_core_instance/rc_gclk__L1_I1/Q (0.8767 0.7637) load=0.174237(pf) 

minimips_core_instance/U3_di_rc_gclk__L1_I1/A (0.7813 0.6569) slew=(0.1231 0.0768)
minimips_core_instance/U3_di_rc_gclk__L1_I1/Q (0.8902 0.7724) load=0.237837(pf) 

minimips_core_instance/U7_banc_rc_gclk_13972__L1_I1/A (0.7892 0.6532) slew=(0.1725 0.1018)
minimips_core_instance/U7_banc_rc_gclk_13972__L1_I1/Q (0.9094 0.7815) load=0.279327(pf) 

minimips_core_instance/U7_banc_rc_gclk_14038__L1_I1/A (0.7837 0.6528) slew=(0.1518 0.0913)
minimips_core_instance/U7_banc_rc_gclk_14038__L1_I1/Q (0.913 0.7929) load=0.268186(pf) 

minimips_core_instance/U7_banc_rc_gclk__L1_I1/A (0.7931 0.6573) slew=(0.1722 0.1016)
minimips_core_instance/U7_banc_rc_gclk__L1_I1/Q (0.9136 0.7859) load=0.281299(pf) 

minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/enl_reg/GN (0.7698 0.6606) RiseTrig slew=(0.0865 0.0812)

minimips_core_instance/U8_syscop_scp_reg_reg[14][16]/C (0.7657 0.6566) RiseTrig slew=(0.086 0.0806)

minimips_core_instance/U8_syscop_scp_reg_reg[13][27]/C (0.7678 0.6587) RiseTrig slew=(0.0864 0.0811)

minimips_core_instance/U8_syscop_scp_reg_reg[14][29]/C (0.767 0.6579) RiseTrig slew=(0.0863 0.081)

minimips_core_instance/U8_syscop_scp_reg_reg[14][28]/C (0.7678 0.6587) RiseTrig slew=(0.0864 0.0811)

minimips_core_instance/U8_syscop_scp_reg_reg[14][31]/C (0.767 0.6578) RiseTrig slew=(0.0863 0.081)

minimips_core_instance/U8_syscop_scp_reg_reg[13][26]/C (0.768 0.6589) RiseTrig slew=(0.0864 0.0811)

minimips_core_instance/U8_syscop_scp_reg_reg[14][30]/C (0.7648 0.6557) RiseTrig slew=(0.0861 0.0808)

minimips_core_instance/U8_syscop_scp_reg_reg[14][12]/C (0.7685 0.6593) RiseTrig slew=(0.0861 0.0807)

minimips_core_instance/U8_syscop_scp_reg_reg[13][1]/C (0.7623 0.6532) RiseTrig slew=(0.0858 0.0805)

minimips_core_instance/U8_syscop_scp_reg_reg[13][2]/C (0.7618 0.6527) RiseTrig slew=(0.0857 0.0804)

minimips_core_instance/U8_syscop_scp_reg_reg[13][0]/C (0.7625 0.6534) RiseTrig slew=(0.0858 0.0805)

minimips_core_instance/U8_syscop_scp_reg_reg[13][3]/C (0.7622 0.6531) RiseTrig slew=(0.0858 0.0804)

minimips_core_instance/U8_syscop_scp_reg_reg[13][4]/C (0.7631 0.654) RiseTrig slew=(0.0858 0.0804)

minimips_core_instance/U8_syscop_scp_reg_reg[13][14]/C (0.7648 0.6556) RiseTrig slew=(0.0859 0.0805)

minimips_core_instance/U8_syscop_save_msk_reg/C (0.7623 0.6532) RiseTrig slew=(0.0858 0.0805)

minimips_core_instance/U8_syscop_scp_reg_reg[13][6]/C (0.7645 0.6554) RiseTrig slew=(0.0859 0.0805)

minimips_core_instance/U8_syscop_scp_reg_reg[13][5]/C (0.7643 0.6551) RiseTrig slew=(0.0859 0.0805)

minimips_core_instance/U8_syscop_scp_reg_reg[13][8]/C (0.7657 0.6566) RiseTrig slew=(0.086 0.0806)

minimips_core_instance/U8_syscop_scp_reg_reg[13][7]/C (0.765 0.6558) RiseTrig slew=(0.0859 0.0805)

minimips_core_instance/U8_syscop_scp_reg_reg[13][16]/C (0.7666 0.6574) RiseTrig slew=(0.086 0.0806)

minimips_core_instance/U8_syscop_scp_reg_reg[13][23]/C (0.7714 0.6623) RiseTrig slew=(0.0866 0.0813)

minimips_core_instance/U8_syscop_scp_reg_reg[12][0]/C (0.7628 0.6537) RiseTrig slew=(0.0859 0.0805)

minimips_core_instance/U8_syscop_scp_reg_reg[13][9]/C (0.7673 0.6582) RiseTrig slew=(0.086 0.0807)

minimips_core_instance/U8_syscop_scp_reg_reg[13][11]/C (0.7675 0.6583) RiseTrig slew=(0.086 0.0807)

minimips_core_instance/U8_syscop_scp_reg_reg[13][30]/C (0.7674 0.6582) RiseTrig slew=(0.0863 0.081)

minimips_core_instance/U8_syscop_scp_reg_reg[13][15]/C (0.7683 0.6592) RiseTrig slew=(0.0861 0.0807)

minimips_core_instance/U8_syscop_scp_reg_reg[13][29]/C (0.7675 0.6584) RiseTrig slew=(0.0863 0.081)

minimips_core_instance/U8_syscop_scp_reg_reg[13][21]/C (0.7704 0.6613) RiseTrig slew=(0.0866 0.0813)

minimips_core_instance/U8_syscop_scp_reg_reg[13][28]/C (0.7675 0.6584) RiseTrig slew=(0.0863 0.081)

minimips_core_instance/U8_syscop_scp_reg_reg[13][10]/C (0.7678 0.6586) RiseTrig slew=(0.086 0.0807)

minimips_core_instance/U8_syscop_scp_reg_reg[13][13]/C (0.7681 0.659) RiseTrig slew=(0.086 0.0807)

minimips_core_instance/U8_syscop_scp_reg_reg[13][31]/C (0.7674 0.6582) RiseTrig slew=(0.0863 0.081)

minimips_core_instance/U8_syscop_scp_reg_reg[13][12]/C (0.7682 0.659) RiseTrig slew=(0.086 0.0807)

minimips_core_instance/U8_syscop_scp_reg_reg[13][20]/C (0.771 0.6618) RiseTrig slew=(0.0866 0.0813)

minimips_core_instance/U8_syscop_scp_reg_reg[13][22]/C (0.7717 0.6625) RiseTrig slew=(0.0866 0.0813)

minimips_core_instance/U9_bus_ctrl_req_allowed_reg/C (0.7737 0.6645) RiseTrig slew=(0.0866 0.0813)

minimips_core_instance/U7_banc_RC_CG_HIER_INST9/enl_reg/GN (0.7206 0.6086) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/A (0.7245 0.6125) slew=(0.0967 0.0909)
minimips_core_instance/U7_banc_RC_CG_HIER_INST38/g13/Q (0.871 0.7517) load=0.0596261(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST38/enl_reg/GN (0.7203 0.6083) RiseTrig slew=(0.0964 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/A (0.7217 0.6097) slew=(0.0966 0.0894)
minimips_core_instance/U7_banc_RC_CG_HIER_INST36/g13/Q (0.8779 0.7547) load=0.0692739(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST36/enl_reg/GN (0.7206 0.6086) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/A (0.7221 0.6101) slew=(0.0966 0.0894)
minimips_core_instance/U7_banc_RC_CG_HIER_INST34/g13/Q (0.8689 0.7491) load=0.0599884(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST34/enl_reg/GN (0.7193 0.6073) RiseTrig slew=(0.0964 0.0892)

minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/A (0.7217 0.6097) slew=(0.0966 0.0894)
minimips_core_instance/U7_banc_RC_CG_HIER_INST33/g13/Q (0.8788 0.7552) load=0.0701504(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST32/enl_reg/GN (0.7206 0.6086) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/A (0.7217 0.6097) slew=(0.0966 0.0894)
minimips_core_instance/U7_banc_RC_CG_HIER_INST30/g13/Q (0.8759 0.7534) load=0.0673241(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST30/enl_reg/GN (0.7206 0.6086) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/A (0.7218 0.6098) slew=(0.0966 0.0894)
minimips_core_instance/U7_banc_RC_CG_HIER_INST27/g13/Q (0.8731 0.7516) load=0.0643883(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST27/enl_reg/GN (0.7201 0.6081) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/A (0.7215 0.6094) slew=(0.0965 0.0894)
minimips_core_instance/U7_banc_RC_CG_HIER_INST26/g13/Q (0.8704 0.7498) load=0.0621003(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST26/enl_reg/GN (0.7204 0.6084) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/A (0.7248 0.6127) slew=(0.0968 0.091)
minimips_core_instance/U7_banc_RC_CG_HIER_INST25/g13/Q (0.8706 0.7514) load=0.0589083(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST25/enl_reg/GN (0.7206 0.6086) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/A (0.7245 0.6124) slew=(0.0967 0.0908)
minimips_core_instance/U7_banc_RC_CG_HIER_INST22/g13/Q (0.8677 0.7495) load=0.0563607(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST22/enl_reg/GN (0.7206 0.6086) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/A (0.7244 0.6124) slew=(0.0967 0.0908)
minimips_core_instance/U7_banc_RC_CG_HIER_INST21/g13/Q (0.8669 0.749) load=0.0556335(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST21/enl_reg/GN (0.7205 0.6085) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/A (0.7222 0.6101) slew=(0.0966 0.0894)
minimips_core_instance/U7_banc_RC_CG_HIER_INST19/g13/Q (0.8616 0.7444) load=0.0525935(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST19/enl_reg/GN (0.7193 0.6073) RiseTrig slew=(0.0964 0.0892)

minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/A (0.7244 0.6124) slew=(0.0967 0.0908)
minimips_core_instance/U7_banc_RC_CG_HIER_INST18/g13/Q (0.8656 0.7482) load=0.0544088(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST18/enl_reg/GN (0.7205 0.6085) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/A (0.7244 0.6124) slew=(0.0967 0.0908)
minimips_core_instance/U7_banc_RC_CG_HIER_INST17/g13/Q (0.8685 0.75) load=0.0572563(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST17/enl_reg/GN (0.7203 0.6083) RiseTrig slew=(0.0964 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/A (0.7244 0.6123) slew=(0.0967 0.0907)
minimips_core_instance/U7_banc_RC_CG_HIER_INST15/g13/Q (0.8678 0.7495) load=0.0565515(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST15/enl_reg/GN (0.7206 0.6086) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/A (0.7231 0.6111) slew=(0.0966 0.0899)
minimips_core_instance/U7_banc_RC_CG_HIER_INST14/g13/Q (0.8729 0.7522) load=0.0629658(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST14/enl_reg/GN (0.7202 0.6082) RiseTrig slew=(0.0964 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/A (0.7221 0.6101) slew=(0.0966 0.0894)
minimips_core_instance/U7_banc_RC_CG_HIER_INST12/g13/Q (0.8685 0.7489) load=0.0595642(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST12/enl_reg/GN (0.7198 0.6078) RiseTrig slew=(0.0964 0.0892)

minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/A (0.7216 0.6096) slew=(0.0966 0.0894)
minimips_core_instance/U7_banc_RC_CG_HIER_INST11/g13/Q (0.8683 0.7485) load=0.0598206(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST11/enl_reg/GN (0.7205 0.6085) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U7_banc_RC_CG_HIER_INST10/enl_reg/GN (0.7206 0.6086) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/it_mat_clk_reg/C (0.7207 0.6086) RiseTrig slew=(0.0965 0.0893)

minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/A (0.7511 0.6409) slew=(0.0646 0.0619)
minimips_core_instance/U8_syscop_RC_CG_HIER_INST41/g12/Q (0.8852 0.7685) load=0.0530832(pf) 

minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A (0.7588 0.6486) slew=(0.068 0.0643)
minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q (0.891 0.7752) load=0.0505996(pf) 

minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN (0.7586 0.6483) RiseTrig slew=(0.068 0.0644)

minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A (0.7587 0.6484) slew=(0.068 0.0643)
minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q (0.8868 0.7724) load=0.0466011(pf) 

minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN (0.7584 0.6481) RiseTrig slew=(0.068 0.0644)

minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/A (0.7545 0.6443) slew=(0.0673 0.064)
minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g12/Q (0.8889 0.7723) load=0.0529232(pf) 

minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN (0.7545 0.6442) RiseTrig slew=(0.0673 0.064)

minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/A (0.7534 0.6432) slew=(0.0666 0.0635)
minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g12/Q (0.8868 0.7705) load=0.0520431(pf) 

minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN (0.754 0.6438) RiseTrig slew=(0.067 0.0638)

minimips_core_instance/U9_bus_ctrl_cs_reg/C (0.7529 0.6426) RiseTrig slew=(0.0662 0.0632)

minimips_core_instance/U8_syscop_scp_reg_reg[13][19]/C (0.7512 0.641) RiseTrig slew=(0.0647 0.0619)

minimips_core_instance/U8_syscop_scp_reg_reg[14][24]/C (0.7528 0.6426) RiseTrig slew=(0.0662 0.0632)

minimips_core_instance/U8_syscop_scp_reg_reg[14][25]/C (0.7527 0.6425) RiseTrig slew=(0.0661 0.0631)

minimips_core_instance/U8_syscop_scp_reg_reg[13][25]/C (0.7488 0.6385) RiseTrig slew=(0.064 0.0603)

minimips_core_instance/U8_syscop_scp_reg_reg[13][24]/C (0.7475 0.6373) RiseTrig slew=(0.0637 0.06)

minimips_core_instance/U8_syscop_scp_reg_reg[14][26]/C (0.746 0.6358) RiseTrig slew=(0.0635 0.0598)

minimips_core_instance/U8_syscop_scp_reg_reg[14][27]/C (0.7445 0.6343) RiseTrig slew=(0.0632 0.0595)

minimips_core_instance/U8_syscop_scp_reg_reg[14][18]/C (0.7412 0.6311) RiseTrig slew=(0.0622 0.0584)

minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN (0.7332 0.6219) RiseTrig slew=(0.088 0.0838)

minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/A (0.7308 0.6195) slew=(0.0885 0.0838)
minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/g12/Q (0.8759 0.7569) load=0.0597256(pf) 

minimips_core_instance/U8_syscop_RC_CG_HIER_INST40/enl_reg/GN (0.7301 0.6188) RiseTrig slew=(0.0885 0.0839)

minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN (0.7332 0.6219) RiseTrig slew=(0.088 0.0838)

minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/A (0.7208 0.6095) slew=(0.0855 0.0815)
minimips_core_instance/U7_banc_RC_CG_HIER_INST39/g13/Q (0.8724 0.7508) load=0.0666861(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/A (0.7209 0.6097) slew=(0.0855 0.0815)
minimips_core_instance/U7_banc_RC_CG_HIER_INST37/g13/Q (0.8692 0.7489) load=0.0634622(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST37/enl_reg/GN (0.7178 0.6066) RiseTrig slew=(0.083 0.079)

minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/A (0.722 0.6108) slew=(0.0864 0.0823)
minimips_core_instance/U7_banc_RC_CG_HIER_INST35/g13/Q (0.8723 0.7514) load=0.0652609(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST35/enl_reg/GN (0.7223 0.6111) RiseTrig slew=(0.0865 0.0824)

minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/A (0.7208 0.6096) slew=(0.0855 0.0815)
minimips_core_instance/U7_banc_RC_CG_HIER_INST31/g13/Q (0.8728 0.7511) load=0.0670498(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST31/enl_reg/GN (0.7215 0.6103) RiseTrig slew=(0.0861 0.082)

minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/A (0.7262 0.615) slew=(0.0882 0.0837)
minimips_core_instance/U7_banc_RC_CG_HIER_INST29/g13/Q (0.8773 0.7563) load=0.0657594(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST29/enl_reg/GN (0.7234 0.6122) RiseTrig slew=(0.0871 0.0829)

minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/A (0.7208 0.6096) slew=(0.0855 0.0815)
minimips_core_instance/U7_banc_RC_CG_HIER_INST28/g13/Q (0.8735 0.7516) load=0.0677419(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST28/enl_reg/GN (0.7182 0.607) RiseTrig slew=(0.0831 0.0794)

minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/A (0.7235 0.6122) slew=(0.087 0.0828)
minimips_core_instance/U7_banc_RC_CG_HIER_INST24/g13/Q (0.8744 0.7532) load=0.0656873(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST24/enl_reg/GN (0.7224 0.6112) RiseTrig slew=(0.0866 0.0825)

minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/A (0.7265 0.6153) slew=(0.0882 0.0838)
minimips_core_instance/U7_banc_RC_CG_HIER_INST23/g13/Q (0.8755 0.7552) load=0.0635945(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST23/enl_reg/GN (0.7236 0.6124) RiseTrig slew=(0.0872 0.083)

minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/A (0.7224 0.6111) slew=(0.0865 0.0824)
minimips_core_instance/U7_banc_RC_CG_HIER_INST20/g13/Q (0.8733 0.7521) load=0.0657958(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST20/enl_reg/GN (0.7189 0.6076) RiseTrig slew=(0.0838 0.0801)

minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/A (0.7234 0.6122) slew=(0.087 0.0828)
minimips_core_instance/U7_banc_RC_CG_HIER_INST16/g13/Q (0.8762 0.7544) load=0.0676206(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST16/enl_reg/GN (0.7228 0.6115) RiseTrig slew=(0.0868 0.0826)

minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/A (0.7234 0.6122) slew=(0.087 0.0828)
minimips_core_instance/U7_banc_RC_CG_HIER_INST13/g13/Q (0.871 0.7511) load=0.0625035(pf) 

minimips_core_instance/U7_banc_RC_CG_HIER_INST13/enl_reg/GN (0.7233 0.6121) RiseTrig slew=(0.087 0.0828)

minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/A (0.7331 0.6218) slew=(0.0881 0.0837)
minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q (0.8805 0.7607) load=0.0620295(pf) 

minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN (0.7331 0.6218) RiseTrig slew=(0.0881 0.0838)

minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN (0.7332 0.6219) RiseTrig slew=(0.088 0.0838)

minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/A (0.7333 0.6219) slew=(0.088 0.0838)
minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q (0.8721 0.7554) load=0.0535913(pf) 

minimips_core_instance/U8_syscop_scp_reg_reg[14][23]/C (0.7322 0.6209) RiseTrig slew=(0.0883 0.0835)

minimips_core_instance/U8_syscop_scp_reg_reg[14][20]/C (0.7322 0.6209) RiseTrig slew=(0.0883 0.0835)

minimips_core_instance/U8_syscop_scp_reg_reg[14][21]/C (0.7324 0.6211) RiseTrig slew=(0.0882 0.0835)

minimips_core_instance/U8_syscop_scp_reg_reg[14][19]/C (0.7325 0.6212) RiseTrig slew=(0.0882 0.0835)

minimips_core_instance/U8_syscop_scp_reg_reg[14][22]/C (0.7322 0.6209) RiseTrig slew=(0.0883 0.0835)

clock_I__I2/A (0.7092 0.598) slew=(0.0806 0.0757)
clock_I__I2/Q (0.6606 0.7673) load=0.0115719(pf) 

clock_I__I0/A (0.709 0.5979) slew=(0.0806 0.0757)
clock_I__I0/Q (0.6941 0.8002) load=0.00827382(pf) 

minimips_core_instance/U8_syscop_scp_reg_reg[14][13]/C (0.7453 0.6349) RiseTrig slew=(0.0541 0.0508)

minimips_core_instance/U8_syscop_scp_reg_reg[14][15]/C (0.7452 0.6348) RiseTrig slew=(0.0541 0.0508)

minimips_core_instance/U8_syscop_scp_reg_reg[14][11]/C (0.7452 0.6347) RiseTrig slew=(0.0541 0.0508)

minimips_core_instance/U8_syscop_scp_reg_reg[14][14]/C (0.745 0.6346) RiseTrig slew=(0.0541 0.0508)

minimips_core_instance/U8_syscop_scp_reg_reg[14][10]/C (0.7447 0.6343) RiseTrig slew=(0.0541 0.0508)

minimips_core_instance/U8_syscop_scp_reg_reg[14][9]/C (0.7447 0.6342) RiseTrig slew=(0.0541 0.0508)

minimips_core_instance/U8_syscop_scp_reg_reg[14][8]/C (0.7432 0.6328) RiseTrig slew=(0.054 0.0508)

minimips_core_instance/U8_syscop_scp_reg_reg[14][7]/C (0.7427 0.6322) RiseTrig slew=(0.054 0.0507)

minimips_core_instance/U8_syscop_scp_reg_reg[14][6]/C (0.7419 0.6315) RiseTrig slew=(0.0539 0.0507)

minimips_core_instance/U8_syscop_scp_reg_reg[14][5]/C (0.7408 0.6304) RiseTrig slew=(0.0538 0.0506)

minimips_core_instance/U8_syscop_scp_reg_reg[14][4]/C (0.7401 0.6297) RiseTrig slew=(0.0537 0.0505)

minimips_core_instance/U8_syscop_scp_reg_reg[14][3]/C (0.7394 0.629) RiseTrig slew=(0.0536 0.0504)

minimips_core_instance/U8_syscop_scp_reg_reg[14][2]/C (0.7383 0.6279) RiseTrig slew=(0.0536 0.0503)

minimips_core_instance/U8_syscop_scp_reg_reg[14][1]/C (0.7373 0.6269) RiseTrig slew=(0.0535 0.0501)

minimips_core_instance/U8_syscop_scp_reg_reg[14][17]/C (0.7374 0.627) RiseTrig slew=(0.0535 0.0501)

minimips_core_instance/U8_syscop_scp_reg_reg[13][17]/C (0.7369 0.6265) RiseTrig slew=(0.0534 0.05)

minimips_core_instance/U8_syscop_scp_reg_reg[13][18]/C (0.7369 0.6265) RiseTrig slew=(0.0534 0.05)

minimips_core_instance/U8_syscop_scp_reg_reg[14][0]/C (0.7374 0.6269) RiseTrig slew=(0.0535 0.0501)

minimips_core_instance/rc_gclk__L2_I4/A (0.8872 0.7741) slew=(0.0853 0.0815)
minimips_core_instance/rc_gclk__L2_I4/Q (1.0044 0.9056) load=0.413219(pf) 

minimips_core_instance/rc_gclk__L2_I5/A (0.8857 0.7727) slew=(0.0852 0.0815)
minimips_core_instance/rc_gclk__L2_I5/Q (1.0025 0.9038) load=0.409274(pf) 

minimips_core_instance/rc_gclk__L2_I6/A (0.8869 0.7738) slew=(0.0853 0.0815)
minimips_core_instance/rc_gclk__L2_I6/Q (1.0047 0.9058) load=0.417492(pf) 

minimips_core_instance/U3_di_rc_gclk__L2_I16/A (0.9002 0.7824) slew=(0.0866 0.0794)
minimips_core_instance/U3_di_rc_gclk__L2_I16/Q (1.0043 0.8999) load=0.30143(pf) 

minimips_core_instance/U3_di_rc_gclk__L2_I17/A (0.8999 0.7821) slew=(0.0866 0.0794)
minimips_core_instance/U3_di_rc_gclk__L2_I17/Q (0.9953 0.8902) load=0.234415(pf) 

minimips_core_instance/U3_di_rc_gclk__L2_I18/A (0.8999 0.7821) slew=(0.0866 0.0794)
minimips_core_instance/U3_di_rc_gclk__L2_I18/Q (1.007 0.9026) load=0.325163(pf) 

minimips_core_instance/U3_di_rc_gclk__L2_I19/A (0.9003 0.7825) slew=(0.0867 0.0794)
minimips_core_instance/U3_di_rc_gclk__L2_I19/Q (0.9936 0.8884) load=0.21861(pf) 

minimips_core_instance/U7_banc_registres_reg[9][6]/C (0.9114 0.7835) RiseTrig slew=(0.0983 0.0891)

minimips_core_instance/U7_banc_registres_reg[9][25]/C (0.9129 0.785) RiseTrig slew=(0.0983 0.0892)

minimips_core_instance/U7_banc_registres_reg[9][31]/C (0.9205 0.7926) RiseTrig slew=(0.0985 0.0893)

minimips_core_instance/U7_banc_registres_reg[9][4]/C (0.9145 0.7866) RiseTrig slew=(0.0987 0.0895)

minimips_core_instance/U7_banc_registres_reg[9][30]/C (0.9172 0.7893) RiseTrig slew=(0.0985 0.0892)

minimips_core_instance/U7_banc_registres_reg[9][29]/C (0.9208 0.7929) RiseTrig slew=(0.0985 0.0893)

minimips_core_instance/U7_banc_registres_reg[9][28]/C (0.9209 0.793) RiseTrig slew=(0.0985 0.0893)

minimips_core_instance/U7_banc_registres_reg[9][27]/C (0.9147 0.7868) RiseTrig slew=(0.0987 0.0895)

minimips_core_instance/U7_banc_registres_reg[9][26]/C (0.9142 0.7863) RiseTrig slew=(0.0984 0.0892)

minimips_core_instance/U7_banc_registres_reg[9][24]/C (0.9183 0.7904) RiseTrig slew=(0.0985 0.0893)

minimips_core_instance/U7_banc_registres_reg[9][23]/C (0.9163 0.7884) RiseTrig slew=(0.0985 0.0892)

minimips_core_instance/U7_banc_registres_reg[9][22]/C (0.9204 0.7925) RiseTrig slew=(0.0985 0.0893)

minimips_core_instance/U7_banc_registres_reg[9][21]/C (0.9194 0.7915) RiseTrig slew=(0.0985 0.0893)

minimips_core_instance/U7_banc_registres_reg[9][20]/C (0.9207 0.7928) RiseTrig slew=(0.0985 0.0893)

minimips_core_instance/U7_banc_registres_reg[9][19]/C (0.9129 0.785) RiseTrig slew=(0.0983 0.0892)

minimips_core_instance/U7_banc_registres_reg[9][18]/C (0.9147 0.7867) RiseTrig slew=(0.0987 0.0895)

minimips_core_instance/U7_banc_registres_reg[9][17]/C (0.9183 0.7904) RiseTrig slew=(0.0985 0.0893)

minimips_core_instance/U7_banc_registres_reg[9][0]/C (0.9146 0.7867) RiseTrig slew=(0.0989 0.0897)

minimips_core_instance/U7_banc_registres_reg[9][10]/C (0.9253 0.7973) RiseTrig slew=(0.0995 0.0905)

minimips_core_instance/U7_banc_registres_reg[9][11]/C (0.9234 0.7955) RiseTrig slew=(0.0995 0.0905)

minimips_core_instance/U7_banc_registres_reg[9][12]/C (0.9257 0.7977) RiseTrig slew=(0.0995 0.0905)

minimips_core_instance/U7_banc_registres_reg[9][13]/C (0.9217 0.7937) RiseTrig slew=(0.0995 0.0904)

minimips_core_instance/U7_banc_registres_reg[9][14]/C (0.9145 0.7865) RiseTrig slew=(0.0988 0.0897)

minimips_core_instance/U7_banc_registres_reg[9][15]/C (0.9262 0.7982) RiseTrig slew=(0.0995 0.0905)

minimips_core_instance/U7_banc_registres_reg[9][1]/C (0.9164 0.7885) RiseTrig slew=(0.0991 0.0899)

minimips_core_instance/U7_banc_registres_reg[9][3]/C (0.9183 0.7903) RiseTrig slew=(0.0992 0.0901)

minimips_core_instance/U7_banc_registres_reg[9][5]/C (0.9239 0.7959) RiseTrig slew=(0.0995 0.0905)

minimips_core_instance/U7_banc_registres_reg[9][7]/C (0.9269 0.7989) RiseTrig slew=(0.0995 0.0905)

minimips_core_instance/U7_banc_registres_reg[9][8]/C (0.9268 0.7988) RiseTrig slew=(0.0995 0.0905)

minimips_core_instance/U7_banc_registres_reg[9][9]/C (0.9269 0.7989) RiseTrig slew=(0.0995 0.0905)

minimips_core_instance/U7_banc_registres_reg[9][16]/C (0.9259 0.7979) RiseTrig slew=(0.0995 0.0905)

minimips_core_instance/U7_banc_registres_reg[9][2]/C (0.9141 0.7861) RiseTrig slew=(0.0987 0.0895)

minimips_core_instance/U7_banc_registres_reg[4][7]/C (0.9324 0.8123) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][9]/C (0.9324 0.8123) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][24]/C (0.9251 0.805) RiseTrig slew=(0.1208 0.1137)

minimips_core_instance/U7_banc_registres_reg[4][8]/C (0.9322 0.8121) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][30]/C (0.9223 0.8022) RiseTrig slew=(0.1207 0.1137)

minimips_core_instance/U7_banc_registres_reg[4][18]/C (0.9216 0.8015) RiseTrig slew=(0.1207 0.1136)

minimips_core_instance/U7_banc_registres_reg[4][27]/C (0.9223 0.8022) RiseTrig slew=(0.1207 0.1137)

minimips_core_instance/U7_banc_registres_reg[4][17]/C (0.9238 0.8037) RiseTrig slew=(0.1207 0.1137)

minimips_core_instance/U7_banc_registres_reg[4][21]/C (0.9245 0.8044) RiseTrig slew=(0.1207 0.1137)

minimips_core_instance/U7_banc_registres_reg[4][14]/C (0.9299 0.8098) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][13]/C (0.9322 0.8121) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][2]/C (0.9302 0.8101) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][4]/C (0.9302 0.8101) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][3]/C (0.9299 0.8098) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][28]/C (0.9273 0.8072) RiseTrig slew=(0.1208 0.1138)

minimips_core_instance/U7_banc_registres_reg[4][31]/C (0.9274 0.8073) RiseTrig slew=(0.1208 0.1138)

minimips_core_instance/U7_banc_registres_reg[4][15]/C (0.9312 0.8111) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][22]/C (0.9277 0.8076) RiseTrig slew=(0.1208 0.1138)

minimips_core_instance/U7_banc_registres_reg[4][1]/C (0.9283 0.8082) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][23]/C (0.9191 0.799) RiseTrig slew=(0.1206 0.1135)

minimips_core_instance/U7_banc_registres_reg[4][29]/C (0.9279 0.8078) RiseTrig slew=(0.1208 0.1138)

minimips_core_instance/U7_banc_registres_reg[4][16]/C (0.9326 0.8125) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][11]/C (0.9321 0.812) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][20]/C (0.9279 0.8078) RiseTrig slew=(0.1208 0.1138)

minimips_core_instance/U7_banc_registres_reg[4][26]/C (0.9189 0.7988) RiseTrig slew=(0.1206 0.1135)

minimips_core_instance/U7_banc_registres_reg[4][19]/C (0.9203 0.8002) RiseTrig slew=(0.1208 0.1138)

minimips_core_instance/U7_banc_registres_reg[4][0]/C (0.9249 0.8048) RiseTrig slew=(0.1212 0.1143)

minimips_core_instance/U7_banc_registres_reg[4][6]/C (0.9232 0.8031) RiseTrig slew=(0.1211 0.1141)

minimips_core_instance/U7_banc_registres_reg[4][25]/C (0.9208 0.8007) RiseTrig slew=(0.1209 0.1138)

minimips_core_instance/U7_banc_registres_reg[4][5]/C (0.9324 0.8123) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][10]/C (0.9329 0.8128) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[4][12]/C (0.9329 0.8128) RiseTrig slew=(0.1214 0.1145)

minimips_core_instance/U7_banc_registres_reg[10][6]/C (0.917 0.7893) RiseTrig slew=(0.0994 0.0901)

minimips_core_instance/U7_banc_registres_reg[10][2]/C (0.9252 0.7975) RiseTrig slew=(0.1001 0.0909)

minimips_core_instance/U7_banc_registres_reg[10][0]/C (0.9208 0.793) RiseTrig slew=(0.0999 0.0906)

minimips_core_instance/U7_banc_registres_reg[10][14]/C (0.9223 0.7946) RiseTrig slew=(0.1001 0.0909)

minimips_core_instance/U7_banc_registres_reg[10][1]/C (0.9233 0.7955) RiseTrig slew=(0.1002 0.091)

minimips_core_instance/U7_banc_registres_reg[10][3]/C (0.9249 0.7972) RiseTrig slew=(0.1003 0.0912)

minimips_core_instance/U7_banc_registres_reg[10][11]/C (0.9286 0.8009) RiseTrig slew=(0.1005 0.0914)

minimips_core_instance/U7_banc_registres_reg[10][5]/C (0.9296 0.8018) RiseTrig slew=(0.1005 0.0915)

minimips_core_instance/U7_banc_registres_reg[10][13]/C (0.9275 0.7997) RiseTrig slew=(0.1005 0.0914)

minimips_core_instance/U7_banc_registres_reg[10][10]/C (0.9307 0.803) RiseTrig slew=(0.1005 0.0915)

minimips_core_instance/U7_banc_registres_reg[10][12]/C (0.9312 0.8035) RiseTrig slew=(0.1005 0.0915)

minimips_core_instance/U7_banc_registres_reg[10][15]/C (0.9318 0.8041) RiseTrig slew=(0.1005 0.0915)

minimips_core_instance/U7_banc_registres_reg[10][16]/C (0.9317 0.804) RiseTrig slew=(0.1005 0.0915)

minimips_core_instance/U7_banc_registres_reg[10][9]/C (0.9328 0.8051) RiseTrig slew=(0.1004 0.0915)

minimips_core_instance/U7_banc_registres_reg[10][8]/C (0.9326 0.8049) RiseTrig slew=(0.1004 0.0915)

minimips_core_instance/U7_banc_registres_reg[10][7]/C (0.9328 0.8051) RiseTrig slew=(0.1004 0.0915)

minimips_core_instance/U7_banc_registres_reg[10][31]/C (0.9299 0.8022) RiseTrig slew=(0.1002 0.0911)

minimips_core_instance/U7_banc_registres_reg[10][20]/C (0.9301 0.8024) RiseTrig slew=(0.1002 0.0911)

minimips_core_instance/U7_banc_registres_reg[10][28]/C (0.9306 0.8029) RiseTrig slew=(0.1001 0.0911)

minimips_core_instance/U7_banc_registres_reg[10][29]/C (0.9305 0.8028) RiseTrig slew=(0.1001 0.0911)

minimips_core_instance/U7_banc_registres_reg[10][22]/C (0.9297 0.802) RiseTrig slew=(0.1002 0.0911)

minimips_core_instance/U7_banc_registres_reg[10][21]/C (0.9286 0.8009) RiseTrig slew=(0.1002 0.091)

minimips_core_instance/U7_banc_registres_reg[10][24]/C (0.9275 0.7997) RiseTrig slew=(0.1002 0.091)

minimips_core_instance/U7_banc_registres_reg[10][17]/C (0.9268 0.7991) RiseTrig slew=(0.1002 0.091)

minimips_core_instance/U7_banc_registres_reg[10][30]/C (0.9258 0.798) RiseTrig slew=(0.1001 0.0909)

minimips_core_instance/U7_banc_registres_reg[10][23]/C (0.9259 0.7981) RiseTrig slew=(0.1001 0.0909)

minimips_core_instance/U7_banc_registres_reg[10][26]/C (0.9216 0.7939) RiseTrig slew=(0.0999 0.0906)

minimips_core_instance/U7_banc_registres_reg[10][27]/C (0.9247 0.797) RiseTrig slew=(0.1001 0.0909)

minimips_core_instance/U7_banc_registres_reg[10][18]/C (0.925 0.7973) RiseTrig slew=(0.1001 0.0909)

minimips_core_instance/U7_banc_registres_reg[10][4]/C (0.9251 0.7974) RiseTrig slew=(0.1001 0.0909)

minimips_core_instance/U7_banc_registres_reg[10][19]/C (0.9193 0.7916) RiseTrig slew=(0.0997 0.0904)

minimips_core_instance/U7_banc_registres_reg[10][25]/C (0.9193 0.7916) RiseTrig slew=(0.0997 0.0904)

minimips_core_instance/U7_banc_rc_gclk_14056__L1_I1/A (0.8756 0.7563) slew=(0.1373 0.0832)
minimips_core_instance/U7_banc_rc_gclk_14056__L1_I1/Q (0.9971 0.8877) load=0.236456(pf) 

minimips_core_instance/U7_banc_rc_gclk_14050__L1_I1/A (0.884 0.7608) slew=(0.1549 0.0922)
minimips_core_instance/U7_banc_rc_gclk_14050__L1_I1/Q (1.011 0.8985) load=0.255508(pf) 

minimips_core_instance/U7_banc_rc_gclk_14044__L1_I1/A (0.8736 0.7538) slew=(0.1379 0.0836)
minimips_core_instance/U7_banc_rc_gclk_14044__L1_I1/Q (0.9977 0.888) load=0.249577(pf) 

minimips_core_instance/U7_banc_rc_gclk_14041__L1_I1/A (0.8851 0.7615) slew=(0.1565 0.093)
minimips_core_instance/U7_banc_rc_gclk_14041__L1_I1/Q (1.0118 0.8989) load=0.253097(pf) 

minimips_core_instance/U7_banc_rc_gclk_14032__L1_I1/A (0.8818 0.7593) slew=(0.1513 0.0904)
minimips_core_instance/U7_banc_rc_gclk_14032__L1_I1/Q (1.0115 0.8996) load=0.270539(pf) 

minimips_core_instance/U7_banc_rc_gclk_14023__L1_I1/A (0.8785 0.757) slew=(0.146 0.0877)
minimips_core_instance/U7_banc_rc_gclk_14023__L1_I1/Q (1.0056 0.8944) load=0.260059(pf) 

minimips_core_instance/U7_banc_rc_gclk_14020__L1_I1/A (0.8754 0.7548) slew=(0.1418 0.0855)
minimips_core_instance/U7_banc_rc_gclk_14020__L1_I1/Q (1.0026 0.8923) load=0.263077(pf) 

minimips_core_instance/U7_banc_rc_gclk_14017__L1_I1/A (0.8751 0.7559) slew=(0.136 0.0826)
minimips_core_instance/U7_banc_rc_gclk_14017__L1_I1/Q (0.9958 0.8865) load=0.233502(pf) 

minimips_core_instance/U7_banc_rc_gclk_14008__L1_I1/A (0.8718 0.7536) slew=(0.1313 0.0802)
minimips_core_instance/U7_banc_rc_gclk_14008__L1_I1/Q (0.9914 0.8829) load=0.230214(pf) 

minimips_core_instance/U7_banc_rc_gclk_14005__L1_I1/A (0.8709 0.753) slew=(0.13 0.0795)
minimips_core_instance/U7_banc_rc_gclk_14005__L1_I1/Q (0.995 0.8869) load=0.253425(pf) 

minimips_core_instance/U7_banc_rc_gclk_13999__L1_I1/A (0.8652 0.748) slew=(0.1244 0.0767)
minimips_core_instance/U7_banc_rc_gclk_13999__L1_I1/Q (0.9853 0.8776) load=0.235903(pf) 

minimips_core_instance/U7_banc_rc_gclk_13996__L1_I1/A (0.8694 0.752) slew=(0.1277 0.0784)
minimips_core_instance/U7_banc_rc_gclk_13996__L1_I1/Q (0.9931 0.8855) load=0.25246(pf) 

minimips_core_instance/U7_banc_rc_gclk_13993__L1_I1/A (0.8727 0.7542) slew=(0.1329 0.081)
minimips_core_instance/U7_banc_rc_gclk_13993__L1_I1/Q (0.9953 0.8866) load=0.244185(pf) 

minimips_core_instance/U7_banc_rc_gclk_13987__L1_I1/A (0.8719 0.7536) slew=(0.1316 0.0804)
minimips_core_instance/U7_banc_rc_gclk_13987__L1_I1/Q (0.9957 0.8873) load=0.251178(pf) 

minimips_core_instance/U7_banc_rc_gclk_13984__L1_I1/A (0.8784 0.7577) slew=(0.1434 0.0863)
minimips_core_instance/U7_banc_rc_gclk_13984__L1_I1/Q (1.0007 0.8901) load=0.23768(pf) 

minimips_core_instance/U7_banc_rc_gclk_13978__L1_I1/A (0.8731 0.7535) slew=(0.1372 0.0832)
minimips_core_instance/U7_banc_rc_gclk_13978__L1_I1/Q (0.9939 0.8843) load=0.233495(pf) 

minimips_core_instance/U7_banc_rc_gclk_13975__L1_I1/A (0.873 0.7532) slew=(0.1376 0.0834)
minimips_core_instance/U7_banc_rc_gclk_13975__L1_I1/Q (0.9998 0.8901) load=0.262706(pf) 

minimips_core_instance/U8_syscop_rc_gclk_5742__L1_I1/A (0.8889 0.7722) slew=(0.1253 0.0771)
minimips_core_instance/U8_syscop_rc_gclk_5742__L1_I1/Q (1.0042 0.8968) load=0.2115(pf) 

minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887__L1_I1/A (0.8944 0.7786) slew=(0.1207 0.0748)
minimips_core_instance/U4_ex_U1_alu_rc_gclk_6887__L1_I1/Q (1.0057 0.899) load=0.194318(pf) 

minimips_core_instance/U4_ex_U1_alu_rc_gclk__L1_I1/A (0.8896 0.7752) slew=(0.1135 0.071)
minimips_core_instance/U4_ex_U1_alu_rc_gclk__L1_I1/Q (1.0003 0.8947) load=0.194739(pf) 

minimips_core_instance/U2_ei_rc_gclk_1264__L1_I1/A (0.8926 0.776) slew=(0.125 0.0769)
minimips_core_instance/U2_ei_rc_gclk_1264__L1_I1/Q (1.0107 0.9035) load=0.225656(pf) 

minimips_core_instance/U1_pf_rc_gclk__L1_I1/A (0.8904 0.7741) slew=(0.1234 0.0761)
minimips_core_instance/U1_pf_rc_gclk__L1_I1/Q (1.0109 0.9041) load=0.238618(pf) 

minimips_core_instance/U8_syscop_rc_gclk__L1_I1/A (0.8805 0.7615) slew=(0.1374 0.0833)
minimips_core_instance/U8_syscop_rc_gclk__L1_I1/Q (0.9978 0.8886) load=0.2157(pf) 

minimips_core_instance/U7_banc_rc_gclk_14059__L1_I1/A (0.8781 0.7565) slew=(0.1502 0.0898)
minimips_core_instance/U7_banc_rc_gclk_14059__L1_I1/Q (1.0046 0.8935) load=0.255257(pf) 

minimips_core_instance/U7_banc_rc_gclk_14053__L1_I1/A (0.8744 0.7541) slew=(0.1443 0.0868)
minimips_core_instance/U7_banc_rc_gclk_14053__L1_I1/Q (0.9992 0.8892) load=0.249729(pf) 

minimips_core_instance/U7_banc_rc_gclk_14047__L1_I1/A (0.8778 0.7569) slew=(0.1476 0.0885)
minimips_core_instance/U7_banc_rc_gclk_14047__L1_I1/Q (0.9982 0.8875) load=0.226292(pf) 

minimips_core_instance/U7_banc_rc_gclk_14035__L1_I1/A (0.8785 0.7568) slew=(0.1508 0.0901)
minimips_core_instance/U7_banc_rc_gclk_14035__L1_I1/Q (1.0009 0.8895) load=0.234393(pf) 

minimips_core_instance/U7_banc_rc_gclk_14029__L1_I1/A (0.8829 0.7619) slew=(0.1485 0.0889)
minimips_core_instance/U7_banc_rc_gclk_14029__L1_I1/Q (1.0063 0.8956) load=0.240546(pf) 

minimips_core_instance/U7_banc_rc_gclk_14026__L1_I1/A (0.8794 0.7575) slew=(0.1521 0.0908)
minimips_core_instance/U7_banc_rc_gclk_14026__L1_I1/Q (1.0049 0.8935) load=0.249244(pf) 

minimips_core_instance/U7_banc_rc_gclk_14014__L1_I1/A (0.88 0.7587) slew=(0.1483 0.0889)
minimips_core_instance/U7_banc_rc_gclk_14014__L1_I1/Q (1.0074 0.8966) load=0.260863(pf) 

minimips_core_instance/U7_banc_rc_gclk_14011__L1_I1/A (0.8807 0.7604) slew=(0.1445 0.0869)
minimips_core_instance/U7_banc_rc_gclk_14011__L1_I1/Q (1.0071 0.8971) load=0.257355(pf) 

minimips_core_instance/U7_banc_rc_gclk_14002__L1_I1/A (0.8789 0.7577) slew=(0.1485 0.089)
minimips_core_instance/U7_banc_rc_gclk_14002__L1_I1/Q (1.003 0.8921) load=0.243938(pf) 

minimips_core_instance/U7_banc_rc_gclk_13990__L1_I1/A (0.8821 0.7602) slew=(0.1519 0.0907)
minimips_core_instance/U7_banc_rc_gclk_13990__L1_I1/Q (1.0019 0.8903) load=0.220895(pf) 

minimips_core_instance/U7_banc_rc_gclk_13981__L1_I1/A (0.8761 0.7562) slew=(0.1425 0.0859)
minimips_core_instance/U7_banc_rc_gclk_13981__L1_I1/Q (0.9953 0.8854) load=0.22273(pf) 

minimips_core_instance/U9_bus_ctrl_rc_gclk__L1_I1/A (0.8849 0.7651) slew=(0.1416 0.0855)
minimips_core_instance/U9_bus_ctrl_rc_gclk__L1_I1/Q (1 0.8873) load=0.266184(pf) 

minimips_core_instance/U2_ei_rc_gclk__L1_I1/A (0.8758 0.7591) slew=(0.1262 0.0776)
minimips_core_instance/U2_ei_rc_gclk__L1_I1/Q (1.0002 0.8932) load=0.256661(pf) 

clock_I__I3/A (0.661 0.7677) slew=(0.0801 0.0684)
clock_I__I3/Q (0.8267 0.7172) load=0.0108978(pf) 

clock_I__I1/A (0.6944 0.8005) slew=(0.1351 0.1214)
clock_I__I1/Q (0.9245 0.8095) load=0.0105481(pf) 

minimips_core_instance/U4_ex_EX_adresse_reg[1]/C (1.0062 0.9074) RiseTrig slew=(0.1111 0.1029)

minimips_core_instance/U4_ex_EX_adresse_reg[0]/C (1.0087 0.9099) RiseTrig slew=(0.1118 0.1037)

minimips_core_instance/U4_ex_EX_adresse_reg[17]/C (1.0106 0.9117) RiseTrig slew=(0.1122 0.1041)

minimips_core_instance/U5_mem_MEM_adr_reg[18]/C (1.0066 0.9078) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U5_mem_MEM_adr_reg[17]/C (1.0071 0.9083) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_adr_reg[0]/C (1.007 0.9082) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_exc_cause_reg[4]/C (1.007 0.9082) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C (1.0064 0.9076) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_adr_reg[17]/C (1.0068 0.908) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_exc_cause_reg[3]/C (1.0067 0.9079) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_exc_cause_reg[2]/C (1.0068 0.908) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_adr_reg[18]/C (1.0063 0.9075) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_adresse_reg[19]/C (1.0343 0.9354) RiseTrig slew=(0.1147 0.1072)

minimips_core_instance/U4_ex_EX_adr_reg[23]/C (1.0342 0.9354) RiseTrig slew=(0.1147 0.1072)

minimips_core_instance/U4_ex_EX_adr_reg[20]/C (1.0339 0.9351) RiseTrig slew=(0.1147 0.1072)

minimips_core_instance/U4_ex_EX_adr_reg[21]/C (1.0338 0.935) RiseTrig slew=(0.1147 0.1073)

minimips_core_instance/U4_ex_EX_ecr_reg_reg/C (1.0319 0.9331) RiseTrig slew=(0.115 0.1074)

minimips_core_instance/U4_ex_EX_adresse_reg[20]/C (1.035 0.9362) RiseTrig slew=(0.1145 0.1071)

minimips_core_instance/U4_ex_EX_adresse_reg[21]/C (1.035 0.9362) RiseTrig slew=(0.1145 0.1071)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[24]/C (1.035 0.9361) RiseTrig slew=(0.1146 0.1071)

minimips_core_instance/U4_ex_EX_adresse_reg[22]/C (1.0347 0.9359) RiseTrig slew=(0.1146 0.1072)

minimips_core_instance/U4_ex_EX_adresse_reg[23]/C (1.0345 0.9357) RiseTrig slew=(0.1146 0.1072)

minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C (1.0165 0.9176) RiseTrig slew=(0.1134 0.1053)

minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C (1.0172 0.9183) RiseTrig slew=(0.1135 0.1054)

minimips_core_instance/U4_ex_EX_data_ual_reg[19]/C (1.0173 0.9184) RiseTrig slew=(0.1135 0.1054)

minimips_core_instance/U4_ex_EX_data_ual_reg[23]/C (1.0175 0.9186) RiseTrig slew=(0.1135 0.1054)

minimips_core_instance/U4_ex_EX_data_ual_reg[21]/C (1.0178 0.9189) RiseTrig slew=(0.1135 0.1054)

minimips_core_instance/U4_ex_EX_data_ual_reg[20]/C (1.0178 0.9188) RiseTrig slew=(0.1135 0.1054)

minimips_core_instance/U5_mem_MEM_adr_reg[24]/C (1.0253 0.9263) RiseTrig slew=(0.1149 0.107)

minimips_core_instance/U5_mem_MEM_adr_reg[25]/C (1.0252 0.9262) RiseTrig slew=(0.1149 0.107)

minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C (1.0216 0.9226) RiseTrig slew=(0.1145 0.1065)

minimips_core_instance/U4_ex_EX_adr_reg[25]/C (1.0249 0.9259) RiseTrig slew=(0.1149 0.107)

minimips_core_instance/U4_ex_EX_adr_reg[26]/C (1.0216 0.9226) RiseTrig slew=(0.1145 0.1065)

minimips_core_instance/U4_ex_EX_adr_reg[24]/C (1.0252 0.9262) RiseTrig slew=(0.1149 0.107)

minimips_core_instance/U4_ex_EX_adresse_reg[25]/C (1.0252 0.9262) RiseTrig slew=(0.1149 0.107)

minimips_core_instance/U4_ex_EX_op_mem_reg/C (1.0268 0.9277) RiseTrig slew=(0.115 0.1072)

minimips_core_instance/U4_ex_EX_adresse_reg[18]/C (1.023 0.924) RiseTrig slew=(0.1147 0.1067)

minimips_core_instance/U4_ex_EX_adresse_reg[26]/C (1.0216 0.9226) RiseTrig slew=(0.1145 0.1065)

minimips_core_instance/U4_ex_EX_data_ual_reg[26]/C (1.0177 0.9188) RiseTrig slew=(0.1138 0.1057)

minimips_core_instance/U4_ex_EX_r_w_reg/C (1.0319 0.933) RiseTrig slew=(0.115 0.1074)

minimips_core_instance/U4_ex_EX_adr_reg[22]/C (1.0332 0.9344) RiseTrig slew=(0.1148 0.1073)

minimips_core_instance/U4_ex_EX_adr_reg[19]/C (1.0337 0.9349) RiseTrig slew=(0.1147 0.1073)

minimips_core_instance/U5_mem_MEM_adr_reg[22]/C (1.0335 0.9347) RiseTrig slew=(0.1148 0.1073)

minimips_core_instance/U4_ex_EX_level_reg[1]/C (1.0337 0.9349) RiseTrig slew=(0.1147 0.1073)

minimips_core_instance/U4_ex_EX_adresse_reg[24]/C (1.0335 0.9347) RiseTrig slew=(0.1148 0.1073)

minimips_core_instance/U5_mem_MEM_level_reg[0]/C (1.034 0.9351) RiseTrig slew=(0.1147 0.1072)

minimips_core_instance/U5_mem_MEM_level_reg[1]/C (1.0338 0.935) RiseTrig slew=(0.1147 0.1072)

minimips_core_instance/U4_ex_EX_level_reg[0]/C (1.034 0.9351) RiseTrig slew=(0.1147 0.1072)

minimips_core_instance/U4_ex_EX_data_ual_reg[22]/C (1.0178 0.9189) RiseTrig slew=(0.1135 0.1054)

minimips_core_instance/U4_ex_EX_bra_confirm_reg/C (1.0299 0.9309) RiseTrig slew=(0.1151 0.1074)

minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C (1.021 0.9221) RiseTrig slew=(0.1144 0.1064)

minimips_core_instance/U4_ex_EX_data_ual_reg[28]/C (1.021 0.9221) RiseTrig slew=(0.1144 0.1064)

minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C (1.0175 0.9186) RiseTrig slew=(0.1138 0.1057)

minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C (1.0185 0.9196) RiseTrig slew=(0.114 0.1059)

minimips_core_instance/U4_ex_EX_adr_reg[27]/C (1.019 0.92) RiseTrig slew=(0.114 0.106)

minimips_core_instance/U4_ex_EX_adresse_reg[27]/C (1.0192 0.9203) RiseTrig slew=(0.1141 0.106)

minimips_core_instance/U4_ex_EX_adr_reg[28]/C (1.0081 0.9093) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_adresse_reg[28]/C (1.0082 0.9094) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U5_mem_MEM_adr_reg[28]/C (1.0082 0.9094) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_adr_reg[29]/C (1.0081 0.9093) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_data_ual_reg[18]/C (1.0128 0.9139) RiseTrig slew=(0.1127 0.1046)

minimips_core_instance/U4_ex_EX_adresse_reg[29]/C (1.0074 0.9086) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_adr_reg[31]/C (1.0076 0.9088) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_adr_reg[30]/C (1.0073 0.9086) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_data_ual_reg[17]/C (1.0128 0.914) RiseTrig slew=(0.1127 0.1046)

minimips_core_instance/U4_ex_EX_adresse_reg[30]/C (1.0073 0.9085) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U4_ex_EX_adresse_reg[31]/C (1.0072 0.9084) RiseTrig slew=(0.1105 0.1022)

minimips_core_instance/U5_mem_MEM_adr_reg[0]/C (1.0141 0.9152) RiseTrig slew=(0.1134 0.1053)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[11]/C (1.0194 0.9206) RiseTrig slew=(0.1125 0.1044)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[10]/C (1.0194 0.9206) RiseTrig slew=(0.1125 0.1044)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C (1.019 0.9202) RiseTrig slew=(0.1125 0.1043)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/C (1.0194 0.9205) RiseTrig slew=(0.1125 0.1044)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C (1.0192 0.9203) RiseTrig slew=(0.1125 0.1043)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C (1.019 0.9201) RiseTrig slew=(0.1125 0.1043)

minimips_core_instance/U5_mem_MEM_adr_reg[12]/C (1.0189 0.9201) RiseTrig slew=(0.1125 0.1043)

minimips_core_instance/U5_mem_MEM_adr_reg[11]/C (1.0189 0.92) RiseTrig slew=(0.1125 0.1043)

minimips_core_instance/U5_mem_MEM_adr_reg[10]/C (1.0187 0.9199) RiseTrig slew=(0.1125 0.1043)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C (1.0186 0.9198) RiseTrig slew=(0.1125 0.1043)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[13]/C (1.0173 0.9185) RiseTrig slew=(0.1124 0.1043)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C (1.0173 0.9184) RiseTrig slew=(0.1124 0.1043)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[12]/C (1.0173 0.9185) RiseTrig slew=(0.1124 0.1043)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C (1.0173 0.9185) RiseTrig slew=(0.1124 0.1043)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C (1.0173 0.9185) RiseTrig slew=(0.1124 0.1043)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C (1.0147 0.9159) RiseTrig slew=(0.1123 0.1042)

minimips_core_instance/U5_mem_MEM_adr_reg[6]/C (1.0146 0.9158) RiseTrig slew=(0.1123 0.1042)

minimips_core_instance/U5_mem_MEM_adr_reg[21]/C (1.032 0.9332) RiseTrig slew=(0.1179 0.1108)

minimips_core_instance/U5_mem_MEM_adr_reg[20]/C (1.032 0.9332) RiseTrig slew=(0.1179 0.1108)

minimips_core_instance/U5_mem_MEM_adr_reg[19]/C (1.0321 0.9333) RiseTrig slew=(0.118 0.1108)

minimips_core_instance/U5_mem_MEM_adr_reg[23]/C (1.0321 0.9333) RiseTrig slew=(0.118 0.1108)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[28]/C (1.0352 0.9364) RiseTrig slew=(0.1183 0.1108)

minimips_core_instance/U4_ex_EX_it_ok_reg/C (1.0352 0.9364) RiseTrig slew=(0.1183 0.1108)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C (1.0353 0.9365) RiseTrig slew=(0.1183 0.1108)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C (1.0353 0.9365) RiseTrig slew=(0.1183 0.1108)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C (1.0358 0.937) RiseTrig slew=(0.1185 0.1107)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[27]/C (1.0363 0.9375) RiseTrig slew=(0.1185 0.1106)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C (1.0364 0.9376) RiseTrig slew=(0.1185 0.1106)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C (1.036 0.9371) RiseTrig slew=(0.1185 0.1107)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[25]/C (1.0363 0.9375) RiseTrig slew=(0.1185 0.1106)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[26]/C (1.0362 0.9374) RiseTrig slew=(0.1185 0.1106)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C (1.0361 0.9372) RiseTrig slew=(0.1185 0.1107)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C (1.0361 0.9372) RiseTrig slew=(0.1185 0.1107)

minimips_core_instance/U5_mem_MEM_adr_reg[27]/C (1.0142 0.9154) RiseTrig slew=(0.1134 0.1053)

minimips_core_instance/U5_mem_MEM_adr_reg[26]/C (1.0143 0.9154) RiseTrig slew=(0.1134 0.1053)

minimips_core_instance/U5_mem_MEM_adr_reg[29]/C (1.0204 0.9214) RiseTrig slew=(0.1155 0.1076)

minimips_core_instance/U5_mem_MEM_adr_reg[30]/C (1.0149 0.916) RiseTrig slew=(0.1139 0.1058)

minimips_core_instance/U5_mem_MEM_adr_reg[31]/C (1.0154 0.9165) RiseTrig slew=(0.1141 0.106)

minimips_core_instance/U5_mem_MEM_it_ok_reg/C (1.0347 0.9359) RiseTrig slew=(0.1183 0.1109)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C (1.0353 0.9365) RiseTrig slew=(0.1183 0.1108)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[5]/C (1.0353 0.9365) RiseTrig slew=(0.1183 0.1108)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[29]/C (1.0353 0.9365) RiseTrig slew=(0.1183 0.1108)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[1]/C (1.0346 0.9358) RiseTrig slew=(0.1183 0.1109)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[2]/C (1.0346 0.9358) RiseTrig slew=(0.1183 0.1109)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C (1.0355 0.9367) RiseTrig slew=(0.1184 0.1108)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[0]/C (1.0353 0.9365) RiseTrig slew=(0.1183 0.1108)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[3]/C (1.0348 0.936) RiseTrig slew=(0.1183 0.1109)

minimips_core_instance/U4_ex_EX_adr_reg_dest_reg[4]/C (1.0348 0.936) RiseTrig slew=(0.1183 0.1109)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[5]/C (1.0357 0.9369) RiseTrig slew=(0.1184 0.1107)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[4]/C (1.0353 0.9365) RiseTrig slew=(0.1183 0.1108)

minimips_core_instance/U5_mem_MEM_ecr_reg_reg/C (1.0358 0.937) RiseTrig slew=(0.1184 0.1107)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[1]/C (1.0363 0.9374) RiseTrig slew=(0.1185 0.1106)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[0]/C (1.0361 0.9373) RiseTrig slew=(0.1185 0.1106)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[3]/C (1.0361 0.9373) RiseTrig slew=(0.1185 0.1106)

minimips_core_instance/U5_mem_MEM_adr_reg_dest_reg[2]/C (1.0362 0.9374) RiseTrig slew=(0.1185 0.1106)

minimips_core_instance/U4_ex_EX_adresse_reg[2]/C (1.0182 0.919) RiseTrig slew=(0.1174 0.1091)

minimips_core_instance/U5_mem_MEM_exc_cause_reg[1]/C (1.0181 0.9189) RiseTrig slew=(0.1176 0.1092)

minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C (1.0181 0.9189) RiseTrig slew=(0.1174 0.1091)

minimips_core_instance/U5_mem_MEM_exc_cause_reg[3]/C (1.0181 0.9188) RiseTrig slew=(0.1176 0.1092)

minimips_core_instance/U5_mem_MEM_exc_cause_reg[2]/C (1.0227 0.9234) RiseTrig slew=(0.1192 0.111)

minimips_core_instance/U5_mem_MEM_exc_cause_reg[4]/C (1.0226 0.9233) RiseTrig slew=(0.1192 0.111)

minimips_core_instance/U5_mem_MEM_adr_reg[1]/C (1.0226 0.9233) RiseTrig slew=(0.1192 0.111)

minimips_core_instance/U4_ex_EX_adresse_reg[3]/C (1.0195 0.9203) RiseTrig slew=(0.1175 0.1091)

minimips_core_instance/U4_ex_EX_adr_reg[1]/C (1.0212 0.9219) RiseTrig slew=(0.1189 0.1106)

minimips_core_instance/U4_ex_EX_adr_reg[2]/C (1.0216 0.9223) RiseTrig slew=(0.1191 0.1108)

minimips_core_instance/U5_mem_MEM_adr_reg[2]/C (1.0224 0.9231) RiseTrig slew=(0.1192 0.111)

minimips_core_instance/U4_ex_EX_adr_reg[3]/C (1.0222 0.9228) RiseTrig slew=(0.1192 0.111)

minimips_core_instance/U5_mem_MEM_adr_reg[3]/C (1.0222 0.9229) RiseTrig slew=(0.1192 0.111)

minimips_core_instance/U4_ex_EX_adresse_reg[4]/C (1.0201 0.9209) RiseTrig slew=(0.1175 0.1091)

minimips_core_instance/U4_ex_EX_data_ual_reg[1]/C (1.0209 0.9217) RiseTrig slew=(0.1175 0.1092)

minimips_core_instance/U4_ex_EX_adr_reg[4]/C (1.0252 0.9258) RiseTrig slew=(0.1205 0.1123)

minimips_core_instance/U5_mem_MEM_adr_reg[4]/C (1.0248 0.9254) RiseTrig slew=(0.1203 0.1122)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C (1.0248 0.9254) RiseTrig slew=(0.1203 0.1122)

minimips_core_instance/U4_ex_EX_adresse_reg[5]/C (1.0203 0.921) RiseTrig slew=(0.1175 0.1091)

minimips_core_instance/U4_ex_EX_data_ual_reg[4]/C (1.021 0.9218) RiseTrig slew=(0.1175 0.1092)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C (1.0323 0.9331) RiseTrig slew=(0.1247 0.1188)

minimips_core_instance/U4_ex_EX_adr_reg[5]/C (1.0295 0.9301) RiseTrig slew=(0.122 0.1148)

minimips_core_instance/U5_mem_MEM_adr_reg[5]/C (1.0308 0.9315) RiseTrig slew=(0.1226 0.1168)

minimips_core_instance/U4_ex_EX_data_ual_reg[3]/C (1.0211 0.9219) RiseTrig slew=(0.1175 0.1092)

minimips_core_instance/U4_ex_EX_adresse_reg[6]/C (1.0203 0.9211) RiseTrig slew=(0.1175 0.1091)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C (1.0327 0.9335) RiseTrig slew=(0.1252 0.1193)

minimips_core_instance/U4_ex_EX_data_ual_reg[2]/C (1.0211 0.9219) RiseTrig slew=(0.1175 0.1092)

minimips_core_instance/U4_ex_EX_adr_reg[6]/C (1.0388 0.9396) RiseTrig slew=(0.13 0.124)

minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C (1.0378 0.9386) RiseTrig slew=(0.1295 0.1235)

minimips_core_instance/U4_ex_EX_adresse_reg[7]/C (1.0492 0.9499) RiseTrig slew=(0.133 0.126)

minimips_core_instance/U4_ex_EX_data_ual_reg[6]/C (1.0211 0.9219) RiseTrig slew=(0.1175 0.1092)

minimips_core_instance/U5_mem_MEM_adr_reg[7]/C (1.0366 0.9374) RiseTrig slew=(0.1288 0.1228)

minimips_core_instance/U4_ex_EX_adr_reg[7]/C (1.0434 0.9441) RiseTrig slew=(0.1321 0.1252)

minimips_core_instance/U5_mem_MEM_adr_reg[16]/C (1.0366 0.9374) RiseTrig slew=(0.1288 0.1228)

minimips_core_instance/U4_ex_EX_adr_reg[16]/C (1.0437 0.9445) RiseTrig slew=(0.1322 0.1253)

minimips_core_instance/U5_mem_MEM_adr_reg[8]/C (1.044 0.9448) RiseTrig slew=(0.1323 0.1254)

minimips_core_instance/U4_ex_EX_data_ual_reg[5]/C (1.0494 0.9501) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_adresse_reg[8]/C (1.0493 0.9501) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_adr_reg[8]/C (1.0484 0.9491) RiseTrig slew=(0.133 0.126)

minimips_core_instance/U4_ex_EX_data_ual_reg[16]/C (1.0481 0.9488) RiseTrig slew=(0.133 0.126)

minimips_core_instance/U4_ex_EX_data_ual_reg[7]/C (1.0493 0.9501) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_data_ual_reg[8]/C (1.0493 0.9501) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_data_ual_reg[14]/C (1.0497 0.9504) RiseTrig slew=(0.1331 0.1261)

minimips_core_instance/U4_ex_EX_data_ual_reg[9]/C (1.0499 0.9506) RiseTrig slew=(0.1331 0.1261)

minimips_core_instance/U4_ex_EX_data_ual_reg[15]/C (1.05 0.9508) RiseTrig slew=(0.1331 0.1261)

minimips_core_instance/U4_ex_EX_adresse_reg[9]/C (1.0493 0.9501) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_data_ual_reg[13]/C (1.0502 0.9509) RiseTrig slew=(0.1331 0.1261)

minimips_core_instance/U4_ex_EX_data_ual_reg[11]/C (1.0503 0.951) RiseTrig slew=(0.1331 0.1261)

minimips_core_instance/U4_ex_EX_adresse_reg[16]/C (1.0494 0.9502) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_data_ual_reg[12]/C (1.0513 0.952) RiseTrig slew=(0.1331 0.1261)

minimips_core_instance/U4_ex_EX_adresse_reg[10]/C (1.0494 0.9502) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_data_ual_reg[10]/C (1.0513 0.9521) RiseTrig slew=(0.1331 0.1261)

minimips_core_instance/U5_mem_MEM_adr_reg[9]/C (1.0528 0.9536) RiseTrig slew=(0.133 0.126)

minimips_core_instance/U4_ex_EX_adr_reg[9]/C (1.0525 0.9532) RiseTrig slew=(0.133 0.126)

minimips_core_instance/U4_ex_EX_adr_reg[10]/C (1.0527 0.9534) RiseTrig slew=(0.133 0.126)

minimips_core_instance/U4_ex_EX_adresse_reg[11]/C (1.0543 0.9551) RiseTrig slew=(0.1328 0.1258)

minimips_core_instance/U4_ex_EX_adr_reg[14]/C (1.0527 0.9534) RiseTrig slew=(0.133 0.126)

minimips_core_instance/U5_mem_MEM_adr_reg[14]/C (1.0528 0.9536) RiseTrig slew=(0.133 0.126)

minimips_core_instance/U4_ex_EX_adr_reg[11]/C (1.0528 0.9535) RiseTrig slew=(0.133 0.126)

minimips_core_instance/U4_ex_EX_adresse_reg[12]/C (1.0544 0.9551) RiseTrig slew=(0.1328 0.1258)

minimips_core_instance/U4_ex_EX_adr_reg[15]/C (1.0532 0.954) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U5_mem_MEM_adr_reg[15]/C (1.0531 0.9539) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_adresse_reg[15]/C (1.0544 0.9551) RiseTrig slew=(0.1328 0.1258)

minimips_core_instance/U4_ex_EX_adr_reg[13]/C (1.0535 0.9543) RiseTrig slew=(0.1329 0.1259)

minimips_core_instance/U4_ex_EX_adr_reg[12]/C (1.053 0.9537) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_adresse_reg[13]/C (1.054 0.9547) RiseTrig slew=(0.1329 0.1258)

minimips_core_instance/U5_mem_MEM_adr_reg[13]/C (1.0531 0.9539) RiseTrig slew=(0.133 0.1259)

minimips_core_instance/U4_ex_EX_adresse_reg[14]/C (1.0541 0.9548) RiseTrig slew=(0.1329 0.1258)

minimips_core_instance/U3_di_DI_code_ual_reg[9]/C (1.0271 0.9226) RiseTrig slew=(0.0917 0.087)

minimips_core_instance/U3_di_DI_code_ual_reg[26]/C (1.0275 0.923) RiseTrig slew=(0.0918 0.0871)

minimips_core_instance/U3_di_DI_code_ual_reg[11]/C (1.0275 0.9229) RiseTrig slew=(0.0918 0.0871)

minimips_core_instance/U3_di_DI_code_ual_reg[27]/C (1.0275 0.923) RiseTrig slew=(0.0918 0.0871)

minimips_core_instance/U3_di_DI_code_ual_reg[25]/C (1.0283 0.9237) RiseTrig slew=(0.092 0.0873)

minimips_core_instance/U3_di_DI_code_ual_reg[3]/C (1.0282 0.9237) RiseTrig slew=(0.092 0.0873)

minimips_core_instance/U3_di_DI_code_ual_reg[24]/C (1.0285 0.9239) RiseTrig slew=(0.0921 0.0873)

minimips_core_instance/U3_di_DI_offset_reg[19]/C (1.0165 0.912) RiseTrig slew=(0.0891 0.0838)

minimips_core_instance/U3_di_DI_offset_reg[22]/C (1.0165 0.9121) RiseTrig slew=(0.0891 0.0838)

minimips_core_instance/U3_di_DI_link_reg/C (1.0156 0.9111) RiseTrig slew=(0.0892 0.0839)

minimips_core_instance/U3_di_DI_r_w_reg/C (1.0159 0.9115) RiseTrig slew=(0.0892 0.0839)

minimips_core_instance/U3_di_DI_offset_reg[24]/C (1.0163 0.9118) RiseTrig slew=(0.0892 0.0838)

minimips_core_instance/U3_di_DI_code_ual_reg[20]/C (1.0292 0.9246) RiseTrig slew=(0.0922 0.0874)

minimips_core_instance/U3_di_DI_code_ual_reg[16]/C (1.0294 0.9248) RiseTrig slew=(0.0922 0.0874)

minimips_core_instance/U3_di_DI_code_ual_reg[22]/C (1.0299 0.9254) RiseTrig slew=(0.0923 0.0875)

minimips_core_instance/U3_di_DI_code_ual_reg[19]/C (1.0297 0.9252) RiseTrig slew=(0.0922 0.0875)

minimips_core_instance/U3_di_DI_code_ual_reg[23]/C (1.0299 0.9253) RiseTrig slew=(0.0923 0.0875)

minimips_core_instance/U3_di_DI_code_ual_reg[13]/C (1.0299 0.9253) RiseTrig slew=(0.0923 0.0875)

minimips_core_instance/U3_di_DI_code_ual_reg[17]/C (1.0299 0.9253) RiseTrig slew=(0.0923 0.0875)

minimips_core_instance/U3_di_DI_code_ual_reg[12]/C (1.03 0.9254) RiseTrig slew=(0.0923 0.0875)

minimips_core_instance/U3_di_DI_code_ual_reg[14]/C (1.03 0.9255) RiseTrig slew=(0.0923 0.0875)

minimips_core_instance/U3_di_DI_code_ual_reg[15]/C (1.03 0.9255) RiseTrig slew=(0.0923 0.0875)

minimips_core_instance/U3_di_DI_code_ual_reg[7]/C (1.0282 0.9237) RiseTrig slew=(0.092 0.0873)

minimips_core_instance/U3_di_DI_code_ual_reg[21]/C (1.0285 0.924) RiseTrig slew=(0.0921 0.0873)

minimips_core_instance/U3_di_DI_code_ual_reg[4]/C (1.0292 0.9246) RiseTrig slew=(0.0922 0.0874)

minimips_core_instance/U3_di_DI_code_ual_reg[18]/C (1.0291 0.9246) RiseTrig slew=(0.0922 0.0874)

minimips_core_instance/U3_di_DI_level_reg[1]/C (1.016 0.9115) RiseTrig slew=(0.0892 0.0838)

minimips_core_instance/U3_di_DI_code_ual_reg[8]/C (1.0262 0.9217) RiseTrig slew=(0.0914 0.0867)

minimips_core_instance/U3_di_DI_code_ual_reg[10]/C (1.026 0.9215) RiseTrig slew=(0.0913 0.0866)

minimips_core_instance/U3_di_DI_bra_reg/C (1.0136 0.9092) RiseTrig slew=(0.0889 0.0835)

minimips_core_instance/U3_di_DI_code_ual_reg[2]/C (1.0249 0.9204) RiseTrig slew=(0.0908 0.086)

minimips_core_instance/U3_di_DI_code_ual_reg[1]/C (1.0204 0.9159) RiseTrig slew=(0.0902 0.0847)

minimips_core_instance/U3_di_DI_mode_reg/C (1.0167 0.9122) RiseTrig slew=(0.0894 0.0841)

minimips_core_instance/U3_di_DI_code_ual_reg[0]/C (1.0205 0.916) RiseTrig slew=(0.0902 0.0847)

minimips_core_instance/U3_di_DI_code_ual_reg[6]/C (1.0238 0.9192) RiseTrig slew=(0.0907 0.0853)

minimips_core_instance/U3_di_DI_code_ual_reg[5]/C (1.0233 0.9188) RiseTrig slew=(0.0907 0.0852)

minimips_core_instance/U3_di_DI_exc_cause_reg[3]/C (1.0097 0.9053) RiseTrig slew=(0.0879 0.0823)

minimips_core_instance/U3_di_DI_exc_cause_reg[4]/C (1.0089 0.9044) RiseTrig slew=(0.0876 0.082)

minimips_core_instance/U3_di_DI_op1_reg[21]/C (1.0108 0.9064) RiseTrig slew=(0.0878 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[20]/C (1.011 0.9066) RiseTrig slew=(0.0878 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[22]/C (1.0106 0.9062) RiseTrig slew=(0.0878 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[23]/C (1.0108 0.9064) RiseTrig slew=(0.0878 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[24]/C (1.0112 0.9068) RiseTrig slew=(0.0878 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[31]/C (1.0117 0.9072) RiseTrig slew=(0.0878 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[19]/C (1.0113 0.9069) RiseTrig slew=(0.0878 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[29]/C (1.0116 0.9072) RiseTrig slew=(0.0878 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[28]/C (1.0116 0.9072) RiseTrig slew=(0.0878 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[25]/C (1.0121 0.9077) RiseTrig slew=(0.0877 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[27]/C (1.0124 0.908) RiseTrig slew=(0.0877 0.0822)

minimips_core_instance/U3_di_DI_op1_reg[26]/C (1.0126 0.9082) RiseTrig slew=(0.0877 0.0821)

minimips_core_instance/U3_di_DI_offset_reg[17]/C (1.0126 0.9081) RiseTrig slew=(0.0877 0.0821)

minimips_core_instance/U3_di_DI_op2_reg[16]/C (1.0102 0.9051) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_op2_reg[1]/C (1.0097 0.9046) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_op2_reg[18]/C (1.01 0.9049) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_op2_reg[3]/C (0.9967 0.8916) RiseTrig slew=(0.0727 0.0681)

minimips_core_instance/U3_di_DI_op1_reg[2]/C (1.0077 0.9026) RiseTrig slew=(0.0742 0.0697)

minimips_core_instance/U3_di_DI_op2_reg[2]/C (1.009 0.9038) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_op2_reg[4]/C (1.009 0.9038) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_op1_reg[0]/C (1.0088 0.9036) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_op2_reg[6]/C (1.0021 0.897) RiseTrig slew=(0.0737 0.0692)

minimips_core_instance/U3_di_DI_op2_reg[14]/C (1.002 0.8969) RiseTrig slew=(0.0737 0.0692)

minimips_core_instance/U3_di_DI_op1_reg[6]/C (1.0026 0.8975) RiseTrig slew=(0.0738 0.0692)

minimips_core_instance/U3_di_DI_offset_reg[1]/C (1.0096 0.9044) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_offset_reg[0]/C (1.0101 0.905) RiseTrig slew=(0.0743 0.0699)

minimips_core_instance/U3_di_DI_adr_reg[18]/C (1.0101 0.9049) RiseTrig slew=(0.0743 0.0699)

minimips_core_instance/U3_di_DI_op1_reg[18]/C (1.0105 0.9054) RiseTrig slew=(0.0743 0.0699)

minimips_core_instance/U3_di_DI_op1_reg[17]/C (1.0108 0.9057) RiseTrig slew=(0.0744 0.0699)

minimips_core_instance/U3_di_DI_adr_reg[0]/C (1.0109 0.9058) RiseTrig slew=(0.0744 0.0699)

minimips_core_instance/U3_di_DI_op1_reg[3]/C (1.0062 0.9011) RiseTrig slew=(0.0741 0.0696)

minimips_core_instance/U3_di_DI_offset_reg[5]/C (1.0079 0.9027) RiseTrig slew=(0.0742 0.0697)

minimips_core_instance/U3_di_DI_op1_reg[4]/C (1.0079 0.9027) RiseTrig slew=(0.0742 0.0697)

minimips_core_instance/U3_di_DI_offset_reg[4]/C (1.0084 0.9033) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_offset_reg[3]/C (1.0087 0.9036) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_offset_reg[2]/C (1.009 0.9038) RiseTrig slew=(0.0743 0.0698)

minimips_core_instance/U3_di_DI_adr_reg[2]/C (1.0076 0.9025) RiseTrig slew=(0.0741 0.0696)

minimips_core_instance/U3_di_DI_op1_reg[1]/C (1.0111 0.906) RiseTrig slew=(0.0744 0.0699)

minimips_core_instance/U3_di_DI_adr_reg[17]/C (1.0112 0.906) RiseTrig slew=(0.0744 0.0699)

minimips_core_instance/U3_di_DI_adr_reg[1]/C (1.0112 0.906) RiseTrig slew=(0.0744 0.0699)

minimips_core_instance/U3_di_DI_adr_reg[5]/C (1.007 0.9019) RiseTrig slew=(0.0741 0.0696)

minimips_core_instance/U3_di_DI_adr_reg[4]/C (1.0073 0.9022) RiseTrig slew=(0.0741 0.0696)

minimips_core_instance/U3_di_DI_adr_reg[3]/C (1.0075 0.9024) RiseTrig slew=(0.0741 0.0696)

minimips_core_instance/U3_di_DI_op1_reg[15]/C (1.0058 0.9007) RiseTrig slew=(0.074 0.0695)

minimips_core_instance/U3_di_DI_offset_reg[7]/C (1.0051 0.9) RiseTrig slew=(0.074 0.0695)

minimips_core_instance/U3_di_DI_op1_reg[14]/C (1.0062 0.901) RiseTrig slew=(0.074 0.0695)

minimips_core_instance/U3_di_DI_offset_reg[6]/C (1.0051 0.9) RiseTrig slew=(0.074 0.0695)

minimips_core_instance/U3_di_DI_adr_reg[7]/C (1.0068 0.9016) RiseTrig slew=(0.074 0.0695)

minimips_core_instance/U3_di_DI_adr_reg[6]/C (1.0067 0.9016) RiseTrig slew=(0.074 0.0695)

minimips_core_instance/U3_di_DI_offset_reg[29]/C (1.0251 0.9207) RiseTrig slew=(0.0952 0.0893)

minimips_core_instance/U3_di_DI_offset_reg[30]/C (1.0251 0.9207) RiseTrig slew=(0.0952 0.0893)

minimips_core_instance/U3_di_DI_offset_reg[21]/C (1.0227 0.9183) RiseTrig slew=(0.0947 0.0888)

minimips_core_instance/U3_di_DI_offset_reg[23]/C (1.0227 0.9182) RiseTrig slew=(0.0947 0.0888)

minimips_core_instance/U3_di_DI_offset_reg[25]/C (1.0218 0.9173) RiseTrig slew=(0.0946 0.0888)

minimips_core_instance/U3_di_DI_exc_cause_reg[2]/C (1.0202 0.9157) RiseTrig slew=(0.0944 0.0886)

minimips_core_instance/U3_di_DI_offset_reg[28]/C (1.0249 0.9205) RiseTrig slew=(0.0952 0.0893)

minimips_core_instance/U3_di_DI_op1_reg[30]/C (1.0242 0.9198) RiseTrig slew=(0.0951 0.0893)

minimips_core_instance/U3_di_DI_offset_reg[26]/C (1.0204 0.916) RiseTrig slew=(0.0945 0.0887)

minimips_core_instance/U3_di_DI_offset_reg[18]/C (1.0256 0.9213) RiseTrig slew=(0.0953 0.0894)

minimips_core_instance/U3_di_DI_offset_reg[31]/C (1.0253 0.9209) RiseTrig slew=(0.0952 0.0893)

minimips_core_instance/U3_di_DI_offset_reg[20]/C (1.0225 0.918) RiseTrig slew=(0.0946 0.0888)

minimips_core_instance/U3_di_DI_offset_reg[27]/C (1.0216 0.9171) RiseTrig slew=(0.0946 0.0888)

minimips_core_instance/U3_di_DI_op_mem_reg/C (1.0208 0.9164) RiseTrig slew=(0.0945 0.0887)

minimips_core_instance/U3_di_DI_level_reg[0]/C (1.0208 0.9164) RiseTrig slew=(0.0945 0.0887)

minimips_core_instance/U3_di_DI_adr_reg[26]/C (1.0226 0.9181) RiseTrig slew=(0.0949 0.0891)

minimips_core_instance/U3_di_DI_adr_reg[24]/C (1.0172 0.9127) RiseTrig slew=(0.094 0.0881)

minimips_core_instance/U3_di_DI_adr_reg[27]/C (1.0277 0.9234) RiseTrig slew=(0.0955 0.0895)

minimips_core_instance/U3_di_DI_adr_reg[28]/C (1.0268 0.9225) RiseTrig slew=(0.0954 0.0895)

minimips_core_instance/U3_di_DI_adr_reg[29]/C (1.0269 0.9225) RiseTrig slew=(0.0954 0.0895)

minimips_core_instance/U3_di_DI_adr_reg[31]/C (1.0253 0.9209) RiseTrig slew=(0.0952 0.0893)

minimips_core_instance/U3_di_DI_adr_reg[21]/C (1.0244 0.92) RiseTrig slew=(0.0948 0.0889)

minimips_core_instance/U3_di_DI_adr_reg[25]/C (1.0163 0.9117) RiseTrig slew=(0.094 0.0879)

minimips_core_instance/U3_di_DI_adr_reg[30]/C (1.0254 0.921) RiseTrig slew=(0.0952 0.0893)

minimips_core_instance/U3_di_DI_adr_reg[22]/C (1.0243 0.9199) RiseTrig slew=(0.0948 0.0889)

minimips_core_instance/U3_di_DI_adr_reg[19]/C (1.0241 0.9197) RiseTrig slew=(0.0948 0.0889)

minimips_core_instance/U3_di_DI_ecr_reg_reg/C (1.0233 0.9189) RiseTrig slew=(0.0947 0.0889)

minimips_core_instance/U3_di_DI_adr_reg[23]/C (1.0242 0.9198) RiseTrig slew=(0.0948 0.0889)

minimips_core_instance/U3_di_DI_adr_reg[20]/C (1.0247 0.9203) RiseTrig slew=(0.0948 0.0889)

minimips_core_instance/U3_di_DI_op2_reg[0]/C (1.0284 0.924) RiseTrig slew=(0.0955 0.09)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[5]/C (1.0254 0.921) RiseTrig slew=(0.0948 0.0889)

minimips_core_instance/U3_di_DI_op2_reg[26]/C (1.0303 0.9259) RiseTrig slew=(0.0961 0.0915)

minimips_core_instance/U3_di_DI_op2_reg[24]/C (1.0307 0.9263) RiseTrig slew=(0.0962 0.0917)

minimips_core_instance/U3_di_DI_op2_reg[27]/C (1.0306 0.9262) RiseTrig slew=(0.0962 0.0916)

minimips_core_instance/U3_di_DI_op2_reg[23]/C (1.0296 0.9252) RiseTrig slew=(0.0957 0.091)

minimips_core_instance/U3_di_DI_op2_reg[25]/C (1.0306 0.9262) RiseTrig slew=(0.0962 0.0916)

minimips_core_instance/U3_di_DI_op2_reg[17]/C (1.0306 0.9263) RiseTrig slew=(0.0962 0.0916)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[1]/C (1.0265 0.9222) RiseTrig slew=(0.0949 0.089)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[0]/C (1.0265 0.9222) RiseTrig slew=(0.0949 0.089)

minimips_core_instance/U3_di_DI_op2_reg[19]/C (1.0309 0.9265) RiseTrig slew=(0.0963 0.0918)

minimips_core_instance/U3_di_DI_it_ok_reg/C (1.0266 0.9223) RiseTrig slew=(0.0949 0.089)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[2]/C (1.0265 0.9222) RiseTrig slew=(0.0949 0.089)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[3]/C (1.0267 0.9224) RiseTrig slew=(0.0949 0.089)

minimips_core_instance/U3_di_DI_adr_reg_dest_reg[4]/C (1.0267 0.9224) RiseTrig slew=(0.0949 0.089)

minimips_core_instance/U3_di_DI_op2_reg[20]/C (1.0316 0.9272) RiseTrig slew=(0.0966 0.0921)

minimips_core_instance/U3_di_DI_op2_reg[21]/C (1.032 0.9276) RiseTrig slew=(0.0967 0.0922)

minimips_core_instance/U3_di_DI_op2_reg[22]/C (1.0322 0.9278) RiseTrig slew=(0.0968 0.0923)

minimips_core_instance/U3_di_DI_op2_reg[31]/C (1.0322 0.9278) RiseTrig slew=(0.0968 0.0923)

minimips_core_instance/U3_di_DI_op2_reg[29]/C (1.0323 0.9278) RiseTrig slew=(0.0968 0.0923)

minimips_core_instance/U3_di_DI_op2_reg[28]/C (1.0323 0.9279) RiseTrig slew=(0.0968 0.0923)

minimips_core_instance/U3_di_DI_op2_reg[30]/C (1.0323 0.9279) RiseTrig slew=(0.0968 0.0923)

minimips_core_instance/U3_di_DI_op1_reg[5]/C (1.0052 0.8999) RiseTrig slew=(0.0711 0.0667)

minimips_core_instance/U3_di_DI_op2_reg[5]/C (1.0003 0.8951) RiseTrig slew=(0.0706 0.0661)

minimips_core_instance/U3_di_DI_op1_reg[7]/C (1.0052 0.8999) RiseTrig slew=(0.0711 0.0667)

minimips_core_instance/U3_di_DI_offset_reg[8]/C (1.0051 0.8998) RiseTrig slew=(0.071 0.0667)

minimips_core_instance/U3_di_DI_op2_reg[8]/C (1.0029 0.8977) RiseTrig slew=(0.0708 0.0664)

minimips_core_instance/U3_di_DI_op2_reg[7]/C (1.0011 0.8959) RiseTrig slew=(0.0706 0.0661)

minimips_core_instance/U3_di_DI_adr_reg[8]/C (1.0084 0.9032) RiseTrig slew=(0.0712 0.0669)

minimips_core_instance/U3_di_DI_op1_reg[8]/C (1.0063 0.901) RiseTrig slew=(0.0711 0.0668)

minimips_core_instance/U3_di_DI_op1_reg[11]/C (1.0071 0.9019) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_op1_reg[10]/C (1.0066 0.9013) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_op1_reg[16]/C (1.0077 0.9025) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_op1_reg[13]/C (1.0076 0.9024) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_op1_reg[9]/C (1.0066 0.9014) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_op2_reg[15]/C (1.0013 0.8961) RiseTrig slew=(0.0706 0.0662)

minimips_core_instance/U3_di_DI_adr_reg[9]/C (1.0085 0.9033) RiseTrig slew=(0.0713 0.0669)

minimips_core_instance/U3_di_DI_op1_reg[12]/C (1.0067 0.9015) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_op2_reg[13]/C (1.0014 0.8962) RiseTrig slew=(0.0706 0.0662)

minimips_core_instance/U3_di_DI_offset_reg[9]/C (1.0069 0.9016) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_op2_reg[12]/C (1.0014 0.8962) RiseTrig slew=(0.0706 0.0662)

minimips_core_instance/U3_di_DI_adr_reg[16]/C (1.0086 0.9034) RiseTrig slew=(0.0713 0.0669)

minimips_core_instance/U3_di_DI_offset_reg[16]/C (1.0072 0.9019) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_offset_reg[15]/C (1.0072 0.9019) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_offset_reg[14]/C (1.0073 0.9021) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_op2_reg[9]/C (1.0016 0.8963) RiseTrig slew=(0.0706 0.0662)

minimips_core_instance/U3_di_DI_op2_reg[10]/C (1.0016 0.8963) RiseTrig slew=(0.0706 0.0662)

minimips_core_instance/U3_di_DI_offset_reg[10]/C (1.0077 0.9024) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_op2_reg[11]/C (1.0016 0.8963) RiseTrig slew=(0.0706 0.0662)

minimips_core_instance/U3_di_DI_adr_reg[10]/C (1.0097 0.9044) RiseTrig slew=(0.0713 0.0669)

minimips_core_instance/U3_di_DI_offset_reg[11]/C (1.0077 0.9025) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_adr_reg[11]/C (1.0096 0.9044) RiseTrig slew=(0.0713 0.0669)

minimips_core_instance/U3_di_DI_adr_reg[14]/C (1.0096 0.9043) RiseTrig slew=(0.0713 0.0669)

minimips_core_instance/U3_di_DI_offset_reg[13]/C (1.0077 0.9025) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_adr_reg[12]/C (1.0096 0.9044) RiseTrig slew=(0.0713 0.0669)

minimips_core_instance/U3_di_DI_adr_reg[15]/C (1.0092 0.904) RiseTrig slew=(0.0713 0.0669)

minimips_core_instance/U3_di_DI_offset_reg[12]/C (1.0078 0.9026) RiseTrig slew=(0.0712 0.0668)

minimips_core_instance/U3_di_DI_adr_reg[13]/C (1.0094 0.9042) RiseTrig slew=(0.0713 0.0669)

minimips_core_instance/U7_banc_registres_reg[23][12]/C (1.0159 0.9065) RiseTrig slew=(0.1094 0.1036)

minimips_core_instance/U7_banc_registres_reg[23][10]/C (1.0159 0.9065) RiseTrig slew=(0.1094 0.1036)

minimips_core_instance/U7_banc_registres_reg[23][28]/C (1.0077 0.8983) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][22]/C (1.0077 0.8983) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][4]/C (1.0071 0.8977) RiseTrig slew=(0.109 0.1031)

minimips_core_instance/U7_banc_registres_reg[23][25]/C (1.0054 0.896) RiseTrig slew=(0.1089 0.1029)

minimips_core_instance/U7_banc_registres_reg[23][14]/C (1.0111 0.9016) RiseTrig slew=(0.1093 0.1034)

minimips_core_instance/U7_banc_registres_reg[23][2]/C (1.01 0.9006) RiseTrig slew=(0.1092 0.1033)

minimips_core_instance/U7_banc_registres_reg[23][1]/C (1.0123 0.9029) RiseTrig slew=(0.1093 0.1035)

minimips_core_instance/U7_banc_registres_reg[23][16]/C (1.0158 0.9064) RiseTrig slew=(0.1094 0.1036)

minimips_core_instance/U7_banc_registres_reg[23][18]/C (1.0049 0.8955) RiseTrig slew=(0.1088 0.1029)

minimips_core_instance/U7_banc_registres_reg[23][6]/C (1.0093 0.8999) RiseTrig slew=(0.1092 0.1033)

minimips_core_instance/U7_banc_registres_reg[23][0]/C (1.0093 0.8999) RiseTrig slew=(0.1092 0.1033)

minimips_core_instance/U7_banc_registres_reg[23][15]/C (1.0152 0.9058) RiseTrig slew=(0.1094 0.1036)

minimips_core_instance/U7_banc_registres_reg[23][19]/C (1.0032 0.8938) RiseTrig slew=(0.1086 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][29]/C (1.0076 0.8981) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][8]/C (1.0136 0.9041) RiseTrig slew=(0.1094 0.1035)

minimips_core_instance/U7_banc_registres_reg[23][17]/C (1.0069 0.8974) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][23]/C (1.0068 0.8974) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][5]/C (1.0147 0.9053) RiseTrig slew=(0.1094 0.1035)

minimips_core_instance/U7_banc_registres_reg[23][3]/C (1.0136 0.9042) RiseTrig slew=(0.1094 0.1035)

minimips_core_instance/U7_banc_registres_reg[23][27]/C (1.0056 0.8962) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][26]/C (1.0042 0.8948) RiseTrig slew=(0.1086 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][30]/C (1.007 0.8976) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][21]/C (1.0075 0.8981) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][24]/C (1.0074 0.898) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][11]/C (1.0148 0.9054) RiseTrig slew=(0.1094 0.1035)

minimips_core_instance/U7_banc_registres_reg[23][20]/C (1.0079 0.8985) RiseTrig slew=(0.1087 0.1028)

minimips_core_instance/U7_banc_registres_reg[23][31]/C (1.0078 0.8984) RiseTrig slew=(0.1087 0.1027)

minimips_core_instance/U7_banc_registres_reg[23][9]/C (1.015 0.9056) RiseTrig slew=(0.1094 0.1035)

minimips_core_instance/U7_banc_registres_reg[23][7]/C (1.0151 0.9056) RiseTrig slew=(0.1094 0.1035)

minimips_core_instance/U7_banc_registres_reg[23][13]/C (1.015 0.9056) RiseTrig slew=(0.1094 0.1035)

minimips_core_instance/U7_banc_registres_reg[6][2]/C (1.0166 0.9041) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][24]/C (1.0214 0.9089) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][20]/C (1.0224 0.9099) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][3]/C (1.0194 0.9069) RiseTrig slew=(0.1154 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][9]/C (1.0243 0.9118) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][21]/C (1.0212 0.9087) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][30]/C (1.0191 0.9066) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][27]/C (1.0193 0.9068) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][17]/C (1.021 0.9085) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][13]/C (1.0208 0.9083) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][29]/C (1.0225 0.91) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][7]/C (1.0242 0.9117) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][14]/C (1.0165 0.904) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][8]/C (1.0242 0.9117) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][18]/C (1.0171 0.9046) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][4]/C (1.0165 0.904) RiseTrig slew=(0.1153 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][31]/C (1.0226 0.9101) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][12]/C (1.0242 0.9117) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][1]/C (1.0179 0.9054) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][26]/C (1.0186 0.9061) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][15]/C (1.0223 0.9098) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][22]/C (1.0227 0.9102) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][10]/C (1.0238 0.9113) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][6]/C (1.0162 0.9037) RiseTrig slew=(0.1153 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][25]/C (1.019 0.9065) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][11]/C (1.0228 0.9103) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][0]/C (1.018 0.9055) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][28]/C (1.0228 0.9103) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][5]/C (1.0238 0.9113) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[6][23]/C (1.0189 0.9064) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][19]/C (1.019 0.9065) RiseTrig slew=(0.1154 0.1088)

minimips_core_instance/U7_banc_registres_reg[6][16]/C (1.0232 0.9107) RiseTrig slew=(0.1155 0.1089)

minimips_core_instance/U7_banc_registres_reg[16][6]/C (1.0014 0.8917) RiseTrig slew=(0.1131 0.1069)

minimips_core_instance/U7_banc_registres_reg[16][9]/C (1.0138 0.9041) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][8]/C (1.0137 0.9041) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][7]/C (1.0137 0.9041) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][5]/C (1.011 0.9013) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][3]/C (1.0097 0.9) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][2]/C (1.0071 0.8974) RiseTrig slew=(0.1134 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][1]/C (1.0093 0.8996) RiseTrig slew=(0.1135 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][16]/C (1.0139 0.9042) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][15]/C (1.0139 0.9043) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][14]/C (1.0013 0.8916) RiseTrig slew=(0.1131 0.1069)

minimips_core_instance/U7_banc_registres_reg[16][13]/C (1.011 0.9013) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][12]/C (1.0136 0.904) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][11]/C (1.0118 0.9021) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][10]/C (1.0138 0.9042) RiseTrig slew=(0.1136 0.1074)

minimips_core_instance/U7_banc_registres_reg[16][0]/C (1.0014 0.8917) RiseTrig slew=(0.1131 0.1069)

minimips_core_instance/U7_banc_registres_reg[16][28]/C (1.0114 0.9018) RiseTrig slew=(0.1135 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][31]/C (1.011 0.9013) RiseTrig slew=(0.1135 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][30]/C (1.0069 0.8972) RiseTrig slew=(0.1134 0.1072)

minimips_core_instance/U7_banc_registres_reg[16][29]/C (1.0113 0.9016) RiseTrig slew=(0.1135 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][27]/C (1.0069 0.8972) RiseTrig slew=(0.1134 0.1072)

minimips_core_instance/U7_banc_registres_reg[16][26]/C (1.0074 0.8977) RiseTrig slew=(0.1134 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][25]/C (1.0074 0.8977) RiseTrig slew=(0.1134 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][24]/C (1.0093 0.8997) RiseTrig slew=(0.1134 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][23]/C (1.0085 0.8988) RiseTrig slew=(0.1134 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][22]/C (1.011 0.9013) RiseTrig slew=(0.1135 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][21]/C (1.0101 0.9005) RiseTrig slew=(0.1134 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][20]/C (1.0114 0.9017) RiseTrig slew=(0.1135 0.1073)

minimips_core_instance/U7_banc_registres_reg[16][19]/C (1.0021 0.8923) RiseTrig slew=(0.1131 0.107)

minimips_core_instance/U7_banc_registres_reg[16][18]/C (1.0052 0.8955) RiseTrig slew=(0.1133 0.1072)

minimips_core_instance/U7_banc_registres_reg[16][17]/C (1.0071 0.8974) RiseTrig slew=(0.1134 0.1072)

minimips_core_instance/U7_banc_registres_reg[16][4]/C (1.0052 0.8955) RiseTrig slew=(0.1133 0.1072)

minimips_core_instance/U7_banc_registres_reg[5][27]/C (1.0202 0.9073) RiseTrig slew=(0.1146 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][17]/C (1.021 0.9081) RiseTrig slew=(0.1146 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][21]/C (1.0212 0.9083) RiseTrig slew=(0.1146 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][24]/C (1.022 0.9091) RiseTrig slew=(0.1146 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][3]/C (1.0199 0.907) RiseTrig slew=(0.1148 0.1082)

minimips_core_instance/U7_banc_registres_reg[5][20]/C (1.0234 0.9105) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][9]/C (1.0271 0.9143) RiseTrig slew=(0.115 0.1083)

minimips_core_instance/U7_banc_registres_reg[5][13]/C (1.0218 0.9089) RiseTrig slew=(0.1149 0.1083)

minimips_core_instance/U7_banc_registres_reg[5][2]/C (1.018 0.9051) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][30]/C (1.0191 0.9062) RiseTrig slew=(0.1146 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][7]/C (1.0271 0.9143) RiseTrig slew=(0.115 0.1083)

minimips_core_instance/U7_banc_registres_reg[5][18]/C (1.0172 0.9043) RiseTrig slew=(0.1146 0.108)

minimips_core_instance/U7_banc_registres_reg[5][29]/C (1.023 0.9101) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][4]/C (1.0163 0.9034) RiseTrig slew=(0.1146 0.108)

minimips_core_instance/U7_banc_registres_reg[5][14]/C (1.0178 0.9049) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][8]/C (1.0269 0.9141) RiseTrig slew=(0.115 0.1083)

minimips_core_instance/U7_banc_registres_reg[5][31]/C (1.0234 0.9105) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][12]/C (1.0269 0.914) RiseTrig slew=(0.115 0.1083)

minimips_core_instance/U7_banc_registres_reg[5][15]/C (1.0243 0.9114) RiseTrig slew=(0.1149 0.1084)

minimips_core_instance/U7_banc_registres_reg[5][22]/C (1.0235 0.9106) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][11]/C (1.0254 0.9125) RiseTrig slew=(0.1149 0.1084)

minimips_core_instance/U7_banc_registres_reg[5][28]/C (1.0235 0.9106) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][19]/C (1.0195 0.9066) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][0]/C (1.0183 0.9054) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][23]/C (1.0197 0.9068) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][10]/C (1.0266 0.9137) RiseTrig slew=(0.115 0.1083)

minimips_core_instance/U7_banc_registres_reg[5][6]/C (1.019 0.9061) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][25]/C (1.0196 0.9067) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][26]/C (1.0197 0.9068) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][5]/C (1.0264 0.9136) RiseTrig slew=(0.115 0.1083)

minimips_core_instance/U7_banc_registres_reg[5][1]/C (1.0186 0.9056) RiseTrig slew=(0.1147 0.1081)

minimips_core_instance/U7_banc_registres_reg[5][16]/C (1.0261 0.9132) RiseTrig slew=(0.115 0.1083)

minimips_core_instance/U7_banc_registres_reg[3][25]/C (1.016 0.9041) RiseTrig slew=(0.1209 0.1139)

minimips_core_instance/U7_banc_registres_reg[3][4]/C (1.0173 0.9054) RiseTrig slew=(0.121 0.1141)

minimips_core_instance/U7_banc_registres_reg[3][6]/C (1.0162 0.9043) RiseTrig slew=(0.1209 0.1139)

minimips_core_instance/U7_banc_registres_reg[3][0]/C (1.0162 0.9043) RiseTrig slew=(0.1209 0.1139)

minimips_core_instance/U7_banc_registres_reg[3][2]/C (1.0192 0.9073) RiseTrig slew=(0.1212 0.1142)

minimips_core_instance/U7_banc_registres_reg[3][14]/C (1.0212 0.9093) RiseTrig slew=(0.1213 0.1143)

minimips_core_instance/U7_banc_registres_reg[3][3]/C (1.0234 0.9115) RiseTrig slew=(0.1213 0.1144)

minimips_core_instance/U7_banc_registres_reg[3][1]/C (1.0238 0.9119) RiseTrig slew=(0.1214 0.1144)

minimips_core_instance/U7_banc_registres_reg[3][15]/C (1.0264 0.9145) RiseTrig slew=(0.1214 0.1143)

minimips_core_instance/U7_banc_registres_reg[3][13]/C (1.0268 0.915) RiseTrig slew=(0.1214 0.1143)

minimips_core_instance/U7_banc_registres_reg[3][11]/C (1.0269 0.9151) RiseTrig slew=(0.1214 0.1143)

minimips_core_instance/U7_banc_registres_reg[3][8]/C (1.0273 0.9154) RiseTrig slew=(0.1214 0.1143)

minimips_core_instance/U7_banc_registres_reg[3][16]/C (1.0271 0.9153) RiseTrig slew=(0.1214 0.1143)

minimips_core_instance/U7_banc_registres_reg[3][9]/C (1.0274 0.9155) RiseTrig slew=(0.1214 0.1142)

minimips_core_instance/U7_banc_registres_reg[3][7]/C (1.0274 0.9156) RiseTrig slew=(0.1214 0.1142)

minimips_core_instance/U7_banc_registres_reg[3][10]/C (1.0274 0.9155) RiseTrig slew=(0.1214 0.1142)

minimips_core_instance/U7_banc_registres_reg[3][12]/C (1.0275 0.9157) RiseTrig slew=(0.1214 0.1142)

minimips_core_instance/U7_banc_registres_reg[3][5]/C (1.0275 0.9157) RiseTrig slew=(0.1214 0.1142)

minimips_core_instance/U7_banc_registres_reg[3][31]/C (1.023 0.9112) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][22]/C (1.0231 0.9112) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][20]/C (1.0234 0.9115) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][28]/C (1.0227 0.9108) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][29]/C (1.0233 0.9114) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][24]/C (1.0205 0.9086) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][21]/C (1.0202 0.9083) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][17]/C (1.0198 0.9079) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][27]/C (1.0186 0.9067) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][26]/C (1.0156 0.9037) RiseTrig slew=(0.1209 0.1139)

minimips_core_instance/U7_banc_registres_reg[3][23]/C (1.0155 0.9036) RiseTrig slew=(0.1209 0.1139)

minimips_core_instance/U7_banc_registres_reg[3][30]/C (1.0175 0.9056) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][18]/C (1.0172 0.9053) RiseTrig slew=(0.121 0.114)

minimips_core_instance/U7_banc_registres_reg[3][19]/C (1.0157 0.9038) RiseTrig slew=(0.1209 0.1139)

minimips_core_instance/U7_banc_registres_reg[15][17]/C (1.0121 0.9009) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][18]/C (1.0121 0.9009) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][19]/C (1.0109 0.8997) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][20]/C (1.017 0.9058) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][21]/C (1.0155 0.9043) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][22]/C (1.0164 0.9052) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][23]/C (1.0145 0.9033) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][24]/C (1.0152 0.904) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][25]/C (1.0122 0.901) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][26]/C (1.0133 0.9021) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][27]/C (1.0136 0.9024) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][29]/C (1.0172 0.906) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][30]/C (1.0136 0.9024) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][31]/C (1.0169 0.9057) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][28]/C (1.0171 0.906) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][10]/C (1.0215 0.9103) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[15][11]/C (1.0195 0.9083) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[15][12]/C (1.0215 0.9104) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[15][13]/C (1.0183 0.9072) RiseTrig slew=(0.1174 0.1109)

minimips_core_instance/U7_banc_registres_reg[15][14]/C (1.0121 0.9009) RiseTrig slew=(0.1172 0.1106)

minimips_core_instance/U7_banc_registres_reg[15][15]/C (1.0215 0.9104) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[15][16]/C (1.0215 0.9104) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[15][1]/C (1.0116 0.9004) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][2]/C (1.0134 0.9023) RiseTrig slew=(0.1172 0.1107)

minimips_core_instance/U7_banc_registres_reg[15][3]/C (1.0166 0.9054) RiseTrig slew=(0.1174 0.1108)

minimips_core_instance/U7_banc_registres_reg[15][4]/C (1.0132 0.902) RiseTrig slew=(0.1172 0.1107)

minimips_core_instance/U7_banc_registres_reg[15][5]/C (1.0191 0.908) RiseTrig slew=(0.1175 0.1109)

minimips_core_instance/U7_banc_registres_reg[15][8]/C (1.0216 0.9104) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[15][9]/C (1.0218 0.9107) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[15][7]/C (1.0219 0.9107) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[15][0]/C (1.0113 0.9001) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[15][6]/C (1.0116 0.9004) RiseTrig slew=(0.1171 0.1105)

minimips_core_instance/U7_banc_registres_reg[12][10]/C (1.0203 0.91) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][16]/C (1.0205 0.9101) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][25]/C (1.009 0.8987) RiseTrig slew=(0.1188 0.112)

minimips_core_instance/U7_banc_registres_reg[12][29]/C (1.0223 0.912) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][12]/C (1.0205 0.9101) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][5]/C (1.0199 0.9096) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][23]/C (1.0196 0.9092) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][6]/C (1.0089 0.8986) RiseTrig slew=(0.1188 0.112)

minimips_core_instance/U7_banc_registres_reg[12][15]/C (1.0203 0.9099) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][26]/C (1.0196 0.9092) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][11]/C (1.0198 0.9095) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][19]/C (1.0089 0.8986) RiseTrig slew=(0.1188 0.112)

minimips_core_instance/U7_banc_registres_reg[12][0]/C (1.0136 0.9033) RiseTrig slew=(0.1192 0.1125)

minimips_core_instance/U7_banc_registres_reg[12][1]/C (1.0167 0.9064) RiseTrig slew=(0.1193 0.1126)

minimips_core_instance/U7_banc_registres_reg[12][8]/C (1.019 0.9087) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][14]/C (1.0143 0.904) RiseTrig slew=(0.1192 0.1125)

minimips_core_instance/U7_banc_registres_reg[12][22]/C (1.0221 0.9118) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][31]/C (1.0227 0.9124) RiseTrig slew=(0.1194 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][21]/C (1.021 0.9107) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][17]/C (1.0192 0.9088) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][4]/C (1.0131 0.9028) RiseTrig slew=(0.1192 0.1125)

minimips_core_instance/U7_banc_registres_reg[12][3]/C (1.0158 0.9054) RiseTrig slew=(0.1192 0.1126)

minimips_core_instance/U7_banc_registres_reg[12][24]/C (1.0202 0.9099) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][30]/C (1.0174 0.9071) RiseTrig slew=(0.1194 0.1128)

minimips_core_instance/U7_banc_registres_reg[12][13]/C (1.0192 0.9089) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][9]/C (1.0193 0.9089) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][20]/C (1.0228 0.9125) RiseTrig slew=(0.1194 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][2]/C (1.0149 0.9046) RiseTrig slew=(0.1193 0.1126)

minimips_core_instance/U7_banc_registres_reg[12][18]/C (1.0161 0.9058) RiseTrig slew=(0.1194 0.1127)

minimips_core_instance/U7_banc_registres_reg[12][27]/C (1.0165 0.9062) RiseTrig slew=(0.1194 0.1128)

minimips_core_instance/U7_banc_registres_reg[12][28]/C (1.0228 0.9125) RiseTrig slew=(0.1194 0.1129)

minimips_core_instance/U7_banc_registres_reg[12][7]/C (1.0194 0.909) RiseTrig slew=(0.1193 0.1127)

minimips_core_instance/U7_banc_registres_reg[30][31]/C (1.006 0.8967) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][30]/C (1.0037 0.8944) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][29]/C (1.0062 0.8969) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][28]/C (1.0045 0.8952) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][27]/C (1.0017 0.8924) RiseTrig slew=(0.1071 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][26]/C (1.0027 0.8934) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][25]/C (1.0005 0.8912) RiseTrig slew=(0.1071 0.1012)

minimips_core_instance/U7_banc_registres_reg[30][24]/C (1.0046 0.8953) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][23]/C (1.0017 0.8924) RiseTrig slew=(0.1071 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][22]/C (1.0053 0.896) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][21]/C (1.0053 0.896) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][20]/C (1.0063 0.897) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][19]/C (1.002 0.8927) RiseTrig slew=(0.1071 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][18]/C (1.0013 0.8919) RiseTrig slew=(0.1071 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][17]/C (1.004 0.8947) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][0]/C (1.0027 0.8934) RiseTrig slew=(0.1074 0.1015)

minimips_core_instance/U7_banc_registres_reg[30][11]/C (1.0098 0.9005) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][12]/C (1.0106 0.9013) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][13]/C (1.0079 0.8986) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][14]/C (1.0036 0.8943) RiseTrig slew=(0.1074 0.1016)

minimips_core_instance/U7_banc_registres_reg[30][15]/C (1.0101 0.9008) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][16]/C (1.0106 0.9013) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][1]/C (1.005 0.8957) RiseTrig slew=(0.1075 0.1016)

minimips_core_instance/U7_banc_registres_reg[30][2]/C (1.0036 0.8943) RiseTrig slew=(0.1074 0.1016)

minimips_core_instance/U7_banc_registres_reg[30][3]/C (1.0061 0.8968) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][5]/C (1.0096 0.9002) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][6]/C (1.0003 0.891) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[30][7]/C (1.0093 0.9) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][8]/C (1.0069 0.8975) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][9]/C (1.0079 0.8986) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][10]/C (1.0106 0.9013) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[30][4]/C (0.9989 0.8896) RiseTrig slew=(0.1071 0.1012)

minimips_core_instance/U7_banc_registres_reg[29][4]/C (0.9969 0.8884) RiseTrig slew=(0.106 0.1004)

minimips_core_instance/U7_banc_registres_reg[29][6]/C (0.9988 0.8903) RiseTrig slew=(0.1062 0.1005)

minimips_core_instance/U7_banc_registres_reg[29][0]/C (1.0002 0.8917) RiseTrig slew=(0.1063 0.1006)

minimips_core_instance/U7_banc_registres_reg[29][2]/C (1.0013 0.8928) RiseTrig slew=(0.1063 0.1007)

minimips_core_instance/U7_banc_registres_reg[29][14]/C (1.0011 0.8926) RiseTrig slew=(0.1063 0.1007)

minimips_core_instance/U7_banc_registres_reg[29][1]/C (1.0024 0.8939) RiseTrig slew=(0.1063 0.1007)

minimips_core_instance/U7_banc_registres_reg[29][9]/C (1.0041 0.8955) RiseTrig slew=(0.1064 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][8]/C (1.004 0.8955) RiseTrig slew=(0.1064 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][3]/C (1.0036 0.8951) RiseTrig slew=(0.1064 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][13]/C (1.0049 0.8964) RiseTrig slew=(0.1064 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][7]/C (1.0062 0.8976) RiseTrig slew=(0.1063 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][5]/C (1.0062 0.8977) RiseTrig slew=(0.1063 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][11]/C (1.0064 0.8979) RiseTrig slew=(0.1063 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][15]/C (1.0067 0.8982) RiseTrig slew=(0.1063 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][16]/C (1.007 0.8985) RiseTrig slew=(0.1063 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][12]/C (1.0072 0.8987) RiseTrig slew=(0.1063 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][10]/C (1.0073 0.8988) RiseTrig slew=(0.1063 0.1008)

minimips_core_instance/U7_banc_registres_reg[29][29]/C (1.0018 0.8933) RiseTrig slew=(0.106 0.1004)

minimips_core_instance/U7_banc_registres_reg[29][20]/C (1.0017 0.8932) RiseTrig slew=(0.106 0.1004)

minimips_core_instance/U7_banc_registres_reg[29][31]/C (1.0019 0.8934) RiseTrig slew=(0.106 0.1004)

minimips_core_instance/U7_banc_registres_reg[29][22]/C (1.0013 0.8928) RiseTrig slew=(0.106 0.1004)

minimips_core_instance/U7_banc_registres_reg[29][21]/C (1.0014 0.8929) RiseTrig slew=(0.106 0.1004)

minimips_core_instance/U7_banc_registres_reg[29][24]/C (1.0007 0.8922) RiseTrig slew=(0.106 0.1004)

minimips_core_instance/U7_banc_registres_reg[29][28]/C (1.0006 0.8921) RiseTrig slew=(0.106 0.1004)

minimips_core_instance/U7_banc_registres_reg[29][17]/C (1.0002 0.8917) RiseTrig slew=(0.106 0.1004)

minimips_core_instance/U7_banc_registres_reg[29][30]/C (0.9995 0.891) RiseTrig slew=(0.106 0.1003)

minimips_core_instance/U7_banc_registres_reg[29][23]/C (0.999 0.8905) RiseTrig slew=(0.106 0.1003)

minimips_core_instance/U7_banc_registres_reg[29][27]/C (0.9989 0.8904) RiseTrig slew=(0.106 0.1003)

minimips_core_instance/U7_banc_registres_reg[29][26]/C (0.9981 0.8896) RiseTrig slew=(0.106 0.1003)

minimips_core_instance/U7_banc_registres_reg[29][19]/C (0.997 0.8885) RiseTrig slew=(0.106 0.1003)

minimips_core_instance/U7_banc_registres_reg[29][18]/C (0.9969 0.8884) RiseTrig slew=(0.106 0.1003)

minimips_core_instance/U7_banc_registres_reg[29][25]/C (0.9969 0.8884) RiseTrig slew=(0.106 0.1003)

minimips_core_instance/U7_banc_registres_reg[28][12]/C (1.0072 0.8992) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][10]/C (1.0072 0.8991) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][27]/C (1.0043 0.8962) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][17]/C (1.0044 0.8963) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][28]/C (1.0051 0.897) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][22]/C (1.0055 0.8974) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][19]/C (0.9987 0.8906) RiseTrig slew=(0.1143 0.108)

minimips_core_instance/U7_banc_registres_reg[28][26]/C (0.9997 0.8916) RiseTrig slew=(0.1143 0.108)

minimips_core_instance/U7_banc_registres_reg[28][16]/C (1.0071 0.899) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][6]/C (1.0009 0.8928) RiseTrig slew=(0.1144 0.1082)

minimips_core_instance/U7_banc_registres_reg[28][30]/C (1.0037 0.8956) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][15]/C (1.0071 0.899) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][20]/C (1.0059 0.8978) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][4]/C (0.9998 0.8916) RiseTrig slew=(0.1144 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][25]/C (0.9967 0.8886) RiseTrig slew=(0.1143 0.1079)

minimips_core_instance/U7_banc_registres_reg[28][23]/C (1.0016 0.8935) RiseTrig slew=(0.1143 0.108)

minimips_core_instance/U7_banc_registres_reg[28][1]/C (1.0067 0.8986) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][29]/C (1.006 0.8979) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][14]/C (1.0055 0.8974) RiseTrig slew=(0.1145 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][5]/C (1.0075 0.8994) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][0]/C (1.0015 0.8934) RiseTrig slew=(0.1144 0.1082)

minimips_core_instance/U7_banc_registres_reg[28][2]/C (1.0037 0.8956) RiseTrig slew=(0.1145 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][11]/C (1.0077 0.8996) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][18]/C (0.9976 0.8895) RiseTrig slew=(0.1143 0.108)

minimips_core_instance/U7_banc_registres_reg[28][3]/C (1.0052 0.8971) RiseTrig slew=(0.1145 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][24]/C (1.0041 0.896) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][21]/C (1.0044 0.8962) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[28][7]/C (1.0079 0.8998) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][13]/C (1.0081 0.9) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][9]/C (1.0081 0.9001) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][8]/C (1.0082 0.9001) RiseTrig slew=(0.1146 0.1083)

minimips_core_instance/U7_banc_registres_reg[28][31]/C (1.0045 0.8964) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[14][19]/C (0.9884 0.8807) RiseTrig slew=(0.1077 0.1019)

minimips_core_instance/U7_banc_registres_reg[14][30]/C (0.9892 0.8815) RiseTrig slew=(0.1078 0.102)

minimips_core_instance/U7_banc_registres_reg[14][6]/C (0.9884 0.8807) RiseTrig slew=(0.1077 0.1019)

minimips_core_instance/U7_banc_registres_reg[14][14]/C (0.991 0.8833) RiseTrig slew=(0.1078 0.102)

minimips_core_instance/U7_banc_registres_reg[14][4]/C (0.9915 0.8838) RiseTrig slew=(0.1078 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][2]/C (0.9917 0.884) RiseTrig slew=(0.1078 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][0]/C (0.9917 0.884) RiseTrig slew=(0.1078 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][3]/C (0.9926 0.8849) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][1]/C (0.9942 0.8865) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][13]/C (0.9965 0.8888) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][5]/C (0.9964 0.8887) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][11]/C (0.9963 0.8886) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][8]/C (0.9971 0.8894) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][16]/C (0.9971 0.8894) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][15]/C (0.9973 0.8896) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][9]/C (0.9971 0.8894) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][12]/C (0.9971 0.8894) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][7]/C (0.9971 0.8894) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][10]/C (0.9973 0.8896) RiseTrig slew=(0.1079 0.1022)

minimips_core_instance/U7_banc_registres_reg[14][28]/C (0.996 0.8883) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][31]/C (0.996 0.8883) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][20]/C (0.9959 0.8882) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][22]/C (0.9957 0.888) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][29]/C (0.9956 0.8879) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][21]/C (0.9951 0.8874) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][24]/C (0.9943 0.8866) RiseTrig slew=(0.1078 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][17]/C (0.9939 0.8862) RiseTrig slew=(0.1078 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][23]/C (0.9939 0.8862) RiseTrig slew=(0.1078 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][26]/C (0.9923 0.8846) RiseTrig slew=(0.1078 0.1021)

minimips_core_instance/U7_banc_registres_reg[14][18]/C (0.9909 0.8832) RiseTrig slew=(0.1078 0.102)

minimips_core_instance/U7_banc_registres_reg[14][27]/C (0.9899 0.8822) RiseTrig slew=(0.1078 0.102)

minimips_core_instance/U7_banc_registres_reg[14][25]/C (0.9901 0.8824) RiseTrig slew=(0.1078 0.102)

minimips_core_instance/U7_banc_registres_reg[27][25]/C (0.9984 0.8908) RiseTrig slew=(0.1139 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][4]/C (0.9984 0.8908) RiseTrig slew=(0.1139 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][0]/C (1.0008 0.8932) RiseTrig slew=(0.114 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][6]/C (1.0005 0.8929) RiseTrig slew=(0.114 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][2]/C (1.0021 0.8945) RiseTrig slew=(0.114 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][3]/C (1.0022 0.8946) RiseTrig slew=(0.114 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][14]/C (1.0036 0.896) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][1]/C (1.0044 0.8968) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][8]/C (1.0059 0.8983) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][10]/C (1.0054 0.8978) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][9]/C (1.0058 0.8983) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][15]/C (1.0051 0.8975) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][16]/C (1.0052 0.8976) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][12]/C (1.0053 0.8978) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][13]/C (1.0062 0.8986) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][7]/C (1.0062 0.8987) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][5]/C (1.0065 0.8989) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][11]/C (1.0064 0.8988) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[27][29]/C (1.0027 0.8951) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][20]/C (1.0026 0.895) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][22]/C (1.0026 0.895) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][28]/C (1.0024 0.8948) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][31]/C (1.0024 0.8948) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][21]/C (1.0023 0.8947) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][24]/C (1.0021 0.8945) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][30]/C (1.0014 0.8938) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][17]/C (1.0018 0.8942) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][23]/C (1.0009 0.8933) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][27]/C (1.0019 0.8943) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][19]/C (0.9994 0.8918) RiseTrig slew=(0.1139 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][26]/C (0.9987 0.891) RiseTrig slew=(0.1139 0.1078)

minimips_core_instance/U7_banc_registres_reg[27][18]/C (0.9989 0.8913) RiseTrig slew=(0.1139 0.1078)

minimips_core_instance/U7_banc_registres_reg[26][10]/C (1.0104 0.9016) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][11]/C (1.0114 0.9027) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][12]/C (1.0103 0.9016) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][14]/C (1.0088 0.9) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][15]/C (1.0109 0.9022) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][16]/C (1.0107 0.902) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][1]/C (1.0089 0.9002) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][2]/C (1.0077 0.899) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][3]/C (1.0086 0.8999) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][5]/C (1.0112 0.9024) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][7]/C (1.0123 0.9036) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][8]/C (1.0126 0.9039) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][9]/C (1.0126 0.9039) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][13]/C (1.0123 0.9036) RiseTrig slew=(0.112 0.106)

minimips_core_instance/U7_banc_registres_reg[26][0]/C (1.0059 0.8972) RiseTrig slew=(0.1118 0.1058)

minimips_core_instance/U7_banc_registres_reg[26][6]/C (1.0059 0.8972) RiseTrig slew=(0.1118 0.1058)

minimips_core_instance/U7_banc_registres_reg[26][17]/C (1.0086 0.8998) RiseTrig slew=(0.1118 0.1058)

minimips_core_instance/U7_banc_registres_reg[26][18]/C (1.0058 0.8971) RiseTrig slew=(0.1117 0.1057)

minimips_core_instance/U7_banc_registres_reg[26][19]/C (1.0061 0.8974) RiseTrig slew=(0.1118 0.1057)

minimips_core_instance/U7_banc_registres_reg[26][20]/C (1.011 0.9023) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][21]/C (1.011 0.9023) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][23]/C (1.0073 0.8985) RiseTrig slew=(0.1118 0.1058)

minimips_core_instance/U7_banc_registres_reg[26][24]/C (1.0111 0.9023) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][25]/C (1.0035 0.8948) RiseTrig slew=(0.1116 0.1056)

minimips_core_instance/U7_banc_registres_reg[26][26]/C (1.0072 0.8985) RiseTrig slew=(0.1118 0.1058)

minimips_core_instance/U7_banc_registres_reg[26][27]/C (1.007 0.8983) RiseTrig slew=(0.1118 0.1058)

minimips_core_instance/U7_banc_registres_reg[26][28]/C (1.0094 0.9007) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][29]/C (1.0106 0.9019) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][30]/C (1.008 0.8993) RiseTrig slew=(0.1118 0.1058)

minimips_core_instance/U7_banc_registres_reg[26][31]/C (1.0108 0.9021) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[26][4]/C (1.0036 0.8949) RiseTrig slew=(0.1116 0.1056)

minimips_core_instance/U7_banc_registres_reg[26][22]/C (1.0099 0.9012) RiseTrig slew=(0.1119 0.1059)

minimips_core_instance/U7_banc_registres_reg[25][17]/C (1.0075 0.8991) RiseTrig slew=(0.1142 0.1079)

minimips_core_instance/U7_banc_registres_reg[25][18]/C (1.0019 0.8935) RiseTrig slew=(0.1139 0.1077)

minimips_core_instance/U7_banc_registres_reg[25][19]/C (1.004 0.8956) RiseTrig slew=(0.114 0.1078)

minimips_core_instance/U7_banc_registres_reg[25][20]/C (1.0108 0.9024) RiseTrig slew=(0.1142 0.108)

minimips_core_instance/U7_banc_registres_reg[25][21]/C (1.0107 0.9023) RiseTrig slew=(0.1142 0.108)

minimips_core_instance/U7_banc_registres_reg[25][23]/C (1.0059 0.8974) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[25][24]/C (1.0108 0.9024) RiseTrig slew=(0.1142 0.108)

minimips_core_instance/U7_banc_registres_reg[25][25]/C (1.0019 0.8935) RiseTrig slew=(0.1139 0.1077)

minimips_core_instance/U7_banc_registres_reg[25][26]/C (1.0058 0.8974) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[25][27]/C (1.0056 0.8972) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[25][28]/C (1.0086 0.9002) RiseTrig slew=(0.1142 0.108)

minimips_core_instance/U7_banc_registres_reg[25][29]/C (1.0103 0.9019) RiseTrig slew=(0.1142 0.108)

minimips_core_instance/U7_banc_registres_reg[25][30]/C (1.0067 0.8983) RiseTrig slew=(0.1141 0.1079)

minimips_core_instance/U7_banc_registres_reg[25][31]/C (1.0108 0.9024) RiseTrig slew=(0.1142 0.108)

minimips_core_instance/U7_banc_registres_reg[25][22]/C (1.0093 0.9009) RiseTrig slew=(0.1142 0.108)

minimips_core_instance/U7_banc_registres_reg[25][0]/C (1.0066 0.8982) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[25][10]/C (1.0103 0.9019) RiseTrig slew=(0.1145 0.1083)

minimips_core_instance/U7_banc_registres_reg[25][11]/C (1.0133 0.9049) RiseTrig slew=(0.1146 0.1084)

minimips_core_instance/U7_banc_registres_reg[25][12]/C (1.0103 0.9019) RiseTrig slew=(0.1145 0.1083)

minimips_core_instance/U7_banc_registres_reg[25][13]/C (1.014 0.9056) RiseTrig slew=(0.1145 0.1084)

minimips_core_instance/U7_banc_registres_reg[25][14]/C (1.008 0.8996) RiseTrig slew=(0.1144 0.1082)

minimips_core_instance/U7_banc_registres_reg[25][15]/C (1.0122 0.9038) RiseTrig slew=(0.1146 0.1084)

minimips_core_instance/U7_banc_registres_reg[25][16]/C (1.0119 0.9035) RiseTrig slew=(0.1145 0.1084)

minimips_core_instance/U7_banc_registres_reg[25][1]/C (1.0093 0.9009) RiseTrig slew=(0.1145 0.1083)

minimips_core_instance/U7_banc_registres_reg[25][2]/C (1.0063 0.8979) RiseTrig slew=(0.1143 0.1081)

minimips_core_instance/U7_banc_registres_reg[25][3]/C (1.0131 0.9046) RiseTrig slew=(0.1146 0.1084)

minimips_core_instance/U7_banc_registres_reg[25][5]/C (1.0124 0.904) RiseTrig slew=(0.1146 0.1084)

minimips_core_instance/U7_banc_registres_reg[25][8]/C (1.0142 0.9057) RiseTrig slew=(0.1145 0.1084)

minimips_core_instance/U7_banc_registres_reg[25][9]/C (1.0141 0.9057) RiseTrig slew=(0.1145 0.1084)

minimips_core_instance/U7_banc_registres_reg[25][7]/C (1.0138 0.9054) RiseTrig slew=(0.1146 0.1084)

minimips_core_instance/U7_banc_registres_reg[25][6]/C (1.0046 0.8961) RiseTrig slew=(0.1142 0.1079)

minimips_core_instance/U7_banc_registres_reg[25][4]/C (1.0042 0.8958) RiseTrig slew=(0.1142 0.1079)

minimips_core_instance/U7_banc_registres_reg[24][22]/C (1.011 0.9004) RiseTrig slew=(0.1092 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][1]/C (1.0165 0.9059) RiseTrig slew=(0.1099 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][12]/C (1.0193 0.9087) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][28]/C (1.0109 0.9003) RiseTrig slew=(0.1092 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][6]/C (1.0116 0.901) RiseTrig slew=(0.1096 0.1037)

minimips_core_instance/U7_banc_registres_reg[24][25]/C (1.0086 0.898) RiseTrig slew=(0.1094 0.1034)

minimips_core_instance/U7_banc_registres_reg[24][10]/C (1.0192 0.9086) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][14]/C (1.0165 0.9058) RiseTrig slew=(0.1099 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][18]/C (1.0086 0.898) RiseTrig slew=(0.1094 0.1034)

minimips_core_instance/U7_banc_registres_reg[24][4]/C (1.0109 0.9003) RiseTrig slew=(0.1096 0.1037)

minimips_core_instance/U7_banc_registres_reg[24][2]/C (1.0144 0.9038) RiseTrig slew=(0.1098 0.104)

minimips_core_instance/U7_banc_registres_reg[24][0]/C (1.0128 0.9022) RiseTrig slew=(0.1097 0.1038)

minimips_core_instance/U7_banc_registres_reg[24][16]/C (1.0191 0.9085) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][15]/C (1.0191 0.9085) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][27]/C (1.0087 0.8981) RiseTrig slew=(0.1092 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][17]/C (1.0103 0.8997) RiseTrig slew=(0.1092 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][29]/C (1.011 0.9004) RiseTrig slew=(0.1092 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][5]/C (1.0186 0.9079) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][3]/C (1.017 0.9064) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][26]/C (1.0083 0.8977) RiseTrig slew=(0.1092 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][23]/C (1.0095 0.8989) RiseTrig slew=(0.1092 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][8]/C (1.018 0.9074) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][19]/C (1.0074 0.8968) RiseTrig slew=(0.1091 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][24]/C (1.0105 0.8999) RiseTrig slew=(0.1092 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][11]/C (1.0186 0.9079) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][30]/C (1.0102 0.8996) RiseTrig slew=(0.1092 0.1032)

minimips_core_instance/U7_banc_registres_reg[24][20]/C (1.0112 0.9006) RiseTrig slew=(0.1092 0.1033)

minimips_core_instance/U7_banc_registres_reg[24][21]/C (1.0112 0.9006) RiseTrig slew=(0.1092 0.1033)

minimips_core_instance/U7_banc_registres_reg[24][31]/C (1.0113 0.9007) RiseTrig slew=(0.1092 0.1033)

minimips_core_instance/U7_banc_registres_reg[24][13]/C (1.0193 0.9087) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][9]/C (1.0193 0.9087) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[24][7]/C (1.0193 0.9087) RiseTrig slew=(0.11 0.1041)

minimips_core_instance/U7_banc_registres_reg[13][10]/C (1.0071 0.8975) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][23]/C (1.0051 0.8955) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][29]/C (1.0069 0.8973) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][25]/C (1.0023 0.8927) RiseTrig slew=(0.1074 0.1016)

minimips_core_instance/U7_banc_registres_reg[13][1]/C (1.0043 0.8947) RiseTrig slew=(0.1075 0.1016)

minimips_core_instance/U7_banc_registres_reg[13][24]/C (1.0052 0.8956) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][6]/C (1.0012 0.8916) RiseTrig slew=(0.1074 0.1015)

minimips_core_instance/U7_banc_registres_reg[13][15]/C (1.007 0.8974) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][21]/C (1.0059 0.8963) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][26]/C (1.0031 0.8935) RiseTrig slew=(0.1074 0.1016)

minimips_core_instance/U7_banc_registres_reg[13][11]/C (1.0063 0.8967) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][12]/C (1.0071 0.8974) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][28]/C (1.0072 0.8975) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][5]/C (1.0067 0.8971) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][22]/C (1.0067 0.8971) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][16]/C (1.0069 0.8973) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][0]/C (1.0024 0.8928) RiseTrig slew=(0.1074 0.1016)

minimips_core_instance/U7_banc_registres_reg[13][19]/C (0.9977 0.8881) RiseTrig slew=(0.1072 0.1013)

minimips_core_instance/U7_banc_registres_reg[13][8]/C (1.0071 0.8975) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][14]/C (1.0011 0.8915) RiseTrig slew=(0.1074 0.1015)

minimips_core_instance/U7_banc_registres_reg[13][30]/C (1.0004 0.8908) RiseTrig slew=(0.1073 0.1015)

minimips_core_instance/U7_banc_registres_reg[13][18]/C (1.0013 0.8917) RiseTrig slew=(0.1074 0.1015)

minimips_core_instance/U7_banc_registres_reg[13][4]/C (1.0014 0.8918) RiseTrig slew=(0.1074 0.1015)

minimips_core_instance/U7_banc_registres_reg[13][17]/C (1.0046 0.8949) RiseTrig slew=(0.1075 0.1016)

minimips_core_instance/U7_banc_registres_reg[13][20]/C (1.0073 0.8977) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][9]/C (1.0073 0.8976) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][27]/C (1.0007 0.8911) RiseTrig slew=(0.1074 0.1015)

minimips_core_instance/U7_banc_registres_reg[13][2]/C (1.0033 0.8937) RiseTrig slew=(0.1074 0.1016)

minimips_core_instance/U7_banc_registres_reg[13][31]/C (1.0072 0.8976) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][3]/C (1.0038 0.8942) RiseTrig slew=(0.1075 0.1016)

minimips_core_instance/U7_banc_registres_reg[13][13]/C (1.0056 0.896) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[13][7]/C (1.0073 0.8977) RiseTrig slew=(0.1075 0.1017)

minimips_core_instance/U7_banc_registres_reg[11][19]/C (1.0137 0.904) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[11][25]/C (1.014 0.9042) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[11][4]/C (1.0145 0.9048) RiseTrig slew=(0.1196 0.113)

minimips_core_instance/U7_banc_registres_reg[11][6]/C (1.014 0.9042) RiseTrig slew=(0.1195 0.1129)

minimips_core_instance/U7_banc_registres_reg[11][2]/C (1.0162 0.9065) RiseTrig slew=(0.1197 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][0]/C (1.0182 0.9084) RiseTrig slew=(0.1197 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][3]/C (1.018 0.9082) RiseTrig slew=(0.1197 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][1]/C (1.0181 0.9083) RiseTrig slew=(0.1197 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][14]/C (1.0182 0.9084) RiseTrig slew=(0.1197 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][13]/C (1.0209 0.9111) RiseTrig slew=(0.1197 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][8]/C (1.021 0.9112) RiseTrig slew=(0.1196 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][11]/C (1.0218 0.912) RiseTrig slew=(0.1196 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][5]/C (1.0221 0.9124) RiseTrig slew=(0.1196 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][12]/C (1.0224 0.9127) RiseTrig slew=(0.1196 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][9]/C (1.0212 0.9114) RiseTrig slew=(0.1196 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][15]/C (1.0221 0.9124) RiseTrig slew=(0.1196 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][10]/C (1.0224 0.9127) RiseTrig slew=(0.1196 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][16]/C (1.0221 0.9124) RiseTrig slew=(0.1196 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][7]/C (1.0212 0.9115) RiseTrig slew=(0.1196 0.1131)

minimips_core_instance/U7_banc_registres_reg[11][31]/C (1.0104 0.9007) RiseTrig slew=(0.1186 0.1118)

minimips_core_instance/U7_banc_registres_reg[11][28]/C (1.0106 0.9009) RiseTrig slew=(0.1186 0.1118)

minimips_core_instance/U7_banc_registres_reg[11][20]/C (1.0107 0.901) RiseTrig slew=(0.1186 0.1118)

minimips_core_instance/U7_banc_registres_reg[11][29]/C (1.0101 0.9004) RiseTrig slew=(0.1186 0.1118)

minimips_core_instance/U7_banc_registres_reg[11][22]/C (1.0099 0.9001) RiseTrig slew=(0.1186 0.1118)

minimips_core_instance/U7_banc_registres_reg[11][21]/C (1.0094 0.8997) RiseTrig slew=(0.1185 0.1118)

minimips_core_instance/U7_banc_registres_reg[11][24]/C (1.0094 0.8997) RiseTrig slew=(0.1185 0.1118)

minimips_core_instance/U7_banc_registres_reg[11][17]/C (1.0079 0.8982) RiseTrig slew=(0.1185 0.1118)

minimips_core_instance/U7_banc_registres_reg[11][23]/C (1.0075 0.8978) RiseTrig slew=(0.1185 0.1118)

minimips_core_instance/U7_banc_registres_reg[11][26]/C (1.006 0.8963) RiseTrig slew=(0.1185 0.1117)

minimips_core_instance/U7_banc_registres_reg[11][27]/C (1.0079 0.8982) RiseTrig slew=(0.1189 0.1122)

minimips_core_instance/U7_banc_registres_reg[11][30]/C (1.0072 0.8975) RiseTrig slew=(0.1188 0.1121)

minimips_core_instance/U7_banc_registres_reg[11][18]/C (1.0109 0.9012) RiseTrig slew=(0.1193 0.1126)

minimips_core_instance/U8_syscop_scp_reg_reg[12][15]/C (1.0164 0.909) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][30]/C (1.0128 0.9054) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][31]/C (1.0137 0.9063) RiseTrig slew=(0.0992 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][22]/C (1.0173 0.9099) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][29]/C (1.0146 0.9072) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][13]/C (1.0161 0.9087) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][9]/C (1.0156 0.9082) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][11]/C (1.016 0.9086) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][16]/C (1.0151 0.9077) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][28]/C (1.0147 0.9073) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][10]/C (1.016 0.9086) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][8]/C (1.0141 0.9067) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][20]/C (1.0173 0.9099) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][12]/C (1.0164 0.909) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][14]/C (1.0147 0.9073) RiseTrig slew=(0.0991 0.0942)

minimips_core_instance/U8_syscop_scp_reg_reg[12][5]/C (1.013 0.9056) RiseTrig slew=(0.0991 0.0941)

minimips_core_instance/U8_syscop_scp_reg_reg[12][6]/C (1.0131 0.9057) RiseTrig slew=(0.0991 0.0941)

minimips_core_instance/U8_syscop_scp_reg_reg[12][7]/C (1.0134 0.906) RiseTrig slew=(0.0991 0.0941)

minimips_core_instance/U8_syscop_scp_reg_reg[12][4]/C (1.0122 0.9048) RiseTrig slew=(0.0991 0.0941)

minimips_core_instance/U8_syscop_scp_reg_reg[12][23]/C (1.0172 0.9098) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][2]/C (1.0093 0.9019) RiseTrig slew=(0.0989 0.094)

minimips_core_instance/U8_syscop_scp_reg_reg[12][1]/C (1.0076 0.9002) RiseTrig slew=(0.0989 0.0939)

minimips_core_instance/U8_syscop_scp_reg_reg[12][3]/C (1.0109 0.9035) RiseTrig slew=(0.099 0.094)

minimips_core_instance/U8_syscop_scp_reg_reg[12][27]/C (1.0151 0.9076) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][26]/C (1.0159 0.9085) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][25]/C (1.0164 0.909) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][18]/C (1.0108 0.9034) RiseTrig slew=(0.0991 0.0941)

minimips_core_instance/U8_syscop_scp_reg_reg[12][21]/C (1.017 0.9096) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][17]/C (1.0098 0.9024) RiseTrig slew=(0.099 0.094)

minimips_core_instance/U8_syscop_scp_reg_reg[12][24]/C (1.0166 0.9091) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U8_syscop_scp_reg_reg[12][19]/C (1.0169 0.9095) RiseTrig slew=(0.0992 0.0943)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[32]/C (1.0091 0.9024) RiseTrig slew=(0.0924 0.0879)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C (1.0088 0.9021) RiseTrig slew=(0.0924 0.0879)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C (1.0088 0.9021) RiseTrig slew=(0.0924 0.0879)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[36]/C (1.018 0.9113) RiseTrig slew=(0.0927 0.0883)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[41]/C (1.0179 0.9112) RiseTrig slew=(0.0927 0.0883)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[37]/C (1.0179 0.9112) RiseTrig slew=(0.0927 0.0883)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[40]/C (1.0152 0.9085) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[47]/C (1.0144 0.9077) RiseTrig slew=(0.0926 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C (1.0141 0.9074) RiseTrig slew=(0.0926 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C (1.012 0.9053) RiseTrig slew=(0.0925 0.0881)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C (1.012 0.9053) RiseTrig slew=(0.0925 0.0881)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C (1.0115 0.9048) RiseTrig slew=(0.0925 0.0881)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[46]/C (1.017 0.9103) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[43]/C (1.017 0.9103) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[33]/C (1.0168 0.9101) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[39]/C (1.0167 0.91) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C (1.0116 0.9049) RiseTrig slew=(0.0925 0.0881)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C (1.0116 0.9049) RiseTrig slew=(0.0925 0.0881)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[44]/C (1.0178 0.9111) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C (1.0162 0.9095) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C (1.0116 0.9049) RiseTrig slew=(0.0925 0.0881)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[48]/C (1.0155 0.9088) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C (1.0162 0.9095) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C (1.0162 0.9095) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/C (1.0155 0.9088) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[34]/C (1.0173 0.9106) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[45]/C (1.0156 0.9089) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[42]/C (1.0156 0.9089) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[35]/C (1.0176 0.9109) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C (1.0162 0.9095) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[38]/C (1.0173 0.9106) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C (1.0156 0.9088) RiseTrig slew=(0.0927 0.0882)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[23]/C (1.0124 0.9068) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[8]/C (1.0138 0.9082) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[12]/C (1.0138 0.9082) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[24]/C (1.0121 0.9065) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[0]/C (1.0123 0.9067) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[20]/C (1.0118 0.9062) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[10]/C (1.0137 0.9081) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[31]/C (1.0123 0.9067) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[13]/C (1.0127 0.9071) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[2]/C (1.0136 0.908) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[22]/C (1.0112 0.9056) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[3]/C (1.0133 0.9077) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[5]/C (1.0137 0.9081) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[9]/C (1.0126 0.907) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[7]/C (1.0126 0.907) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[25]/C (1.0111 0.9055) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[15]/C (1.0093 0.9037) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[18]/C (1.0086 0.903) RiseTrig slew=(0.0929 0.0886)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[28]/C (1.0111 0.9055) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[6]/C (1.0115 0.9059) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[11]/C (1.0106 0.905) RiseTrig slew=(0.093 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[29]/C (1.0098 0.9042) RiseTrig slew=(0.0929 0.0886)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[26]/C (1.0107 0.9051) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[1]/C (1.0121 0.9065) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[14]/C (1.0119 0.9063) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[16]/C (1.0086 0.903) RiseTrig slew=(0.0929 0.0886)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[30]/C (1.0107 0.9051) RiseTrig slew=(0.0929 0.0887)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[4]/C (1.012 0.9064) RiseTrig slew=(0.093 0.0888)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[19]/C (1.008 0.9024) RiseTrig slew=(0.0928 0.0886)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[21]/C (1.0084 0.9028) RiseTrig slew=(0.0928 0.0886)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[17]/C (1.0081 0.9025) RiseTrig slew=(0.0928 0.0886)

minimips_core_instance/U4_ex_U1_alu_hilo_reg[27]/C (1.0083 0.9026) RiseTrig slew=(0.0928 0.0886)

minimips_core_instance/U2_ei_EI_adr_reg[0]/C (1.0171 0.9099) RiseTrig slew=(0.1047 0.0993)

minimips_core_instance/U2_ei_EI_adr_reg[18]/C (1.0221 0.9149) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[19]/C (1.0246 0.9174) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[21]/C (1.0249 0.9177) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[22]/C (1.0249 0.9177) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[23]/C (1.0247 0.9175) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[24]/C (1.0236 0.9164) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[25]/C (1.023 0.9158) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[26]/C (1.0227 0.9155) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[27]/C (1.0224 0.9152) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[28]/C (1.0213 0.9141) RiseTrig slew=(0.1048 0.0995)

minimips_core_instance/U2_ei_EI_adr_reg[29]/C (1.0214 0.9142) RiseTrig slew=(0.1048 0.0995)

minimips_core_instance/U2_ei_EI_adr_reg[30]/C (1.0197 0.9125) RiseTrig slew=(0.1048 0.0995)

minimips_core_instance/U2_ei_EI_adr_reg[31]/C (1.0179 0.9107) RiseTrig slew=(0.1047 0.0994)

minimips_core_instance/U2_ei_EI_adr_reg[20]/C (1.0248 0.9176) RiseTrig slew=(0.1049 0.0996)

minimips_core_instance/U2_ei_EI_adr_reg[10]/C (1.0291 0.9219) RiseTrig slew=(0.1053 0.1001)

minimips_core_instance/U2_ei_EI_adr_reg[11]/C (1.0296 0.9224) RiseTrig slew=(0.1053 0.1001)

minimips_core_instance/U2_ei_EI_adr_reg[12]/C (1.0301 0.9229) RiseTrig slew=(0.1052 0.1001)

minimips_core_instance/U2_ei_EI_adr_reg[14]/C (1.03 0.9228) RiseTrig slew=(0.1052 0.1001)

minimips_core_instance/U2_ei_EI_adr_reg[15]/C (1.03 0.9228) RiseTrig slew=(0.1052 0.1001)

minimips_core_instance/U2_ei_EI_adr_reg[16]/C (1.0285 0.9213) RiseTrig slew=(0.1053 0.1002)

minimips_core_instance/U2_ei_EI_adr_reg[17]/C (1.0206 0.9134) RiseTrig slew=(0.1051 0.0998)

minimips_core_instance/U2_ei_EI_adr_reg[1]/C (1.0189 0.9117) RiseTrig slew=(0.105 0.0997)

minimips_core_instance/U2_ei_EI_adr_reg[2]/C (1.0223 0.9151) RiseTrig slew=(0.1053 0.1)

minimips_core_instance/U2_ei_EI_adr_reg[3]/C (1.0226 0.9154) RiseTrig slew=(0.1053 0.1)

minimips_core_instance/U2_ei_EI_adr_reg[4]/C (1.0245 0.9173) RiseTrig slew=(0.1054 0.1001)

minimips_core_instance/U2_ei_EI_adr_reg[5]/C (1.0248 0.9176) RiseTrig slew=(0.1054 0.1002)

minimips_core_instance/U2_ei_EI_adr_reg[6]/C (1.0257 0.9185) RiseTrig slew=(0.1054 0.1002)

minimips_core_instance/U2_ei_EI_adr_reg[7]/C (1.0268 0.9196) RiseTrig slew=(0.1054 0.1002)

minimips_core_instance/U2_ei_EI_adr_reg[8]/C (1.0276 0.9204) RiseTrig slew=(0.1054 0.1002)

minimips_core_instance/U2_ei_EI_adr_reg[9]/C (1.0279 0.9207) RiseTrig slew=(0.1054 0.1002)

minimips_core_instance/U2_ei_EI_adr_reg[13]/C (1.0301 0.9229) RiseTrig slew=(0.1052 0.1001)

minimips_core_instance/U1_pf_pc_interne_reg[18]/C (1.0195 0.9127) RiseTrig slew=(0.109 0.1032)

minimips_core_instance/U1_pf_pc_interne_reg[19]/C (1.023 0.9162) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[20]/C (1.0232 0.9164) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[22]/C (1.0232 0.9164) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[23]/C (1.0227 0.9159) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[24]/C (1.0217 0.9149) RiseTrig slew=(0.109 0.1032)

minimips_core_instance/U1_pf_pc_interne_reg[25]/C (1.0201 0.9132) RiseTrig slew=(0.109 0.1032)

minimips_core_instance/U1_pf_pc_interne_reg[26]/C (1.0189 0.9121) RiseTrig slew=(0.109 0.1032)

minimips_core_instance/U1_pf_pc_interne_reg[27]/C (1.0181 0.9113) RiseTrig slew=(0.1089 0.1032)

minimips_core_instance/U1_pf_pc_interne_reg[28]/C (1.0173 0.9105) RiseTrig slew=(0.1089 0.1031)

minimips_core_instance/U1_pf_pc_interne_reg[29]/C (1.0164 0.9096) RiseTrig slew=(0.1089 0.1031)

minimips_core_instance/U1_pf_pc_interne_reg[30]/C (1.0154 0.9086) RiseTrig slew=(0.1088 0.1031)

minimips_core_instance/U1_pf_pc_interne_reg[31]/C (1.013 0.9062) RiseTrig slew=(0.1087 0.103)

minimips_core_instance/U1_pf_pc_interne_reg[21]/C (1.0233 0.9165) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[0]/C (1.0157 0.9089) RiseTrig slew=(0.1089 0.1031)

minimips_core_instance/U1_pf_pc_interne_reg[10]/C (1.0233 0.9165) RiseTrig slew=(0.1091 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[11]/C (1.0237 0.9169) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[12]/C (1.0238 0.917) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[13]/C (1.0241 0.9173) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[14]/C (1.0241 0.9173) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[16]/C (1.0236 0.9168) RiseTrig slew=(0.1091 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[17]/C (1.0203 0.9135) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[1]/C (1.0157 0.9088) RiseTrig slew=(0.1089 0.1031)

minimips_core_instance/U1_pf_pc_interne_reg[2]/C (1.019 0.9122) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[3]/C (1.0202 0.9134) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[4]/C (1.0204 0.9136) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[5]/C (1.0206 0.9138) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[6]/C (1.0214 0.9146) RiseTrig slew=(0.1091 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[7]/C (1.0217 0.9149) RiseTrig slew=(0.1091 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[8]/C (1.0226 0.9157) RiseTrig slew=(0.1091 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[9]/C (1.0231 0.9163) RiseTrig slew=(0.1091 0.1033)

minimips_core_instance/U1_pf_pc_interne_reg[15]/C (1.024 0.9172) RiseTrig slew=(0.109 0.1033)

minimips_core_instance/U8_syscop_scp_reg_reg[15][10]/C (1.0116 0.9024) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][11]/C (1.0119 0.9027) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][12]/C (1.0121 0.9029) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][13]/C (1.0119 0.9027) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][14]/C (1.0111 0.9019) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][16]/C (1.0111 0.9019) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][2]/C (1.0044 0.8952) RiseTrig slew=(0.1009 0.0957)

minimips_core_instance/U8_syscop_scp_reg_reg[15][3]/C (1.0069 0.8977) RiseTrig slew=(0.1011 0.0959)

minimips_core_instance/U8_syscop_scp_reg_reg[15][4]/C (1.0071 0.8979) RiseTrig slew=(0.1011 0.0959)

minimips_core_instance/U8_syscop_scp_reg_reg[15][5]/C (1.0088 0.8996) RiseTrig slew=(0.1012 0.0959)

minimips_core_instance/U8_syscop_scp_reg_reg[15][6]/C (1.0096 0.9004) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][7]/C (1.0097 0.9004) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][8]/C (1.0104 0.9012) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][9]/C (1.0113 0.9021) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][15]/C (1.0121 0.9029) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][1]/C (1.0034 0.8942) RiseTrig slew=(0.1009 0.0956)

minimips_core_instance/U8_syscop_scp_reg_reg[15][0]/C (1.0034 0.8942) RiseTrig slew=(0.1009 0.0956)

minimips_core_instance/U8_syscop_scp_reg_reg[15][17]/C (1.0039 0.8947) RiseTrig slew=(0.1009 0.0957)

minimips_core_instance/U8_syscop_scp_reg_reg[15][18]/C (1.0054 0.8962) RiseTrig slew=(0.101 0.0958)

minimips_core_instance/U8_syscop_scp_reg_reg[15][20]/C (1.0124 0.9032) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][21]/C (1.0121 0.9029) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][22]/C (1.0124 0.9032) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][23]/C (1.0123 0.9031) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][24]/C (1.0116 0.9024) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][25]/C (1.0115 0.9023) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][26]/C (1.0107 0.9015) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][27]/C (1.01 0.9008) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][28]/C (1.0092 0.8999) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U8_syscop_scp_reg_reg[15][29]/C (1.0083 0.899) RiseTrig slew=(0.1011 0.0959)

minimips_core_instance/U8_syscop_scp_reg_reg[15][30]/C (1.0075 0.8983) RiseTrig slew=(0.1011 0.0959)

minimips_core_instance/U8_syscop_scp_reg_reg[15][31]/C (1.0078 0.8986) RiseTrig slew=(0.1011 0.0959)

minimips_core_instance/U8_syscop_scp_reg_reg[15][19]/C (1.012 0.9028) RiseTrig slew=(0.1012 0.096)

minimips_core_instance/U7_banc_registres_reg[8][4]/C (1.011 0.8999) RiseTrig slew=(0.1157 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][6]/C (1.0123 0.9012) RiseTrig slew=(0.1157 0.1091)

minimips_core_instance/U7_banc_registres_reg[8][2]/C (1.0133 0.9022) RiseTrig slew=(0.1159 0.1094)

minimips_core_instance/U7_banc_registres_reg[8][0]/C (1.0125 0.9014) RiseTrig slew=(0.1157 0.1091)

minimips_core_instance/U7_banc_registres_reg[8][1]/C (1.0125 0.9014) RiseTrig slew=(0.1157 0.1091)

minimips_core_instance/U7_banc_registres_reg[8][14]/C (1.0153 0.9042) RiseTrig slew=(0.116 0.1095)

minimips_core_instance/U7_banc_registres_reg[8][3]/C (1.0166 0.9055) RiseTrig slew=(0.1161 0.1095)

minimips_core_instance/U7_banc_registres_reg[8][13]/C (1.0182 0.9072) RiseTrig slew=(0.1161 0.1096)

minimips_core_instance/U7_banc_registres_reg[8][15]/C (1.0204 0.9094) RiseTrig slew=(0.1162 0.1095)

minimips_core_instance/U7_banc_registres_reg[8][8]/C (1.0197 0.9087) RiseTrig slew=(0.1162 0.1095)

minimips_core_instance/U7_banc_registres_reg[8][11]/C (1.0211 0.9101) RiseTrig slew=(0.1162 0.1095)

minimips_core_instance/U7_banc_registres_reg[8][9]/C (1.0222 0.9112) RiseTrig slew=(0.1162 0.1094)

minimips_core_instance/U7_banc_registres_reg[8][7]/C (1.0222 0.9111) RiseTrig slew=(0.1162 0.1094)

minimips_core_instance/U7_banc_registres_reg[8][5]/C (1.0219 0.9109) RiseTrig slew=(0.1162 0.1094)

minimips_core_instance/U7_banc_registres_reg[8][12]/C (1.022 0.9109) RiseTrig slew=(0.1162 0.1094)

minimips_core_instance/U7_banc_registres_reg[8][16]/C (1.022 0.9109) RiseTrig slew=(0.1162 0.1094)

minimips_core_instance/U7_banc_registres_reg[8][10]/C (1.022 0.9109) RiseTrig slew=(0.1162 0.1094)

minimips_core_instance/U7_banc_registres_reg[8][28]/C (1.0191 0.9081) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][20]/C (1.0193 0.9082) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][31]/C (1.0192 0.9082) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][29]/C (1.0193 0.9082) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][22]/C (1.0186 0.9076) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][21]/C (1.0174 0.9064) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][24]/C (1.0174 0.9064) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][17]/C (1.0166 0.9055) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][30]/C (1.0166 0.9056) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][27]/C (1.0164 0.9053) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][23]/C (1.0157 0.9046) RiseTrig slew=(0.1158 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][18]/C (1.0148 0.9037) RiseTrig slew=(0.1157 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][26]/C (1.0141 0.903) RiseTrig slew=(0.1157 0.1092)

minimips_core_instance/U7_banc_registres_reg[8][25]/C (1.0096 0.8985) RiseTrig slew=(0.1155 0.109)

minimips_core_instance/U7_banc_registres_reg[8][19]/C (1.0122 0.9011) RiseTrig slew=(0.1157 0.1091)

minimips_core_instance/U7_banc_registres_reg[7][4]/C (1.0056 0.8956) RiseTrig slew=(0.1133 0.1071)

minimips_core_instance/U7_banc_registres_reg[7][6]/C (1.0055 0.8955) RiseTrig slew=(0.1133 0.1071)

minimips_core_instance/U7_banc_registres_reg[7][0]/C (1.0056 0.8956) RiseTrig slew=(0.1133 0.1071)

minimips_core_instance/U7_banc_registres_reg[7][2]/C (1.0056 0.8956) RiseTrig slew=(0.1133 0.1071)

minimips_core_instance/U7_banc_registres_reg[7][1]/C (1.0057 0.8957) RiseTrig slew=(0.1133 0.1071)

minimips_core_instance/U7_banc_registres_reg[7][14]/C (1.007 0.897) RiseTrig slew=(0.1134 0.1071)

minimips_core_instance/U7_banc_registres_reg[7][3]/C (1.0074 0.8974) RiseTrig slew=(0.1134 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][13]/C (1.0092 0.8992) RiseTrig slew=(0.1134 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][15]/C (1.011 0.901) RiseTrig slew=(0.1135 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][11]/C (1.0111 0.9011) RiseTrig slew=(0.1135 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][8]/C (1.0114 0.9015) RiseTrig slew=(0.1135 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][16]/C (1.0126 0.9026) RiseTrig slew=(0.1135 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][7]/C (1.012 0.902) RiseTrig slew=(0.1135 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][5]/C (1.0125 0.9025) RiseTrig slew=(0.1135 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][12]/C (1.0124 0.9024) RiseTrig slew=(0.1135 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][10]/C (1.0126 0.9026) RiseTrig slew=(0.1135 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][9]/C (1.0121 0.9021) RiseTrig slew=(0.1135 0.1072)

minimips_core_instance/U7_banc_registres_reg[7][31]/C (1.014 0.9041) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][22]/C (1.014 0.904) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][20]/C (1.014 0.9041) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][28]/C (1.0138 0.9039) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][29]/C (1.0139 0.9039) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][21]/C (1.0122 0.9022) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][24]/C (1.0118 0.9018) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][17]/C (1.0114 0.9015) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][30]/C (1.0116 0.9016) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][27]/C (1.0116 0.9016) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][23]/C (1.0103 0.9003) RiseTrig slew=(0.1136 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][26]/C (1.01 0.9) RiseTrig slew=(0.1135 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][18]/C (1.0081 0.8981) RiseTrig slew=(0.1135 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][25]/C (1.0079 0.8979) RiseTrig slew=(0.1135 0.1073)

minimips_core_instance/U7_banc_registres_reg[7][19]/C (1.0053 0.8953) RiseTrig slew=(0.1134 0.1071)

minimips_core_instance/U7_banc_registres_reg[22][4]/C (1.0096 0.8988) RiseTrig slew=(0.1056 0.0999)

minimips_core_instance/U7_banc_registres_reg[22][0]/C (1.0104 0.8997) RiseTrig slew=(0.1057 0.1)

minimips_core_instance/U7_banc_registres_reg[22][10]/C (1.0143 0.9036) RiseTrig slew=(0.1059 0.1002)

minimips_core_instance/U7_banc_registres_reg[22][6]/C (1.0097 0.899) RiseTrig slew=(0.1056 0.0999)

minimips_core_instance/U7_banc_registres_reg[22][2]/C (1.0114 0.9007) RiseTrig slew=(0.1058 0.1001)

minimips_core_instance/U7_banc_registres_reg[22][1]/C (1.0136 0.9029) RiseTrig slew=(0.1059 0.1002)

minimips_core_instance/U7_banc_registres_reg[22][14]/C (1.0128 0.902) RiseTrig slew=(0.1058 0.1001)

minimips_core_instance/U7_banc_registres_reg[22][12]/C (1.0143 0.9036) RiseTrig slew=(0.1059 0.1002)

minimips_core_instance/U7_banc_registres_reg[22][25]/C (1.0081 0.8973) RiseTrig slew=(0.1055 0.0998)

minimips_core_instance/U7_banc_registres_reg[22][16]/C (1.0147 0.9039) RiseTrig slew=(0.1059 0.1002)

minimips_core_instance/U7_banc_registres_reg[22][11]/C (1.0149 0.9041) RiseTrig slew=(0.1059 0.1002)

minimips_core_instance/U7_banc_registres_reg[22][5]/C (1.015 0.9043) RiseTrig slew=(0.1059 0.1002)

minimips_core_instance/U7_banc_registres_reg[22][15]/C (1.0157 0.905) RiseTrig slew=(0.1059 0.1003)

minimips_core_instance/U7_banc_registres_reg[22][7]/C (1.0158 0.9051) RiseTrig slew=(0.1059 0.1003)

minimips_core_instance/U7_banc_registres_reg[22][9]/C (1.0163 0.9056) RiseTrig slew=(0.1059 0.1003)

minimips_core_instance/U7_banc_registres_reg[22][13]/C (1.0164 0.9057) RiseTrig slew=(0.1059 0.1003)

minimips_core_instance/U7_banc_registres_reg[22][3]/C (1.0165 0.9058) RiseTrig slew=(0.1059 0.1003)

minimips_core_instance/U7_banc_registres_reg[22][8]/C (1.0165 0.9058) RiseTrig slew=(0.1059 0.1003)

minimips_core_instance/U7_banc_registres_reg[22][26]/C (1.0091 0.8984) RiseTrig slew=(0.1055 0.0998)

minimips_core_instance/U7_banc_registres_reg[22][19]/C (1.008 0.8973) RiseTrig slew=(0.1055 0.0997)

minimips_core_instance/U7_banc_registres_reg[22][18]/C (1.0072 0.8965) RiseTrig slew=(0.1054 0.0997)

minimips_core_instance/U7_banc_registres_reg[22][27]/C (1.0093 0.8986) RiseTrig slew=(0.1055 0.0998)

minimips_core_instance/U7_banc_registres_reg[22][20]/C (1.012 0.9012) RiseTrig slew=(0.1056 0.0999)

minimips_core_instance/U7_banc_registres_reg[22][28]/C (1.0119 0.9012) RiseTrig slew=(0.1056 0.0999)

minimips_core_instance/U7_banc_registres_reg[22][17]/C (1.0112 0.9005) RiseTrig slew=(0.1056 0.0999)

minimips_core_instance/U7_banc_registres_reg[22][22]/C (1.012 0.9012) RiseTrig slew=(0.1056 0.0999)

minimips_core_instance/U7_banc_registres_reg[22][21]/C (1.0132 0.9025) RiseTrig slew=(0.1057 0.1)

minimips_core_instance/U7_banc_registres_reg[22][29]/C (1.0132 0.9025) RiseTrig slew=(0.1057 0.1)

minimips_core_instance/U7_banc_registres_reg[22][24]/C (1.0131 0.9024) RiseTrig slew=(0.1057 0.1)

minimips_core_instance/U7_banc_registres_reg[22][30]/C (1.0134 0.9027) RiseTrig slew=(0.1057 0.1)

minimips_core_instance/U7_banc_registres_reg[22][31]/C (1.0132 0.9024) RiseTrig slew=(0.1057 0.1)

minimips_core_instance/U7_banc_registres_reg[22][23]/C (1.0134 0.9027) RiseTrig slew=(0.1057 0.1)

minimips_core_instance/U7_banc_registres_reg[21][25]/C (1.0087 0.8973) RiseTrig slew=(0.108 0.1023)

minimips_core_instance/U7_banc_registres_reg[21][4]/C (1.0092 0.8978) RiseTrig slew=(0.1081 0.1023)

minimips_core_instance/U7_banc_registres_reg[21][0]/C (1.0117 0.9003) RiseTrig slew=(0.1082 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][14]/C (1.0127 0.9013) RiseTrig slew=(0.1083 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][10]/C (1.0148 0.9034) RiseTrig slew=(0.1084 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][2]/C (1.012 0.9006) RiseTrig slew=(0.1082 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][6]/C (1.0105 0.8991) RiseTrig slew=(0.1082 0.1024)

minimips_core_instance/U7_banc_registres_reg[21][12]/C (1.0149 0.9035) RiseTrig slew=(0.1084 0.1026)

minimips_core_instance/U7_banc_registres_reg[21][1]/C (1.0149 0.9036) RiseTrig slew=(0.1084 0.1026)

minimips_core_instance/U7_banc_registres_reg[21][16]/C (1.0155 0.9041) RiseTrig slew=(0.1084 0.1026)

minimips_core_instance/U7_banc_registres_reg[21][11]/C (1.016 0.9047) RiseTrig slew=(0.1084 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][5]/C (1.0162 0.9048) RiseTrig slew=(0.1084 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][15]/C (1.0169 0.9056) RiseTrig slew=(0.1084 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][7]/C (1.0173 0.906) RiseTrig slew=(0.1084 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][9]/C (1.0176 0.9063) RiseTrig slew=(0.1084 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][8]/C (1.0179 0.9065) RiseTrig slew=(0.1084 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][13]/C (1.0178 0.9064) RiseTrig slew=(0.1084 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][3]/C (1.0179 0.9066) RiseTrig slew=(0.1084 0.1025)

minimips_core_instance/U7_banc_registres_reg[21][18]/C (1.0076 0.8962) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[21][27]/C (1.0093 0.8979) RiseTrig slew=(0.108 0.1022)

minimips_core_instance/U7_banc_registres_reg[21][20]/C (1.0122 0.9008) RiseTrig slew=(0.108 0.1022)

minimips_core_instance/U7_banc_registres_reg[21][19]/C (1.0078 0.8964) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[21][26]/C (1.0082 0.8968) RiseTrig slew=(0.1079 0.1021)

minimips_core_instance/U7_banc_registres_reg[21][28]/C (1.0114 0.9) RiseTrig slew=(0.108 0.1022)

minimips_core_instance/U7_banc_registres_reg[21][17]/C (1.0104 0.899) RiseTrig slew=(0.108 0.1022)

minimips_core_instance/U7_banc_registres_reg[21][22]/C (1.0122 0.9008) RiseTrig slew=(0.108 0.1022)

minimips_core_instance/U7_banc_registres_reg[21][24]/C (1.014 0.9026) RiseTrig slew=(0.1081 0.1023)

minimips_core_instance/U7_banc_registres_reg[21][30]/C (1.0141 0.9027) RiseTrig slew=(0.1081 0.1023)

minimips_core_instance/U7_banc_registres_reg[21][29]/C (1.0134 0.902) RiseTrig slew=(0.1081 0.1023)

minimips_core_instance/U7_banc_registres_reg[21][23]/C (1.0142 0.9028) RiseTrig slew=(0.1081 0.1023)

minimips_core_instance/U7_banc_registres_reg[21][21]/C (1.014 0.9026) RiseTrig slew=(0.1081 0.1023)

minimips_core_instance/U7_banc_registres_reg[21][31]/C (1.0137 0.9023) RiseTrig slew=(0.1081 0.1023)

minimips_core_instance/U7_banc_registres_reg[31][0]/C (1.0127 0.902) RiseTrig slew=(0.1099 0.1039)

minimips_core_instance/U7_banc_registres_reg[31][10]/C (1.0197 0.909) RiseTrig slew=(0.1102 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][11]/C (1.0212 0.9105) RiseTrig slew=(0.1103 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][12]/C (1.0197 0.909) RiseTrig slew=(0.1102 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][13]/C (1.0215 0.9108) RiseTrig slew=(0.1103 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][14]/C (1.016 0.9053) RiseTrig slew=(0.1101 0.1041)

minimips_core_instance/U7_banc_registres_reg[31][15]/C (1.0212 0.9106) RiseTrig slew=(0.1103 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][16]/C (1.0197 0.909) RiseTrig slew=(0.1102 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][1]/C (1.0183 0.9076) RiseTrig slew=(0.1102 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][2]/C (1.0159 0.9052) RiseTrig slew=(0.1101 0.1041)

minimips_core_instance/U7_banc_registres_reg[31][3]/C (1.0218 0.9111) RiseTrig slew=(0.1103 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][5]/C (1.0215 0.9109) RiseTrig slew=(0.1103 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][6]/C (1.0142 0.9035) RiseTrig slew=(0.11 0.104)

minimips_core_instance/U7_banc_registres_reg[31][8]/C (1.0218 0.9111) RiseTrig slew=(0.1103 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][9]/C (1.0217 0.911) RiseTrig slew=(0.1103 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][7]/C (1.0216 0.9109) RiseTrig slew=(0.1103 0.1042)

minimips_core_instance/U7_banc_registres_reg[31][17]/C (1.0142 0.9035) RiseTrig slew=(0.1098 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][18]/C (1.0118 0.9011) RiseTrig slew=(0.1098 0.1037)

minimips_core_instance/U7_banc_registres_reg[31][19]/C (1.0124 0.9017) RiseTrig slew=(0.1098 0.1037)

minimips_core_instance/U7_banc_registres_reg[31][20]/C (1.0158 0.9051) RiseTrig slew=(0.1099 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][21]/C (1.0148 0.9041) RiseTrig slew=(0.1098 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][23]/C (1.0133 0.9026) RiseTrig slew=(0.1098 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][24]/C (1.0148 0.9041) RiseTrig slew=(0.1098 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][26]/C (1.0134 0.9027) RiseTrig slew=(0.1098 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][27]/C (1.0138 0.9031) RiseTrig slew=(0.1098 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][28]/C (1.0157 0.905) RiseTrig slew=(0.1099 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][29]/C (1.0155 0.9047) RiseTrig slew=(0.1099 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][30]/C (1.0141 0.9034) RiseTrig slew=(0.1098 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][31]/C (1.0154 0.9047) RiseTrig slew=(0.1099 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][22]/C (1.0157 0.905) RiseTrig slew=(0.1099 0.1038)

minimips_core_instance/U7_banc_registres_reg[31][25]/C (1.0116 0.9009) RiseTrig slew=(0.1098 0.1037)

minimips_core_instance/U7_banc_registres_reg[31][4]/C (1.0117 0.901) RiseTrig slew=(0.1098 0.1037)

minimips_core_instance/U7_banc_registres_reg[20][20]/C (1.0248 0.9133) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][4]/C (1.0142 0.9028) RiseTrig slew=(0.1145 0.1081)

minimips_core_instance/U7_banc_registres_reg[20][31]/C (1.0241 0.9126) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][30]/C (1.0223 0.9108) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][29]/C (1.0247 0.9133) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][28]/C (1.0248 0.9133) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][27]/C (1.0221 0.9106) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][26]/C (1.0208 0.9094) RiseTrig slew=(0.1149 0.1086)

minimips_core_instance/U7_banc_registres_reg[20][25]/C (1.0166 0.9051) RiseTrig slew=(0.1147 0.1083)

minimips_core_instance/U7_banc_registres_reg[20][24]/C (1.0231 0.9117) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][23]/C (1.0221 0.9106) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][22]/C (1.0248 0.9133) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][21]/C (1.0236 0.9121) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][19]/C (1.0197 0.9083) RiseTrig slew=(0.1149 0.1086)

minimips_core_instance/U7_banc_registres_reg[20][18]/C (1.0178 0.9064) RiseTrig slew=(0.1148 0.1084)

minimips_core_instance/U7_banc_registres_reg[20][17]/C (1.0228 0.9113) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][0]/C (1.0179 0.9064) RiseTrig slew=(0.1148 0.1085)

minimips_core_instance/U7_banc_registres_reg[20][10]/C (1.0234 0.9119) RiseTrig slew=(0.1151 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][11]/C (1.0244 0.9129) RiseTrig slew=(0.1151 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][12]/C (1.0233 0.9119) RiseTrig slew=(0.1151 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][13]/C (1.0265 0.915) RiseTrig slew=(0.115 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][14]/C (1.0195 0.908) RiseTrig slew=(0.1149 0.1086)

minimips_core_instance/U7_banc_registres_reg[20][15]/C (1.0256 0.9141) RiseTrig slew=(0.115 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][16]/C (1.0235 0.912) RiseTrig slew=(0.1151 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][1]/C (1.0209 0.9094) RiseTrig slew=(0.115 0.1087)

minimips_core_instance/U7_banc_registres_reg[20][2]/C (1.0186 0.9072) RiseTrig slew=(0.1149 0.1085)

minimips_core_instance/U7_banc_registres_reg[20][3]/C (1.0187 0.9073) RiseTrig slew=(0.1149 0.1085)

minimips_core_instance/U7_banc_registres_reg[20][5]/C (1.0246 0.9131) RiseTrig slew=(0.1151 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][7]/C (1.0247 0.9133) RiseTrig slew=(0.1151 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][9]/C (1.0266 0.9151) RiseTrig slew=(0.115 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][8]/C (1.0266 0.9151) RiseTrig slew=(0.115 0.1088)

minimips_core_instance/U7_banc_registres_reg[20][6]/C (1.0169 0.9055) RiseTrig slew=(0.1147 0.1084)

minimips_core_instance/U7_banc_registres_reg[2][17]/C (1.0158 0.905) RiseTrig slew=(0.1174 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][19]/C (1.0167 0.9059) RiseTrig slew=(0.1174 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][20]/C (1.0207 0.9099) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][21]/C (1.017 0.9062) RiseTrig slew=(0.1174 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][22]/C (1.0203 0.9095) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][23]/C (1.0137 0.9029) RiseTrig slew=(0.1173 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][24]/C (1.018 0.9072) RiseTrig slew=(0.1174 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][25]/C (1.0169 0.9061) RiseTrig slew=(0.1174 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][26]/C (1.0169 0.9061) RiseTrig slew=(0.1174 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][27]/C (1.0148 0.904) RiseTrig slew=(0.1174 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][28]/C (1.0207 0.9099) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][30]/C (1.0127 0.9019) RiseTrig slew=(0.1173 0.1106)

minimips_core_instance/U7_banc_registres_reg[2][31]/C (1.0207 0.9099) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][29]/C (1.0207 0.91) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][18]/C (1.0121 0.9013) RiseTrig slew=(0.1173 0.1106)

minimips_core_instance/U7_banc_registres_reg[2][9]/C (1.0206 0.9098) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][8]/C (1.0205 0.9097) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][7]/C (1.0205 0.9098) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][6]/C (1.0162 0.9054) RiseTrig slew=(0.1174 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][5]/C (1.0207 0.9099) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][4]/C (1.0136 0.9028) RiseTrig slew=(0.1173 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][3]/C (1.0165 0.9057) RiseTrig slew=(0.1174 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][2]/C (1.0154 0.9046) RiseTrig slew=(0.1174 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][1]/C (1.0169 0.9061) RiseTrig slew=(0.1174 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][16]/C (1.0207 0.91) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][15]/C (1.0191 0.9083) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][14]/C (1.0157 0.9049) RiseTrig slew=(0.1174 0.1107)

minimips_core_instance/U7_banc_registres_reg[2][13]/C (1.0181 0.9073) RiseTrig slew=(0.1174 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][12]/C (1.0208 0.91) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][11]/C (1.0203 0.9095) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][10]/C (1.0208 0.91) RiseTrig slew=(0.1175 0.1108)

minimips_core_instance/U7_banc_registres_reg[2][0]/C (1.0166 0.9058) RiseTrig slew=(0.1174 0.1107)

minimips_core_instance/U7_banc_registres_reg[1][25]/C (1.0115 0.9015) RiseTrig slew=(0.116 0.1093)

minimips_core_instance/U7_banc_registres_reg[1][19]/C (1.0108 0.9008) RiseTrig slew=(0.1159 0.1093)

minimips_core_instance/U7_banc_registres_reg[1][6]/C (1.0125 0.9025) RiseTrig slew=(0.116 0.1093)

minimips_core_instance/U7_banc_registres_reg[1][4]/C (1.012 0.902) RiseTrig slew=(0.116 0.1093)

minimips_core_instance/U7_banc_registres_reg[1][2]/C (1.0125 0.9025) RiseTrig slew=(0.116 0.1093)

minimips_core_instance/U7_banc_registres_reg[1][0]/C (1.0126 0.9026) RiseTrig slew=(0.116 0.1093)

minimips_core_instance/U7_banc_registres_reg[1][14]/C (1.0135 0.9035) RiseTrig slew=(0.116 0.1093)

minimips_core_instance/U7_banc_registres_reg[1][3]/C (1.015 0.905) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][1]/C (1.0161 0.9061) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][13]/C (1.0195 0.9095) RiseTrig slew=(0.1161 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][15]/C (1.0184 0.9084) RiseTrig slew=(0.1161 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][5]/C (1.0202 0.9102) RiseTrig slew=(0.1162 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][8]/C (1.019 0.909) RiseTrig slew=(0.1161 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][9]/C (1.019 0.909) RiseTrig slew=(0.1161 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][11]/C (1.0201 0.9101) RiseTrig slew=(0.1162 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][7]/C (1.0189 0.9089) RiseTrig slew=(0.1161 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][10]/C (1.0199 0.9099) RiseTrig slew=(0.1162 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][12]/C (1.0201 0.9101) RiseTrig slew=(0.1162 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][16]/C (1.0202 0.9102) RiseTrig slew=(0.1162 0.1095)

minimips_core_instance/U7_banc_registres_reg[1][20]/C (1.0193 0.9093) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][31]/C (1.0193 0.9093) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][22]/C (1.0194 0.9094) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][29]/C (1.0193 0.9093) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][28]/C (1.019 0.909) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][24]/C (1.019 0.909) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][21]/C (1.0189 0.9089) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][17]/C (1.0179 0.9079) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][23]/C (1.0165 0.9065) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][27]/C (1.0189 0.9089) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][30]/C (1.0189 0.9089) RiseTrig slew=(0.1161 0.1094)

minimips_core_instance/U7_banc_registres_reg[1][18]/C (1.0144 0.9044) RiseTrig slew=(0.116 0.1093)

minimips_core_instance/U7_banc_registres_reg[1][26]/C (1.0142 0.9042) RiseTrig slew=(0.116 0.1093)

minimips_core_instance/U7_banc_registres_reg[19][13]/C (1.0204 0.9096) RiseTrig slew=(0.112 0.1057)

minimips_core_instance/U7_banc_registres_reg[19][8]/C (1.0205 0.9097) RiseTrig slew=(0.112 0.1056)

minimips_core_instance/U7_banc_registres_reg[19][9]/C (1.0205 0.9097) RiseTrig slew=(0.112 0.1056)

minimips_core_instance/U7_banc_registres_reg[19][30]/C (1.0159 0.905) RiseTrig slew=(0.1117 0.1056)

minimips_core_instance/U7_banc_registres_reg[19][31]/C (1.0174 0.9065) RiseTrig slew=(0.1117 0.1055)

minimips_core_instance/U7_banc_registres_reg[19][7]/C (1.0199 0.9091) RiseTrig slew=(0.112 0.1057)

minimips_core_instance/U7_banc_registres_reg[19][15]/C (1.02 0.9092) RiseTrig slew=(0.112 0.1057)

minimips_core_instance/U7_banc_registres_reg[19][23]/C (1.0158 0.9049) RiseTrig slew=(0.1117 0.1056)

minimips_core_instance/U7_banc_registres_reg[19][5]/C (1.0193 0.9085) RiseTrig slew=(0.112 0.1057)

minimips_core_instance/U7_banc_registres_reg[19][29]/C (1.0178 0.907) RiseTrig slew=(0.1117 0.1055)

minimips_core_instance/U7_banc_registres_reg[19][21]/C (1.0165 0.9056) RiseTrig slew=(0.1117 0.1056)

minimips_core_instance/U7_banc_registres_reg[19][24]/C (1.0159 0.905) RiseTrig slew=(0.1117 0.1056)

minimips_core_instance/U7_banc_registres_reg[19][3]/C (1.0135 0.9026) RiseTrig slew=(0.1117 0.1057)

minimips_core_instance/U7_banc_registres_reg[19][28]/C (1.0179 0.907) RiseTrig slew=(0.1117 0.1055)

minimips_core_instance/U7_banc_registres_reg[19][11]/C (1.0187 0.9079) RiseTrig slew=(0.112 0.1057)

minimips_core_instance/U7_banc_registres_reg[19][22]/C (1.0179 0.9071) RiseTrig slew=(0.1117 0.1055)

minimips_core_instance/U7_banc_registres_reg[19][17]/C (1.014 0.9031) RiseTrig slew=(0.1116 0.1055)

minimips_core_instance/U7_banc_registres_reg[19][27]/C (1.0127 0.9018) RiseTrig slew=(0.1116 0.1055)

minimips_core_instance/U7_banc_registres_reg[19][19]/C (1.0112 0.9003) RiseTrig slew=(0.1115 0.1054)

minimips_core_instance/U7_banc_registres_reg[19][26]/C (1.0117 0.9008) RiseTrig slew=(0.1116 0.1055)

minimips_core_instance/U7_banc_registres_reg[19][18]/C (1.01 0.899) RiseTrig slew=(0.1115 0.1054)

minimips_core_instance/U7_banc_registres_reg[19][6]/C (1.0116 0.9007) RiseTrig slew=(0.1116 0.1055)

minimips_core_instance/U7_banc_registres_reg[19][20]/C (1.018 0.9071) RiseTrig slew=(0.1117 0.1055)

minimips_core_instance/U7_banc_registres_reg[19][16]/C (1.0185 0.9077) RiseTrig slew=(0.1119 0.1057)

minimips_core_instance/U7_banc_registres_reg[19][25]/C (1.0084 0.8974) RiseTrig slew=(0.1114 0.1053)

minimips_core_instance/U7_banc_registres_reg[19][4]/C (1.0099 0.899) RiseTrig slew=(0.1115 0.1054)

minimips_core_instance/U7_banc_registres_reg[19][14]/C (1.0149 0.904) RiseTrig slew=(0.1118 0.1057)

minimips_core_instance/U7_banc_registres_reg[19][2]/C (1.013 0.9021) RiseTrig slew=(0.1117 0.1056)

minimips_core_instance/U7_banc_registres_reg[19][0]/C (1.0118 0.9009) RiseTrig slew=(0.1116 0.1056)

minimips_core_instance/U7_banc_registres_reg[19][12]/C (1.017 0.9062) RiseTrig slew=(0.1119 0.1058)

minimips_core_instance/U7_banc_registres_reg[19][10]/C (1.0169 0.9061) RiseTrig slew=(0.1119 0.1058)

minimips_core_instance/U7_banc_registres_reg[19][1]/C (1.015 0.9041) RiseTrig slew=(0.1118 0.1057)

minimips_core_instance/U7_banc_registres_reg[18][17]/C (1.0147 0.9031) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][18]/C (1.01 0.8984) RiseTrig slew=(0.1031 0.0976)

minimips_core_instance/U7_banc_registres_reg[18][19]/C (1.012 0.9004) RiseTrig slew=(0.1032 0.0976)

minimips_core_instance/U7_banc_registres_reg[18][20]/C (1.0161 0.9044) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][21]/C (1.0156 0.904) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][22]/C (1.016 0.9044) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][23]/C (1.0129 0.9013) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][24]/C (1.0156 0.904) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][26]/C (1.0119 0.9003) RiseTrig slew=(0.1032 0.0976)

minimips_core_instance/U7_banc_registres_reg[18][27]/C (1.0135 0.9018) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][28]/C (1.0159 0.9043) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][29]/C (1.0159 0.9043) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][30]/C (1.0143 0.9027) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][31]/C (1.0161 0.9045) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][25]/C (1.0089 0.8973) RiseTrig slew=(0.103 0.0975)

minimips_core_instance/U7_banc_registres_reg[18][4]/C (1.0078 0.8962) RiseTrig slew=(0.103 0.0974)

minimips_core_instance/U7_banc_registres_reg[18][0]/C (1.0086 0.897) RiseTrig slew=(0.103 0.0975)

minimips_core_instance/U7_banc_registres_reg[18][11]/C (1.0161 0.9045) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][12]/C (1.0162 0.9046) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][13]/C (1.014 0.9024) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][14]/C (1.0112 0.8995) RiseTrig slew=(0.1031 0.0976)

minimips_core_instance/U7_banc_registres_reg[18][15]/C (1.0154 0.9038) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][16]/C (1.0162 0.9046) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][1]/C (1.0122 0.9006) RiseTrig slew=(0.1032 0.0976)

minimips_core_instance/U7_banc_registres_reg[18][2]/C (1.01 0.8984) RiseTrig slew=(0.1031 0.0975)

minimips_core_instance/U7_banc_registres_reg[18][3]/C (1.0123 0.9006) RiseTrig slew=(0.1032 0.0976)

minimips_core_instance/U7_banc_registres_reg[18][5]/C (1.016 0.9044) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][6]/C (1.0073 0.8956) RiseTrig slew=(0.1029 0.0974)

minimips_core_instance/U7_banc_registres_reg[18][7]/C (1.0145 0.9029) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][8]/C (1.0134 0.9018) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][9]/C (1.0127 0.901) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[18][10]/C (1.0162 0.9046) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[17][8]/C (1.008 0.8981) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][13]/C (1.0079 0.898) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][7]/C (1.0079 0.898) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][31]/C (1.0055 0.8956) RiseTrig slew=(0.1033 0.0978)

minimips_core_instance/U7_banc_registres_reg[17][15]/C (1.0078 0.8979) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][9]/C (1.0079 0.898) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][23]/C (1.0022 0.8923) RiseTrig slew=(0.1033 0.0977)

minimips_core_instance/U7_banc_registres_reg[17][30]/C (1.0036 0.8937) RiseTrig slew=(0.1033 0.0977)

minimips_core_instance/U7_banc_registres_reg[17][5]/C (1.0073 0.8974) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][27]/C (1.0031 0.8932) RiseTrig slew=(0.1033 0.0977)

minimips_core_instance/U7_banc_registres_reg[17][3]/C (1.006 0.8961) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][29]/C (1.0053 0.8954) RiseTrig slew=(0.1033 0.0978)

minimips_core_instance/U7_banc_registres_reg[17][17]/C (1.0037 0.8938) RiseTrig slew=(0.1033 0.0977)

minimips_core_instance/U7_banc_registres_reg[17][26]/C (1.0011 0.8912) RiseTrig slew=(0.1033 0.0977)

minimips_core_instance/U7_banc_registres_reg[17][28]/C (1.0047 0.8947) RiseTrig slew=(0.1033 0.0978)

minimips_core_instance/U7_banc_registres_reg[17][1]/C (1.0064 0.8965) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][14]/C (1.006 0.8961) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][2]/C (1.0055 0.8956) RiseTrig slew=(0.1035 0.0979)

minimips_core_instance/U7_banc_registres_reg[17][4]/C (1.0024 0.8925) RiseTrig slew=(0.1034 0.0978)

minimips_core_instance/U7_banc_registres_reg[17][18]/C (0.9993 0.8894) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[17][11]/C (1.007 0.8971) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][19]/C (1 0.8901) RiseTrig slew=(0.1032 0.0977)

minimips_core_instance/U7_banc_registres_reg[17][22]/C (1.0049 0.895) RiseTrig slew=(0.1033 0.0978)

minimips_core_instance/U7_banc_registres_reg[17][0]/C (1.0042 0.8943) RiseTrig slew=(0.1035 0.0979)

minimips_core_instance/U7_banc_registres_reg[17][20]/C (1.0052 0.8953) RiseTrig slew=(0.1033 0.0978)

minimips_core_instance/U7_banc_registres_reg[17][6]/C (1.0033 0.8934) RiseTrig slew=(0.1034 0.0979)

minimips_core_instance/U7_banc_registres_reg[17][25]/C (1.0015 0.8916) RiseTrig slew=(0.1034 0.0978)

minimips_core_instance/U7_banc_registres_reg[17][24]/C (1.0046 0.8947) RiseTrig slew=(0.1033 0.0978)

minimips_core_instance/U7_banc_registres_reg[17][21]/C (1.0046 0.8947) RiseTrig slew=(0.1033 0.0978)

minimips_core_instance/U7_banc_registres_reg[17][16]/C (1.0071 0.8972) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][10]/C (1.0072 0.8973) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U7_banc_registres_reg[17][12]/C (1.0072 0.8973) RiseTrig slew=(0.1035 0.098)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/C (1.0173 0.9046) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/C (1.0167 0.9039) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[19]/C (1.0159 0.9032) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[20]/C (1.0166 0.9039) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[21]/C (1.0173 0.9046) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[23]/C (1.0171 0.9044) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[24]/C (1.0169 0.9042) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[25]/C (1.017 0.9043) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[26]/C (1.0168 0.9041) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[27]/C (1.0175 0.9047) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[28]/C (1.0176 0.9049) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[29]/C (1.0178 0.9051) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[30]/C (1.0179 0.9052) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[31]/C (1.0179 0.9052) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[22]/C (1.0171 0.9044) RiseTrig slew=(0.0968 0.0888)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/C (1.0168 0.904) RiseTrig slew=(0.0979 0.09)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[10]/C (1.0246 0.9118) RiseTrig slew=(0.0993 0.093)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[11]/C (1.025 0.9122) RiseTrig slew=(0.0995 0.0931)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[12]/C (1.0255 0.9127) RiseTrig slew=(0.0997 0.0933)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[14]/C (1.0258 0.913) RiseTrig slew=(0.0998 0.0934)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[15]/C (1.0259 0.9131) RiseTrig slew=(0.0998 0.0934)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[16]/C (1.0259 0.9131) RiseTrig slew=(0.0998 0.0934)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/C (1.019 0.9063) RiseTrig slew=(0.0982 0.0903)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/C (1.0198 0.9071) RiseTrig slew=(0.0983 0.0903)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/C (1.0204 0.9078) RiseTrig slew=(0.0984 0.0903)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/C (1.0212 0.9085) RiseTrig slew=(0.0984 0.0905)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[5]/C (1.0218 0.9091) RiseTrig slew=(0.0985 0.0912)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[6]/C (1.0225 0.9098) RiseTrig slew=(0.0985 0.0918)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[7]/C (1.0238 0.9111) RiseTrig slew=(0.0989 0.0926)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[8]/C (1.024 0.9113) RiseTrig slew=(0.0991 0.0927)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[9]/C (1.0241 0.9114) RiseTrig slew=(0.0991 0.0928)

minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[13]/C (1.0256 0.9128) RiseTrig slew=(0.0997 0.0933)

minimips_core_instance/U2_ei_EI_it_ok_reg/C (1.0127 0.9057) RiseTrig slew=(0.1165 0.1102)

minimips_core_instance/U2_ei_EI_instr_reg[16]/C (1.0066 0.8996) RiseTrig slew=(0.116 0.1097)

minimips_core_instance/U2_ei_EI_instr_reg[15]/C (1.0168 0.9098) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[14]/C (1.0168 0.9098) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[31]/C (1.0137 0.9066) RiseTrig slew=(0.1165 0.1102)

minimips_core_instance/U2_ei_EI_instr_reg[29]/C (1.0148 0.9078) RiseTrig slew=(0.1165 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[13]/C (1.0168 0.9098) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[12]/C (1.0167 0.9097) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[30]/C (1.0151 0.9081) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[11]/C (1.0167 0.9097) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[28]/C (1.0153 0.9083) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[10]/C (1.0166 0.9096) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[27]/C (1.0158 0.9088) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[9]/C (1.0165 0.9095) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[8]/C (1.0159 0.9089) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[26]/C (1.0169 0.9099) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[18]/C (1.0174 0.9103) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[25]/C (1.0175 0.9105) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[7]/C (1.0157 0.9087) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[19]/C (1.0175 0.9105) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[6]/C (1.0157 0.9087) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[5]/C (1.0157 0.9087) RiseTrig slew=(0.1164 0.1101)

minimips_core_instance/U2_ei_EI_instr_reg[0]/C (1.0096 0.9025) RiseTrig slew=(0.1162 0.1099)

minimips_core_instance/U2_ei_EI_instr_reg[20]/C (1.0177 0.9107) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[1]/C (1.0112 0.9042) RiseTrig slew=(0.1163 0.11)

minimips_core_instance/U2_ei_EI_instr_reg[17]/C (1.0175 0.9105) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[24]/C (1.0177 0.9107) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[23]/C (1.0176 0.9106) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[2]/C (1.0129 0.9058) RiseTrig slew=(0.1163 0.11)

minimips_core_instance/U2_ei_EI_instr_reg[4]/C (1.0129 0.9058) RiseTrig slew=(0.1163 0.11)

minimips_core_instance/U2_ei_EI_instr_reg[3]/C (1.0129 0.9059) RiseTrig slew=(0.1163 0.11)

minimips_core_instance/U2_ei_EI_instr_reg[21]/C (1.0176 0.9106) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U2_ei_EI_instr_reg[22]/C (1.0176 0.9106) RiseTrig slew=(0.1166 0.1103)

minimips_core_instance/U7_banc_RC_CG_HIER_INST33/enl_reg/GN (0.8271 0.7176) RiseTrig slew=(0.0767 0.066)

minimips_core_instance/U7_banc_RC_CG_HIER_INST39/enl_reg/GN (0.9249 0.8099) RiseTrig slew=(0.1673 0.1542)

