<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="blk_mem_gen_v7_3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="blk_mem_gen_v7_3.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="blk_mem_gen_v7_3.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="blk_mem_gen_v7_3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="blk_mem_gen_v7_3.lso"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="blk_mem_gen_v7_3.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="blk_mem_gen_v7_3.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="blk_mem_gen_v7_3.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blk_mem_gen_v7_3.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="blk_mem_gen_v7_3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="blk_mem_gen_v7_3.syr"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="blk_mem_gen_v7_3.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="blk_mem_gen_v7_3.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="blk_mem_gen_v7_3_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="blk_mem_gen_v7_3_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blk_mem_gen_v7_3_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="blk_mem_gen_v7_3_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blk_mem_gen_v7_3_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blk_mem_gen_v7_3_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544040149" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1544040149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040149" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1644275962969507942" xil_pn:start_ts="1544040149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040149" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="273489311848674933" xil_pn:start_ts="1544040149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040149" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544040149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040149" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8550515108094082860" xil_pn:start_ts="1544040149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040149" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2933210331134281007" xil_pn:start_ts="1544040149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040149" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1911450842531601599" xil_pn:start_ts="1544040149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040157" xil_pn:in_ck="-7307846096358980322" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="2902029706120571891" xil_pn:start_ts="1544040149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.lso"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.ngc"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.ngr"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.prj"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.stx"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.syr"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.xst"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3_vhdl.prj"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1544040157" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2366311314295350743" xil_pn:start_ts="1544040157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544040163" xil_pn:in_ck="-7307846096358989068" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1739393789372328450" xil_pn:start_ts="1544040157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.bld"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3.ngd"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1544040476" xil_pn:in_ck="-7307846096358989067" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="-7247809554470829512" xil_pn:start_ts="1544040471">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3_map.map"/>
      <outfile xil_pn:name="blk_mem_gen_v7_3_map.mrp"/>
    </transform>
  </transforms>

</generated_project>
