
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version Q-2019.12-SP5-5 for linux64 - Mar 21, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# run this file with: dc_shell-xg-t -f dcopt.tcl | tee dcopt.out
#KashifInayatScript-INU
#DesignCompiler-Synopsys
set search_path [list .]
.
set edk_home /soc/vlsi/PDK/SAED32_EDK_01132015/
/soc/vlsi/PDK/SAED32_EDK_01132015/
set io_dir $edk_home/lib/io_std
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std
set pll_dir $edk_home/lib/pll
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll
set stdcell_dir $edk_home/lib/stdcell_hvt
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt
## Setup DB
set io_db_dir $io_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm
set pll_db_dir $pll_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm
set stdcell_db_dir $stdcell_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library "*  $stdcell_db_dir/saed32hvt_ss0p95v125c.db   $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db  $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db     $synthetic_library"
*  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db     dw_foundation.sldb
set target_library "  $stdcell_db_dir/saed32hvt_ss0p95v125c.db  $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db   $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db  "
  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db  
set abreports_dir sta_reports
sta_reports
if { ! [ file exists $abreports_dir ] } {
         file mkdir $abreports_dir
}
sh rm -rf ./WORK
define_design_lib WORK -path WORK
1
#read_file -f ddc  designs/postdc_netlistr42s.ddc
#report_area -hier > $abreports_dir/ab.txt
#report_register > $abreports_dir/abreg.txt
#exit
read_file -f ddc  designs/booth_netlist.ddc
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/usr/local/packages/synopsys/dc/syn/Q-2019.12-SP5-5/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/packages/synopsys/dc/syn/Q-2019.12-SP5-5/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys/dc/syn/Q-2019.12-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32io_fc_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Reading ddc file '/home/titan/thkim/work/booth3_mult_signed_8x8/dc_synthesis/designs/booth_netlist.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 1 design.
Current design is 'top'.
top
#man report_timing  > $abreports_dir/help_report_timing.txt
report_timing > $abreports_dir/criticalPath.txt
report_timing -path_type end > $abreports_dir/endPoints.txt
#report_timing -input_pins > $abreports_dir/InputPoints.txt
#report_timing -max_paths 1000 > $abreports_dir/CrticicalPaths_100.txt
#report_timing -from core/_T_439_reg -to core/temp_io_out_c_7_0_reg[24]/D > $abreports_dir/spec_criticalpath.txt
#report_timing -from [all_registers -data_pins] -to core/temp_io_out_c_7_0_reg[4]/D > $abreports_dir/spec_criticalpath.txt
#report_timing -from [all_registers -data_pins] -to io_out_b_7_0_1_reg[0]/D > $abreports_dir/spec_criticalpath.txt 
#This works
#sh cat $abreports_dir/criticalPath.txt
sh cat $abreports_dir/criticalPath.txt
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U264/A2 U264/Y 
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'U264'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'U264'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: Q-2019.12-SP5-5
Date   : Fri Jan 28 16:03:40 2022
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: multiplicand_r_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: final_result_r_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_r_reg[3]/CLK (DFFSSRX2_HVT)                0.00       0.00 r
  multiplicand_r_reg[3]/QN (DFFSSRX2_HVT)                 0.20       0.20 r
  U644/Y (AND2X1_HVT)                                     0.09       0.29 r
  U643/Y (OA21X1_HVT)                                     0.10       0.39 r
  U562/Y (OAI22X1_HVT)                                    0.12       0.51 f
  U831/Y (NAND2X0_HVT)                                    0.06       0.57 r
  U810/Y (NAND4X0_HVT)                                    0.11       0.68 f
  U830/Y (NAND2X0_HVT)                                    0.10       0.78 r
  U596/Y (XOR2X2_HVT)                                     0.15       0.93 f
  U812/Y (OR2X1_HVT)                                      0.07       1.00 f
  U813/Y (AO22X1_HVT)                                     0.08       1.09 f
  U814/Y (NAND2X0_HVT)                                    0.06       1.14 r
  U778/Y (NAND3X0_HVT)                                    0.07       1.21 f
  U776/Y (AND3X1_HVT)                                     0.12       1.33 f
  U745/Y (NAND2X0_HVT)                                    0.06       1.39 r
  U743/Y (NAND3X0_HVT)                                    0.14       1.53 f
  U746/Y (XOR2X2_HVT)                                     0.17       1.70 r
  U575/Y (OR2X1_HVT)                                      0.09       1.79 r
  U574/Y (AO21X1_HVT)                                     0.11       1.90 r
  U649/Y (XOR2X2_HVT)                                     0.14       2.04 f
  U593/Y (OR2X2_HVT)                                      0.09       2.13 f
  U1000/Y (OR2X1_HVT)                                     0.07       2.21 f
  U592/Y (OR2X2_HVT)                                      0.09       2.30 f
  U600/Y (XOR3X1_HVT)                                     0.10       2.40 r
  final_result_r_reg[14]/D (DFFASX1_HVT)                  0.00       2.40 r
  data arrival time                                                  2.40

  clock CLK (rise edge)                                   2.48       2.48
  clock network delay (ideal)                             0.00       2.48
  final_result_r_reg[14]/CLK (DFFASX1_HVT)                0.00       2.48 r
  library setup time                                     -0.08       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U264/A2 U264/Y 
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'U264'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Y' on cell 'U264'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: Q-2019.12-SP5-5
Date   : Fri Jan 28 16:03:40 2022
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: multiplicand_r_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: final_result_r_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multiplicand_r_reg[3]/CLK (DFFSSRX2_HVT)                0.00       0.00 r
  multiplicand_r_reg[3]/QN (DFFSSRX2_HVT)                 0.20       0.20 r
  U644/Y (AND2X1_HVT)                                     0.09       0.29 r
  U643/Y (OA21X1_HVT)                                     0.10       0.39 r
  U562/Y (OAI22X1_HVT)                                    0.12       0.51 f
  U831/Y (NAND2X0_HVT)                                    0.06       0.57 r
  U810/Y (NAND4X0_HVT)                                    0.11       0.68 f
  U830/Y (NAND2X0_HVT)                                    0.10       0.78 r
  U596/Y (XOR2X2_HVT)                                     0.15       0.93 f
  U812/Y (OR2X1_HVT)                                      0.07       1.00 f
  U813/Y (AO22X1_HVT)                                     0.08       1.09 f
  U814/Y (NAND2X0_HVT)                                    0.06       1.14 r
  U778/Y (NAND3X0_HVT)                                    0.07       1.21 f
  U776/Y (AND3X1_HVT)                                     0.12       1.33 f
  U745/Y (NAND2X0_HVT)                                    0.06       1.39 r
  U743/Y (NAND3X0_HVT)                                    0.14       1.53 f
  U746/Y (XOR2X2_HVT)                                     0.17       1.70 r
  U575/Y (OR2X1_HVT)                                      0.09       1.79 r
  U574/Y (AO21X1_HVT)                                     0.11       1.90 r
  U649/Y (XOR2X2_HVT)                                     0.14       2.04 f
  U593/Y (OR2X2_HVT)                                      0.09       2.13 f
  U1000/Y (OR2X1_HVT)                                     0.07       2.21 f
  U592/Y (OR2X2_HVT)                                      0.09       2.30 f
  U600/Y (XOR3X1_HVT)                                     0.10       2.40 r
  final_result_r_reg[14]/D (DFFASX1_HVT)                  0.00       2.40 r
  data arrival time                                                  2.40

  clock CLK (rise edge)                                   2.48       2.48
  clock network delay (ideal)                             0.00       2.48
  final_result_r_reg[14]/CLK (DFFASX1_HVT)                0.00       2.48 r
  library setup time                                     -0.08       2.40
  data required time                                                 2.40
  --------------------------------------------------------------------------
  data required time                                                 2.40
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> .			      debug.tcl			     run_dc.out
..			      default.svf		     run_dc.sh
.dcopt2s.tcl.swp	      designs			     run_dt.out
.nfs00000000080e3c9e000000eb  filenames_12908_D20220128.log  run_dt.sh
ab_reports		      final_reports		     sta_reports
alib-52			      reports			     tdebug.tcl
command.log		      run_db.out
dcopt2s.tcl		      run_db.sh
dc_shell> 
Memory usage for this session 143 Mbytes.
Memory usage for this session including child processes 143 Mbytes.
CPU usage for this session 5 seconds ( 0.00 hours ).
Elapsed time for this session 488 seconds ( 0.14 hours ).

Thank you...
