/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  reg [5:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_47z;
  reg [4:0] celloutsig_0_49z;
  reg [18:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z[1] ? celloutsig_0_2z[2] : celloutsig_0_2z[1];
  assign celloutsig_1_0z = in_data[134] ? in_data[115] : in_data[145];
  assign celloutsig_0_7z = celloutsig_0_0z[0] ? celloutsig_0_2z[2] : celloutsig_0_6z[0];
  assign celloutsig_0_1z = celloutsig_0_0z[4] ? in_data[95] : celloutsig_0_0z[2];
  assign celloutsig_0_30z = celloutsig_0_25z[0] ? celloutsig_0_8z : celloutsig_0_0z[9];
  assign celloutsig_0_50z = !(celloutsig_0_17z ? celloutsig_0_24z[0] : celloutsig_0_32z);
  assign celloutsig_0_11z = !(celloutsig_0_10z ? celloutsig_0_8z : celloutsig_0_3z);
  assign celloutsig_1_6z = celloutsig_1_4z[6] | celloutsig_1_4z[9];
  assign celloutsig_1_9z = celloutsig_1_5z | celloutsig_1_4z[15];
  assign celloutsig_0_22z = celloutsig_0_10z | celloutsig_0_21z[5];
  assign celloutsig_0_27z = celloutsig_0_9z[1] | celloutsig_0_26z;
  assign celloutsig_1_5z = { in_data[181:169], celloutsig_1_0z } >= celloutsig_1_1z;
  assign celloutsig_0_8z = celloutsig_0_4z[18:16] >= celloutsig_0_4z[8:6];
  assign celloutsig_0_14z = { in_data[45:39], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_11z } >= { in_data[66:42], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_2z = in_data[147:139] <= celloutsig_1_1z[11:3];
  assign celloutsig_0_10z = celloutsig_0_4z[18:7] <= { in_data[24:22], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_4z[4:2], celloutsig_0_7z } <= { in_data[66], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_6z[10:8], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z } <= celloutsig_0_4z[9:2];
  assign celloutsig_0_20z = { celloutsig_0_16z[11:8], celloutsig_0_11z } <= { celloutsig_0_9z[1], celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_0_26z = celloutsig_0_21z[8:6] <= in_data[54:52];
  assign celloutsig_0_32z = celloutsig_0_11z & ~(celloutsig_0_19z);
  assign celloutsig_0_19z = celloutsig_0_11z & ~(celloutsig_0_11z);
  assign celloutsig_0_0z = in_data[53:44] % { 1'h1, in_data[27:19] };
  assign celloutsig_0_34z = { celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_26z } % { 1'h1, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_1_3z = { in_data[134:127], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[12:5] };
  assign celloutsig_1_8z = { celloutsig_1_4z[14:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z } % { 1'h1, celloutsig_1_4z[16:1], celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z } % { 1'h1, celloutsig_1_8z[5:2], celloutsig_1_3z[8:1], in_data[96] };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z } % { 1'h1, in_data[50:33], celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_21z[8], celloutsig_0_26z, celloutsig_0_3z } % { 1'h1, celloutsig_0_18z[1:0] };
  assign celloutsig_0_2z = { celloutsig_0_0z[6:5], celloutsig_0_1z } * { celloutsig_0_0z[2:1], celloutsig_0_1z };
  assign celloutsig_0_47z = celloutsig_0_36z[3] ? { celloutsig_0_33z, celloutsig_0_30z, celloutsig_0_12z } : { celloutsig_0_21z[8:5], celloutsig_0_5z, celloutsig_0_22z };
  assign celloutsig_1_4z[17:1] = celloutsig_1_3z[1] ? { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } : in_data[166:150];
  assign celloutsig_1_12z = celloutsig_1_6z ? { celloutsig_1_4z[3:2], celloutsig_1_5z, celloutsig_1_11z } : celloutsig_1_3z[8:3];
  assign celloutsig_0_6z = celloutsig_0_4z[15] ? { celloutsig_0_0z[7:5], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z } : { celloutsig_0_4z[18:16], 1'h0, celloutsig_0_4z[14:2] };
  assign celloutsig_0_24z = celloutsig_0_12z ? { celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_8z } : celloutsig_0_2z;
  assign celloutsig_0_25z = celloutsig_0_21z[4] ? celloutsig_0_6z[10:8] : { in_data[48:47], celloutsig_0_19z };
  assign celloutsig_0_37z = ^ celloutsig_0_34z;
  assign celloutsig_0_5z = ^ { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_7z = ^ { in_data[105:97], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_18z = ^ celloutsig_1_15z[8:0];
  assign celloutsig_0_33z = { celloutsig_0_18z, celloutsig_0_10z } >> in_data[11:8];
  assign celloutsig_1_1z = in_data[178:165] >> { in_data[165:155], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_1z[13], celloutsig_1_0z, celloutsig_1_0z } >> in_data[167:165];
  assign celloutsig_0_18z = celloutsig_0_6z[3:1] >> { celloutsig_0_4z[2], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_20z } >> { celloutsig_0_0z[8:1], celloutsig_0_12z };
  always_latch
    if (clkin_data[32]) celloutsig_0_36z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_36z = { celloutsig_0_33z[3:2], celloutsig_0_9z, celloutsig_0_32z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 19'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_4z = { celloutsig_0_0z[7:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_49z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_49z = { celloutsig_0_47z[2:0], celloutsig_0_14z, celloutsig_0_37z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_19z = celloutsig_1_12z[3:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_4z[0] = celloutsig_1_2z;
  assign { out_data[128], out_data[98:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
