Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon Sep 26 10:27:58 2016
| Host         : laic-ws1 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file spk_packet_tx_timing_summary_routed.rpt -rpx spk_packet_tx_timing_summary_routed.rpx
| Design       : spk_packet_tx
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 282 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.200        0.000                      0                41549        0.043        0.000                      0                41549        1.232        0.000                       0                 11236  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.200        0.000                      0                41549        0.043        0.000                      0                41549        1.232        0.000                       0                 11236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.223ns (5.946%)  route 3.528ns (94.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5.509 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.528     5.205    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.509     5.509    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA/CLK
                         clock pessimism              0.014     5.523    
                         clock uncertainty           -0.035     5.488    
    SLICE_X10Y99         RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083     5.405    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.223ns (5.946%)  route 3.528ns (94.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5.509 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.528     5.205    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.509     5.509    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA_D1/CLK
                         clock pessimism              0.014     5.523    
                         clock uncertainty           -0.035     5.488    
    SLICE_X10Y99         RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083     5.405    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA_D1
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.223ns (5.946%)  route 3.528ns (94.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5.509 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.528     5.205    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.509     5.509    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMB/CLK
                         clock pessimism              0.014     5.523    
                         clock uncertainty           -0.035     5.488    
    SLICE_X10Y99         RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083     5.405    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMB
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.223ns (5.946%)  route 3.528ns (94.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5.509 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.528     5.205    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.509     5.509    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMB_D1/CLK
                         clock pessimism              0.014     5.523    
                         clock uncertainty           -0.035     5.488    
    SLICE_X10Y99         RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083     5.405    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMB_D1
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.223ns (5.946%)  route 3.528ns (94.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5.509 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.528     5.205    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.509     5.509    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMC/CLK
                         clock pessimism              0.014     5.523    
                         clock uncertainty           -0.035     5.488    
    SLICE_X10Y99         RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083     5.405    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMC
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.223ns (5.946%)  route 3.528ns (94.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5.509 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.528     5.205    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.509     5.509    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y99         RAMD32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMC_D1/CLK
                         clock pessimism              0.014     5.523    
                         clock uncertainty           -0.035     5.488    
    SLICE_X10Y99         RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083     5.405    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMC_D1
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.223ns (5.946%)  route 3.528ns (94.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5.509 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.528     5.205    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y99         RAMS32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.509     5.509    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y99         RAMS32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMD/CLK
                         clock pessimism              0.014     5.523    
                         clock uncertainty           -0.035     5.488    
    SLICE_X10Y99         RAMS32 (Setup_rams32_CLK_ADR3)
                                                     -0.083     5.405    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMD
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.223ns (5.946%)  route 3.528ns (94.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 5.509 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.528     5.205    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y99         RAMS32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.509     5.509    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y99         RAMS32                                       r  buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMD_D1/CLK
                         clock pessimism              0.014     5.523    
                         clock uncertainty           -0.035     5.488    
    SLICE_X10Y99         RAMS32 (Setup_rams32_CLK_ADR3)
                                                     -0.083     5.405    buf_2d_V_22_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMD_D1
  -------------------------------------------------------------------
                         required time                          5.405    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.223ns (6.117%)  route 3.422ns (93.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 5.337 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.422     5.099    buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y106        RAMD32                                       r  buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.337     5.337    buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y106        RAMD32                                       r  buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA/CLK
                         clock pessimism              0.087     5.424    
                         clock uncertainty           -0.035     5.389    
    SLICE_X10Y106        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083     5.306    buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 empty_reg_2706_1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.223ns (6.117%)  route 3.422ns (93.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 5.337 - 4.000 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.454     1.454    ap_clk
    SLICE_X19Y126        FDRE                                         r  empty_reg_2706_1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.223     1.677 r  empty_reg_2706_1_reg[3]_rep/Q
                         net (fo=1028, routed)        3.422     5.099    buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/ADDRD3
    SLICE_X10Y106        RAMD32                                       r  buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=11235, unset)        1.337     5.337    buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/WCLK
    SLICE_X10Y106        RAMD32                                       r  buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA_D1/CLK
                         clock pessimism              0.087     5.424    
                         clock uncertainty           -0.035     5.389    
    SLICE_X10Y106        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083     5.306    buf_2d_V_20_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_66_71/RAMA_D1
  -------------------------------------------------------------------
                         required time                          5.306    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                  0.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tmp_7_reg_3068_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_reg_ppstg_tmp_7_reg_3068_pp0_iter4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.100ns (43.876%)  route 0.128ns (56.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.644     0.644    ap_clk
    SLICE_X19Y149        FDRE                                         r  tmp_7_reg_3068_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDRE (Prop_fdre_C_Q)         0.100     0.744 r  tmp_7_reg_3068_reg[0]/Q
                         net (fo=12, routed)          0.128     0.872    tmp_7_reg_3068_reg_n_0_[0]
    SLICE_X19Y150        FDRE                                         r  ap_reg_ppstg_tmp_7_reg_3068_pp0_iter4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.793     0.793    ap_clk
    SLICE_X19Y150        FDRE                                         r  ap_reg_ppstg_tmp_7_reg_3068_pp0_iter4_reg[0]/C
                         clock pessimism             -0.007     0.786    
    SLICE_X19Y150        FDRE (Hold_fdre_C_D)         0.043     0.829    ap_reg_ppstg_tmp_7_reg_3068_pp0_iter4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_21_load_reg_3005_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.516%)  route 0.101ns (48.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.697     0.697    buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/ap_clk
    SLICE_X20Y98         FDRE                                         r  buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDRE (Prop_fdre_C_Q)         0.107     0.804 r  buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[84]/Q
                         net (fo=1, routed)           0.101     0.905    buf_2d_V_21_U_n_11
    SLICE_X21Y100        FDRE                                         r  buf_2d_V_21_load_reg_3005_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.865     0.865    ap_clk
    SLICE_X21Y100        FDRE                                         r  buf_2d_V_21_load_reg_3005_reg[84]/C
                         clock pessimism             -0.027     0.838    
    SLICE_X21Y100        FDRE (Hold_fdre_C_D)         0.008     0.846    buf_2d_V_21_load_reg_3005_reg[84]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 empty_reg_2706_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_14_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.766%)  route 0.105ns (51.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.632     0.632    ap_clk
    SLICE_X15Y125        FDRE                                         r  empty_reg_2706_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.100     0.732 r  empty_reg_2706_2_reg[2]/Q
                         net (fo=33, routed)          0.105     0.837    buf_2d_V_14_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/DIB0
    SLICE_X12Y125        RAMD32                                       r  buf_2d_V_14_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.849     0.849    buf_2d_V_14_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/WCLK
    SLICE_X12Y125        RAMD32                                       r  buf_2d_V_14_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.206     0.643    
    SLICE_X12Y125        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.775    buf_2d_V_14_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tmp_13_reg_3072_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_reg_ppstg_tmp_13_reg_3072_pp0_iter4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.218%)  route 0.162ns (61.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.644     0.644    ap_clk
    SLICE_X19Y149        FDRE                                         r  tmp_13_reg_3072_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDRE (Prop_fdre_C_Q)         0.100     0.744 r  tmp_13_reg_3072_reg[0]/Q
                         net (fo=6, routed)           0.162     0.906    tmp_13_reg_3072_reg_n_0_[0]
    SLICE_X19Y150        FDRE                                         r  ap_reg_ppstg_tmp_13_reg_3072_pp0_iter4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.793     0.793    ap_clk
    SLICE_X19Y150        FDRE                                         r  ap_reg_ppstg_tmp_13_reg_3072_pp0_iter4_reg[0]/C
                         clock pessimism             -0.007     0.786    
    SLICE_X19Y150        FDRE (Hold_fdre_C_D)         0.047     0.833    ap_reg_ppstg_tmp_13_reg_3072_pp0_iter4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 empty_reg_2706_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_9_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.269%)  route 0.121ns (54.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.621     0.621    ap_clk
    SLICE_X40Y127        FDRE                                         r  empty_reg_2706_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.100     0.721 r  empty_reg_2706_2_reg[24]/Q
                         net (fo=33, routed)          0.121     0.842    buf_2d_V_9_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_24_29/DIA0
    SLICE_X38Y128        RAMD32                                       r  buf_2d_V_9_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.840     0.840    buf_2d_V_9_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_24_29/WCLK
    SLICE_X38Y128        RAMD32                                       r  buf_2d_V_9_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.206     0.634    
    SLICE_X38Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.765    buf_2d_V_9_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 empty_reg_2706_2_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_5_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.386%)  route 0.120ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.672     0.672    ap_clk
    SLICE_X5Y112         FDRE                                         r  empty_reg_2706_2_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.100     0.772 r  empty_reg_2706_2_reg[53]/Q
                         net (fo=33, routed)          0.120     0.892    buf_2d_V_5_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/DIC1
    SLICE_X2Y112         RAMD32                                       r  buf_2d_V_5_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.893     0.893    buf_2d_V_5_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/WCLK
    SLICE_X2Y112         RAMD32                                       r  buf_2d_V_5_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC_D1/CLK
                         clock pessimism             -0.188     0.705    
    SLICE_X2Y112         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.811    buf_2d_V_5_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 empty_reg_2706_2_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_25_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.091ns (55.052%)  route 0.074ns (44.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.642     0.642    ap_clk
    SLICE_X21Y143        FDRE                                         r  empty_reg_2706_2_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        FDRE (Prop_fdre_C_Q)         0.091     0.733 r  empty_reg_2706_2_reg[47]/Q
                         net (fo=33, routed)          0.074     0.807    buf_2d_V_25_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_42_47/DIC1
    SLICE_X20Y143        RAMD32                                       r  buf_2d_V_25_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_42_47/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.864     0.864    buf_2d_V_25_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_42_47/WCLK
    SLICE_X20Y143        RAMD32                                       r  buf_2d_V_25_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_42_47/RAMC_D1/CLK
                         clock pessimism             -0.208     0.656    
    SLICE_X20Y143        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.724    buf_2d_V_25_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 empty_reg_2706_2_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_26_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.121%)  route 0.122ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.672     0.672    ap_clk
    SLICE_X5Y112         FDRE                                         r  empty_reg_2706_2_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.100     0.772 r  empty_reg_2706_2_reg[53]/Q
                         net (fo=33, routed)          0.122     0.894    buf_2d_V_26_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/DIC1
    SLICE_X2Y113         RAMD32                                       r  buf_2d_V_26_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.892     0.892    buf_2d_V_26_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/WCLK
    SLICE_X2Y113         RAMD32                                       r  buf_2d_V_26_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC_D1/CLK
                         clock pessimism             -0.188     0.704    
    SLICE_X2Y113         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.810    buf_2d_V_26_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 buf_2d_V_2_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_2_load_reg_2910_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.849%)  route 0.145ns (55.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.697     0.697    buf_2d_V_2_U/spk_packet_tx_buf_2d_V_0_ram_U/ap_clk
    SLICE_X16Y99         FDRE                                         r  buf_2d_V_2_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y99         FDRE (Prop_fdre_C_Q)         0.118     0.815 r  buf_2d_V_2_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[87]/Q
                         net (fo=1, routed)           0.145     0.960    buf_2d_V_2_U_n_9
    SLICE_X17Y102        FDRE                                         r  buf_2d_V_2_load_reg_2910_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.865     0.865    ap_clk
    SLICE_X17Y102        FDRE                                         r  buf_2d_V_2_load_reg_2910_reg[87]/C
                         clock pessimism             -0.027     0.838    
    SLICE_X17Y102        FDRE (Hold_fdre_C_D)         0.038     0.876    buf_2d_V_2_load_reg_2910_reg[87]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 empty_reg_2706_2_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buf_2d_V_18_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_54_59/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.640%)  route 0.124ns (55.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.635     0.635    ap_clk
    SLICE_X13Y120        FDRE                                         r  empty_reg_2706_2_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.100     0.735 r  empty_reg_2706_2_reg[55]/Q
                         net (fo=33, routed)          0.124     0.859    buf_2d_V_18_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_54_59/DIA1
    SLICE_X16Y120        RAMD32                                       r  buf_2d_V_18_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_54_59/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11235, unset)        0.854     0.854    buf_2d_V_18_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_54_59/WCLK
    SLICE_X16Y120        RAMD32                                       r  buf_2d_V_18_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_54_59/RAMA_D1/CLK
                         clock pessimism             -0.188     0.666    
    SLICE_X16Y120        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.774    buf_2d_V_18_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X19Y124  ap_reg_ppstg_t_V_reg_2735_pp0_iter3_reg[0]_rep/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X12Y127  buf_2d_V_12_load_reg_2960_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X37Y119  buf_2d_V_20_load_reg_3000_reg[95]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X12Y131  buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X8Y132   buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X14Y141  buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[12]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X14Y141  buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X14Y141  buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[16]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X8Y140   buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[18]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X8Y140   buf_2d_V_21_U/spk_packet_tx_buf_2d_V_0_ram_U/q0_reg[20]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X20Y111  buf_2d_V_10_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X20Y111  buf_2d_V_10_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X20Y111  buf_2d_V_10_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X20Y111  buf_2d_V_10_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_72_77/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X20Y111  buf_2d_V_10_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_72_77/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X20Y111  buf_2d_V_10_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         2.000       1.232      SLICE_X20Y111  buf_2d_V_10_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_72_77/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X16Y126  buf_2d_V_15_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         2.000       1.232      SLICE_X16Y126  buf_2d_V_15_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         2.000       1.232      SLICE_X16Y126  buf_2d_V_15_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X10Y110  buf_2d_V_17_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X10Y110  buf_2d_V_17_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X10Y110  buf_2d_V_17_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X10Y110  buf_2d_V_17_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X10Y110  buf_2d_V_17_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         2.000       1.232      SLICE_X10Y110  buf_2d_V_17_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         2.000       1.232      SLICE_X10Y110  buf_2d_V_17_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_48_53/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X2Y116   buf_2d_V_25_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_60_65/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X2Y116   buf_2d_V_25_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         2.000       1.232      SLICE_X2Y116   buf_2d_V_25_U/spk_packet_tx_buf_2d_V_0_ram_U/ram_reg_0_31_60_65/RAMB/CLK



