// Seed: 1880167948
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri id_9,
    output tri0 id_10,
    output tri0 id_11,
    output tri0 id_12,
    input wire id_13,
    input supply1 id_14,
    input supply1 id_15,
    output supply0 id_16,
    output supply0 id_17,
    output tri1 id_18
);
  always @(posedge (id_5 - 1'b0)) id_12 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    output supply1 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input supply1 id_9
);
  tri0 id_11 = id_2, id_12;
  module_0(
      id_11,
      id_4,
      id_9,
      id_5,
      id_6,
      id_12,
      id_5,
      id_7,
      id_12,
      id_0,
      id_11,
      id_1,
      id_5,
      id_7,
      id_11,
      id_0,
      id_5,
      id_8,
      id_8
  );
endmodule
