<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>QuantumMonteCarloU50</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.614</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1408156</Best-caseLatency>
            <Average-caseLatency>3543735</Average-caseLatency>
            <Worst-caseLatency>5667017</Worst-caseLatency>
            <Best-caseRealTimeLatency>4.693 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>11.811 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>18.888 ms</Worst-caseRealTimeLatency>
            <Interval-min>1408157</Interval-min>
            <Interval-max>5667018</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LOOP_STAGE>
                <TripCount>4099</TripCount>
                <Latency>
                    <range>
                        <min>1405957</min>
                        <max>5664818</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>4686054</min>
                        <max>18880838</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>343</min>
                        <max>1382</max>
                    </range>
                </IterationLatency>
                <LOOP_STEP>
                    <TripCount>2</TripCount>
                    <Latency>
                        <range>
                            <min>6</min>
                            <max>716</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>19</min>
                            <max>2386</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>3</min>
                            <max>358</max>
                        </range>
                    </IterationLatency>
                </LOOP_STEP>
            </LOOP_STAGE>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>156</BRAM_18K>
            <DSP>543</DSP>
            <FF>514226</FF>
            <LUT>297386</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>QuantumMonteCarloU50</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>QuantumMonteCarloU50</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_195_1_fu_536</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_195_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>536</ID>
                    <BindInstances>add_ln194_fu_201_p2 add_ln194_1_fu_269_p2 add_ln195_fu_234_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_fu_547</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>547</ID>
                    <BindInstances>add_ln241_fu_106_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_555</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>555</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_copysignf_fu_174782</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174782</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174788</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174788</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174794</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174794</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174800</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174800</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174806</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174806</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174812</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174812</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174818</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174818</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174824</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174824</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174830</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174830</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174836</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174836</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174842</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174842</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174848</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174848</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174854</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174854</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174860</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174860</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174866</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174866</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174872</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174872</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add4_1_fu_180780_p2 add4_2_fu_180892_p2 add4_3_fu_181004_p2 add4_4_fu_181116_p2 add4_5_fu_181228_p2 add4_6_fu_181340_p2 add4_7_fu_181452_p2 add4_8_fu_181564_p2 add4_9_fu_181676_p2 add4_10_fu_181788_p2 add4_11_fu_181900_p2 add4_12_fu_182012_p2 add4_13_fu_182124_p2 add4_14_fu_182236_p2 add4_15_fu_182348_p2 add4_16_fu_182460_p2 add4_17_fu_182572_p2 add4_18_fu_182684_p2 add4_19_fu_182796_p2 add4_20_fu_182908_p2 add4_21_fu_183020_p2 add4_22_fu_183132_p2 add4_23_fu_183244_p2 add4_24_fu_183356_p2 add4_25_fu_183468_p2 add4_26_fu_183580_p2 add4_27_fu_183692_p2 add4_28_fu_183804_p2 add4_29_fu_183916_p2 add4_30_fu_184028_p2 add4_31_fu_184140_p2 add4_32_fu_184252_p2 add4_33_fu_184364_p2 add4_34_fu_184476_p2 add4_35_fu_184588_p2 add4_36_fu_184700_p2 add4_37_fu_184812_p2 add4_38_fu_184924_p2 add4_39_fu_185036_p2 add4_40_fu_185148_p2 add4_41_fu_185260_p2 add4_42_fu_185372_p2 add4_43_fu_185484_p2 add4_44_fu_185596_p2 add4_45_fu_185708_p2 add4_46_fu_185820_p2 add4_47_fu_185932_p2 add4_48_fu_186044_p2 add4_49_fu_186156_p2 add4_50_fu_186268_p2 add4_51_fu_186380_p2 add4_52_fu_186492_p2 add4_53_fu_186604_p2 add4_54_fu_186716_p2 add4_55_fu_186828_p2 add4_56_fu_186940_p2 add4_57_fu_187052_p2 add4_58_fu_187164_p2 add4_59_fu_187276_p2 add4_60_fu_187388_p2 add4_61_fu_187500_p2 add4_62_fu_187612_p2 add4_63_fu_187724_p2 add4_64_fu_187836_p2 add4_65_fu_187948_p2 add4_66_fu_188060_p2 add4_67_fu_188172_p2 add4_68_fu_188284_p2 add4_69_fu_188396_p2 add4_70_fu_188508_p2 add4_71_fu_188620_p2 add4_72_fu_188732_p2 add4_73_fu_188844_p2 add4_74_fu_188956_p2 add4_75_fu_189068_p2 add4_76_fu_189180_p2 add4_77_fu_189292_p2 add4_78_fu_189404_p2 add4_79_fu_189516_p2 add4_80_fu_189628_p2 add4_81_fu_189740_p2 add4_82_fu_189852_p2 add4_83_fu_189964_p2 add4_84_fu_190076_p2 add4_85_fu_190188_p2 add4_86_fu_190300_p2 add4_87_fu_190412_p2 add4_88_fu_190524_p2 add4_89_fu_190636_p2 add4_90_fu_190748_p2 add4_91_fu_190860_p2 add4_92_fu_190972_p2 add4_93_fu_191084_p2 add4_94_fu_191196_p2 add4_95_fu_191308_p2 add4_96_fu_191420_p2 add4_97_fu_191532_p2 add4_98_fu_191644_p2 add4_99_fu_191756_p2 add4_100_fu_191868_p2 add4_101_fu_191980_p2 add4_102_fu_192092_p2 add4_103_fu_192204_p2 add4_104_fu_192316_p2 add4_105_fu_192428_p2 add4_106_fu_192540_p2 add4_107_fu_192652_p2 add4_108_fu_192764_p2 add4_109_fu_192876_p2 add4_110_fu_192988_p2 add4_111_fu_193100_p2 add4_112_fu_193212_p2 add4_113_fu_193324_p2 add4_114_fu_193436_p2 add4_115_fu_193548_p2 add4_116_fu_193660_p2 add4_117_fu_193772_p2 add4_118_fu_193884_p2 add4_119_fu_193996_p2 add4_120_fu_194108_p2 add4_121_fu_194220_p2 add4_122_fu_194332_p2 add4_123_fu_194444_p2 add4_124_fu_194556_p2 add4_125_fu_194668_p2 add4_126_fu_194780_p2 add4_127_fu_194892_p2 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U63</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_569</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>569</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_copysignf_fu_174782</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174782</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174788</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174788</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174794</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174794</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174800</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174800</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174806</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174806</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174812</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174812</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174818</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174818</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174824</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174824</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174830</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174830</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174836</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174836</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174842</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174842</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174848</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174848</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174854</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174854</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174860</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174860</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174866</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174866</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174872</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174872</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add4_1_fu_180780_p2 add4_2_fu_180892_p2 add4_3_fu_181004_p2 add4_4_fu_181116_p2 add4_5_fu_181228_p2 add4_6_fu_181340_p2 add4_7_fu_181452_p2 add4_8_fu_181564_p2 add4_9_fu_181676_p2 add4_10_fu_181788_p2 add4_11_fu_181900_p2 add4_12_fu_182012_p2 add4_13_fu_182124_p2 add4_14_fu_182236_p2 add4_15_fu_182348_p2 add4_16_fu_182460_p2 add4_17_fu_182572_p2 add4_18_fu_182684_p2 add4_19_fu_182796_p2 add4_20_fu_182908_p2 add4_21_fu_183020_p2 add4_22_fu_183132_p2 add4_23_fu_183244_p2 add4_24_fu_183356_p2 add4_25_fu_183468_p2 add4_26_fu_183580_p2 add4_27_fu_183692_p2 add4_28_fu_183804_p2 add4_29_fu_183916_p2 add4_30_fu_184028_p2 add4_31_fu_184140_p2 add4_32_fu_184252_p2 add4_33_fu_184364_p2 add4_34_fu_184476_p2 add4_35_fu_184588_p2 add4_36_fu_184700_p2 add4_37_fu_184812_p2 add4_38_fu_184924_p2 add4_39_fu_185036_p2 add4_40_fu_185148_p2 add4_41_fu_185260_p2 add4_42_fu_185372_p2 add4_43_fu_185484_p2 add4_44_fu_185596_p2 add4_45_fu_185708_p2 add4_46_fu_185820_p2 add4_47_fu_185932_p2 add4_48_fu_186044_p2 add4_49_fu_186156_p2 add4_50_fu_186268_p2 add4_51_fu_186380_p2 add4_52_fu_186492_p2 add4_53_fu_186604_p2 add4_54_fu_186716_p2 add4_55_fu_186828_p2 add4_56_fu_186940_p2 add4_57_fu_187052_p2 add4_58_fu_187164_p2 add4_59_fu_187276_p2 add4_60_fu_187388_p2 add4_61_fu_187500_p2 add4_62_fu_187612_p2 add4_63_fu_187724_p2 add4_64_fu_187836_p2 add4_65_fu_187948_p2 add4_66_fu_188060_p2 add4_67_fu_188172_p2 add4_68_fu_188284_p2 add4_69_fu_188396_p2 add4_70_fu_188508_p2 add4_71_fu_188620_p2 add4_72_fu_188732_p2 add4_73_fu_188844_p2 add4_74_fu_188956_p2 add4_75_fu_189068_p2 add4_76_fu_189180_p2 add4_77_fu_189292_p2 add4_78_fu_189404_p2 add4_79_fu_189516_p2 add4_80_fu_189628_p2 add4_81_fu_189740_p2 add4_82_fu_189852_p2 add4_83_fu_189964_p2 add4_84_fu_190076_p2 add4_85_fu_190188_p2 add4_86_fu_190300_p2 add4_87_fu_190412_p2 add4_88_fu_190524_p2 add4_89_fu_190636_p2 add4_90_fu_190748_p2 add4_91_fu_190860_p2 add4_92_fu_190972_p2 add4_93_fu_191084_p2 add4_94_fu_191196_p2 add4_95_fu_191308_p2 add4_96_fu_191420_p2 add4_97_fu_191532_p2 add4_98_fu_191644_p2 add4_99_fu_191756_p2 add4_100_fu_191868_p2 add4_101_fu_191980_p2 add4_102_fu_192092_p2 add4_103_fu_192204_p2 add4_104_fu_192316_p2 add4_105_fu_192428_p2 add4_106_fu_192540_p2 add4_107_fu_192652_p2 add4_108_fu_192764_p2 add4_109_fu_192876_p2 add4_110_fu_192988_p2 add4_111_fu_193100_p2 add4_112_fu_193212_p2 add4_113_fu_193324_p2 add4_114_fu_193436_p2 add4_115_fu_193548_p2 add4_116_fu_193660_p2 add4_117_fu_193772_p2 add4_118_fu_193884_p2 add4_119_fu_193996_p2 add4_120_fu_194108_p2 add4_121_fu_194220_p2 add4_122_fu_194332_p2 add4_123_fu_194444_p2 add4_124_fu_194556_p2 add4_125_fu_194668_p2 add4_126_fu_194780_p2 add4_127_fu_194892_p2 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U63</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_583</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>583</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_copysignf_fu_174782</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174782</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174788</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174788</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174794</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174794</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174800</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174800</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174806</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174806</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174812</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174812</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174818</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174818</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174824</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174824</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174830</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174830</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174836</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174836</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174842</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174842</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174848</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174848</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174854</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174854</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174860</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174860</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174866</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174866</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174872</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174872</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add4_1_fu_180780_p2 add4_2_fu_180892_p2 add4_3_fu_181004_p2 add4_4_fu_181116_p2 add4_5_fu_181228_p2 add4_6_fu_181340_p2 add4_7_fu_181452_p2 add4_8_fu_181564_p2 add4_9_fu_181676_p2 add4_10_fu_181788_p2 add4_11_fu_181900_p2 add4_12_fu_182012_p2 add4_13_fu_182124_p2 add4_14_fu_182236_p2 add4_15_fu_182348_p2 add4_16_fu_182460_p2 add4_17_fu_182572_p2 add4_18_fu_182684_p2 add4_19_fu_182796_p2 add4_20_fu_182908_p2 add4_21_fu_183020_p2 add4_22_fu_183132_p2 add4_23_fu_183244_p2 add4_24_fu_183356_p2 add4_25_fu_183468_p2 add4_26_fu_183580_p2 add4_27_fu_183692_p2 add4_28_fu_183804_p2 add4_29_fu_183916_p2 add4_30_fu_184028_p2 add4_31_fu_184140_p2 add4_32_fu_184252_p2 add4_33_fu_184364_p2 add4_34_fu_184476_p2 add4_35_fu_184588_p2 add4_36_fu_184700_p2 add4_37_fu_184812_p2 add4_38_fu_184924_p2 add4_39_fu_185036_p2 add4_40_fu_185148_p2 add4_41_fu_185260_p2 add4_42_fu_185372_p2 add4_43_fu_185484_p2 add4_44_fu_185596_p2 add4_45_fu_185708_p2 add4_46_fu_185820_p2 add4_47_fu_185932_p2 add4_48_fu_186044_p2 add4_49_fu_186156_p2 add4_50_fu_186268_p2 add4_51_fu_186380_p2 add4_52_fu_186492_p2 add4_53_fu_186604_p2 add4_54_fu_186716_p2 add4_55_fu_186828_p2 add4_56_fu_186940_p2 add4_57_fu_187052_p2 add4_58_fu_187164_p2 add4_59_fu_187276_p2 add4_60_fu_187388_p2 add4_61_fu_187500_p2 add4_62_fu_187612_p2 add4_63_fu_187724_p2 add4_64_fu_187836_p2 add4_65_fu_187948_p2 add4_66_fu_188060_p2 add4_67_fu_188172_p2 add4_68_fu_188284_p2 add4_69_fu_188396_p2 add4_70_fu_188508_p2 add4_71_fu_188620_p2 add4_72_fu_188732_p2 add4_73_fu_188844_p2 add4_74_fu_188956_p2 add4_75_fu_189068_p2 add4_76_fu_189180_p2 add4_77_fu_189292_p2 add4_78_fu_189404_p2 add4_79_fu_189516_p2 add4_80_fu_189628_p2 add4_81_fu_189740_p2 add4_82_fu_189852_p2 add4_83_fu_189964_p2 add4_84_fu_190076_p2 add4_85_fu_190188_p2 add4_86_fu_190300_p2 add4_87_fu_190412_p2 add4_88_fu_190524_p2 add4_89_fu_190636_p2 add4_90_fu_190748_p2 add4_91_fu_190860_p2 add4_92_fu_190972_p2 add4_93_fu_191084_p2 add4_94_fu_191196_p2 add4_95_fu_191308_p2 add4_96_fu_191420_p2 add4_97_fu_191532_p2 add4_98_fu_191644_p2 add4_99_fu_191756_p2 add4_100_fu_191868_p2 add4_101_fu_191980_p2 add4_102_fu_192092_p2 add4_103_fu_192204_p2 add4_104_fu_192316_p2 add4_105_fu_192428_p2 add4_106_fu_192540_p2 add4_107_fu_192652_p2 add4_108_fu_192764_p2 add4_109_fu_192876_p2 add4_110_fu_192988_p2 add4_111_fu_193100_p2 add4_112_fu_193212_p2 add4_113_fu_193324_p2 add4_114_fu_193436_p2 add4_115_fu_193548_p2 add4_116_fu_193660_p2 add4_117_fu_193772_p2 add4_118_fu_193884_p2 add4_119_fu_193996_p2 add4_120_fu_194108_p2 add4_121_fu_194220_p2 add4_122_fu_194332_p2 add4_123_fu_194444_p2 add4_124_fu_194556_p2 add4_125_fu_194668_p2 add4_126_fu_194780_p2 add4_127_fu_194892_p2 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U63</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnit_fu_597</InstName>
                    <ModuleName>TrotterUnit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>597</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_copysignf_fu_174782</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174782</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174788</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174788</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174794</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174794</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174800</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174800</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174806</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174806</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174812</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174812</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174818</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174818</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174824</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174824</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174830</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174830</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174836</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174836</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174842</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174842</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174848</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174848</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174854</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174854</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174860</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174860</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174866</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174866</ID>
                        </Instance>
                        <Instance>
                            <InstName>grp_copysignf_fu_174872</InstName>
                            <ModuleName>copysignf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174872</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add4_1_fu_180780_p2 add4_2_fu_180892_p2 add4_3_fu_181004_p2 add4_4_fu_181116_p2 add4_5_fu_181228_p2 add4_6_fu_181340_p2 add4_7_fu_181452_p2 add4_8_fu_181564_p2 add4_9_fu_181676_p2 add4_10_fu_181788_p2 add4_11_fu_181900_p2 add4_12_fu_182012_p2 add4_13_fu_182124_p2 add4_14_fu_182236_p2 add4_15_fu_182348_p2 add4_16_fu_182460_p2 add4_17_fu_182572_p2 add4_18_fu_182684_p2 add4_19_fu_182796_p2 add4_20_fu_182908_p2 add4_21_fu_183020_p2 add4_22_fu_183132_p2 add4_23_fu_183244_p2 add4_24_fu_183356_p2 add4_25_fu_183468_p2 add4_26_fu_183580_p2 add4_27_fu_183692_p2 add4_28_fu_183804_p2 add4_29_fu_183916_p2 add4_30_fu_184028_p2 add4_31_fu_184140_p2 add4_32_fu_184252_p2 add4_33_fu_184364_p2 add4_34_fu_184476_p2 add4_35_fu_184588_p2 add4_36_fu_184700_p2 add4_37_fu_184812_p2 add4_38_fu_184924_p2 add4_39_fu_185036_p2 add4_40_fu_185148_p2 add4_41_fu_185260_p2 add4_42_fu_185372_p2 add4_43_fu_185484_p2 add4_44_fu_185596_p2 add4_45_fu_185708_p2 add4_46_fu_185820_p2 add4_47_fu_185932_p2 add4_48_fu_186044_p2 add4_49_fu_186156_p2 add4_50_fu_186268_p2 add4_51_fu_186380_p2 add4_52_fu_186492_p2 add4_53_fu_186604_p2 add4_54_fu_186716_p2 add4_55_fu_186828_p2 add4_56_fu_186940_p2 add4_57_fu_187052_p2 add4_58_fu_187164_p2 add4_59_fu_187276_p2 add4_60_fu_187388_p2 add4_61_fu_187500_p2 add4_62_fu_187612_p2 add4_63_fu_187724_p2 add4_64_fu_187836_p2 add4_65_fu_187948_p2 add4_66_fu_188060_p2 add4_67_fu_188172_p2 add4_68_fu_188284_p2 add4_69_fu_188396_p2 add4_70_fu_188508_p2 add4_71_fu_188620_p2 add4_72_fu_188732_p2 add4_73_fu_188844_p2 add4_74_fu_188956_p2 add4_75_fu_189068_p2 add4_76_fu_189180_p2 add4_77_fu_189292_p2 add4_78_fu_189404_p2 add4_79_fu_189516_p2 add4_80_fu_189628_p2 add4_81_fu_189740_p2 add4_82_fu_189852_p2 add4_83_fu_189964_p2 add4_84_fu_190076_p2 add4_85_fu_190188_p2 add4_86_fu_190300_p2 add4_87_fu_190412_p2 add4_88_fu_190524_p2 add4_89_fu_190636_p2 add4_90_fu_190748_p2 add4_91_fu_190860_p2 add4_92_fu_190972_p2 add4_93_fu_191084_p2 add4_94_fu_191196_p2 add4_95_fu_191308_p2 add4_96_fu_191420_p2 add4_97_fu_191532_p2 add4_98_fu_191644_p2 add4_99_fu_191756_p2 add4_100_fu_191868_p2 add4_101_fu_191980_p2 add4_102_fu_192092_p2 add4_103_fu_192204_p2 add4_104_fu_192316_p2 add4_105_fu_192428_p2 add4_106_fu_192540_p2 add4_107_fu_192652_p2 add4_108_fu_192764_p2 add4_109_fu_192876_p2 add4_110_fu_192988_p2 add4_111_fu_193100_p2 add4_112_fu_193212_p2 add4_113_fu_193324_p2 add4_114_fu_193436_p2 add4_115_fu_193548_p2 add4_116_fu_193660_p2 add4_117_fu_193772_p2 add4_118_fu_193884_p2 add4_119_fu_193996_p2 add4_120_fu_194108_p2 add4_121_fu_194220_p2 add4_122_fu_194332_p2 add4_123_fu_194444_p2 add4_124_fu_194556_p2 add4_125_fu_194668_p2 add4_126_fu_194780_p2 add4_127_fu_194892_p2 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U63 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U31 fadd_32ns_32ns_32_7_full_dsp_1_U11 fadd_32ns_32ns_32_7_full_dsp_1_U73 fadd_32ns_32ns_32_7_full_dsp_1_U62 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U17 fadd_32ns_32ns_32_7_full_dsp_1_U47 fadd_32ns_32ns_32_7_full_dsp_1_U12 fadd_32ns_32ns_32_7_full_dsp_1_U45 fadd_32ns_32ns_32_7_full_dsp_1_U37 fadd_32ns_32ns_32_7_full_dsp_1_U65 fadd_32ns_32ns_32_7_full_dsp_1_U61 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U50 fadd_32ns_32ns_32_7_full_dsp_1_U36 fadd_32ns_32ns_32_7_full_dsp_1_U30 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U46 fadd_32ns_32ns_32_7_full_dsp_1_U34 fadd_32ns_32ns_32_7_full_dsp_1_U55 fadd_32ns_32ns_32_7_full_dsp_1_U56 fadd_32ns_32ns_32_7_full_dsp_1_U42 fadd_32ns_32ns_32_7_full_dsp_1_U41 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U52 fadd_32ns_32ns_32_7_full_dsp_1_U71 fadd_32ns_32ns_32_7_full_dsp_1_U53 fadd_32ns_32ns_32_7_full_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U70 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U58 fadd_32ns_32ns_32_7_full_dsp_1_U19 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U54 fadd_32ns_32ns_32_7_full_dsp_1_U44 fadd_32ns_32ns_32_7_full_dsp_1_U35 fadd_32ns_32ns_32_7_full_dsp_1_U67 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U20 fadd_32ns_32ns_32_7_full_dsp_1_U38 fadd_32ns_32ns_32_7_full_dsp_1_U18 fadd_32ns_32ns_32_7_full_dsp_1_U68 fadd_32ns_32ns_32_7_full_dsp_1_U64 fadd_32ns_32ns_32_7_full_dsp_1_U49 fadd_32ns_32ns_32_7_full_dsp_1_U48 fadd_32ns_32ns_32_7_full_dsp_1_U59 fadd_32ns_32ns_32_7_full_dsp_1_U32 fadd_32ns_32ns_32_7_full_dsp_1_U13 fadd_32ns_32ns_32_7_full_dsp_1_U40 fadd_32ns_32ns_32_7_full_dsp_1_U66 fadd_32ns_32ns_32_7_full_dsp_1_U72 fadd_32ns_32ns_32_7_full_dsp_1_U43 fadd_32ns_32ns_32_7_full_dsp_1_U74 fadd_32ns_32ns_32_7_full_dsp_1_U57 fadd_32ns_32ns_32_7_full_dsp_1_U33 fadd_32ns_32ns_32_7_full_dsp_1_U39 fadd_32ns_32ns_32_7_full_dsp_1_U69 fadd_32ns_32ns_32_7_full_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U16 fadd_32ns_32ns_32_7_full_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U51 fadd_32ns_32ns_32_7_full_dsp_1_U63</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_611</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>611</ID>
                    <BindInstances>fsub_32ns_32ns_32_7_full_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U85 fdiv_32ns_32ns_32_12_no_dsp_1_U86</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_628</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>628</ID>
                    <BindInstances>fsub_32ns_32ns_32_7_full_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U85 fdiv_32ns_32ns_32_12_no_dsp_1_U86</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_645</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>645</ID>
                    <BindInstances>fsub_32ns_32ns_32_7_full_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U85 fdiv_32ns_32ns_32_12_no_dsp_1_U86</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_TrotterUnitFinal_fu_662</InstName>
                    <ModuleName>TrotterUnitFinal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>662</ID>
                    <BindInstances>fsub_32ns_32ns_32_7_full_dsp_1_U83 fadd_32ns_32ns_32_7_full_dsp_1_U84 fmul_32ns_32ns_32_4_max_dsp_1_U85 fdiv_32ns_32ns_32_12_no_dsp_1_U86</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_679</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>679</ID>
                    <BindInstances>add_ln270_fu_127_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_281_3_fu_687</InstName>
                    <ModuleName>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_281_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>687</ID>
                    <BindInstances>add_ln280_fu_197_p2 add_ln280_1_fu_257_p2 add_ln281_fu_238_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>trottersLocal_V_0_U trottersLocal_V_1_U trottersLocal_V_2_U trottersLocal_V_3_U JcoupLocal_0_U JcoupLocal_1_U JcoupLocal_2_U JcoupLocal_3_U fmul_32ns_32ns_32_4_max_dsp_1_U115 add_ln214_fu_745_p2 add_ln223_fu_1239_p2 add_ln234_fu_767_p2 add_ln234_4_fu_1117_p2 add_ln235_fu_782_p2 add_ln235_1_fu_1143_p2 Ofst_1_fu_817_p2 spinOfst_1_fu_1375_p2 add_ln234_1_fu_848_p2 add_ln234_5_fu_1176_p2 add_ln235_2_fu_877_p2 add_ln235_3_fu_1202_p2 Ofst_2_fu_912_p2 spinOfst_2_fu_1406_p2 add_ln234_2_fu_943_p2 add_ln234_6_fu_1276_p2 add_ln235_4_fu_972_p2 add_ln235_5_fu_1302_p2 Ofst_3_fu_987_p2 spinOfst_3_fu_1437_p2 add_ln234_3_fu_1018_p2 add_ln234_7_fu_1340_p2 add_ln235_6_fu_1051_p2 add_ln235_7_fu_1345_p2 step_1_fu_1553_p2 packOfst_5_fu_1559_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_195_1</Name>
            <Loops>
                <READ_TROTTERS_VITIS_LOOP_195_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.423 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.423 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.423 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_TROTTERS_VITIS_LOOP_195_1>
                        <Name>READ_TROTTERS_VITIS_LOOP_195_1</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>3.416 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_TROTTERS_VITIS_LOOP_195_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1060</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>609</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_201_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:194" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_1_fu_269_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:194" URAM="0" VARIABLE="add_ln194_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_TROTTERS_VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_234_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:195" URAM="0" VARIABLE="add_ln195"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP</Name>
            <Loops>
                <READ_NEW_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_NEW_JCOUP>
                        <Name>READ_NEW_JCOUP</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </READ_NEW_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>545</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>78</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEW_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_106_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:241" URAM="0" VARIABLE="add_ln241"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>copysignf</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>0</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>TrotterUnit</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.614</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>179</Average-caseLatency>
                    <Worst-caseLatency>356</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.597 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.187 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 356</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>128</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>123830</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>66077</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_1_fu_180780_p2" SOURCE="" URAM="0" VARIABLE="add4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_2_fu_180892_p2" SOURCE="" URAM="0" VARIABLE="add4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_3_fu_181004_p2" SOURCE="" URAM="0" VARIABLE="add4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_4_fu_181116_p2" SOURCE="" URAM="0" VARIABLE="add4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_5_fu_181228_p2" SOURCE="" URAM="0" VARIABLE="add4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_6_fu_181340_p2" SOURCE="" URAM="0" VARIABLE="add4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_7_fu_181452_p2" SOURCE="" URAM="0" VARIABLE="add4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_8_fu_181564_p2" SOURCE="" URAM="0" VARIABLE="add4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_9_fu_181676_p2" SOURCE="" URAM="0" VARIABLE="add4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_10_fu_181788_p2" SOURCE="" URAM="0" VARIABLE="add4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_11_fu_181900_p2" SOURCE="" URAM="0" VARIABLE="add4_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_12_fu_182012_p2" SOURCE="" URAM="0" VARIABLE="add4_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_13_fu_182124_p2" SOURCE="" URAM="0" VARIABLE="add4_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_14_fu_182236_p2" SOURCE="" URAM="0" VARIABLE="add4_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_15_fu_182348_p2" SOURCE="" URAM="0" VARIABLE="add4_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_16_fu_182460_p2" SOURCE="" URAM="0" VARIABLE="add4_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_17_fu_182572_p2" SOURCE="" URAM="0" VARIABLE="add4_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_18_fu_182684_p2" SOURCE="" URAM="0" VARIABLE="add4_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_19_fu_182796_p2" SOURCE="" URAM="0" VARIABLE="add4_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_20_fu_182908_p2" SOURCE="" URAM="0" VARIABLE="add4_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_21_fu_183020_p2" SOURCE="" URAM="0" VARIABLE="add4_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_22_fu_183132_p2" SOURCE="" URAM="0" VARIABLE="add4_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_23_fu_183244_p2" SOURCE="" URAM="0" VARIABLE="add4_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_24_fu_183356_p2" SOURCE="" URAM="0" VARIABLE="add4_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_25_fu_183468_p2" SOURCE="" URAM="0" VARIABLE="add4_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_26_fu_183580_p2" SOURCE="" URAM="0" VARIABLE="add4_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_27_fu_183692_p2" SOURCE="" URAM="0" VARIABLE="add4_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_28_fu_183804_p2" SOURCE="" URAM="0" VARIABLE="add4_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_29_fu_183916_p2" SOURCE="" URAM="0" VARIABLE="add4_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_30_fu_184028_p2" SOURCE="" URAM="0" VARIABLE="add4_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_31_fu_184140_p2" SOURCE="" URAM="0" VARIABLE="add4_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_32_fu_184252_p2" SOURCE="" URAM="0" VARIABLE="add4_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_33_fu_184364_p2" SOURCE="" URAM="0" VARIABLE="add4_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_34_fu_184476_p2" SOURCE="" URAM="0" VARIABLE="add4_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_35_fu_184588_p2" SOURCE="" URAM="0" VARIABLE="add4_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_36_fu_184700_p2" SOURCE="" URAM="0" VARIABLE="add4_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_37_fu_184812_p2" SOURCE="" URAM="0" VARIABLE="add4_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_38_fu_184924_p2" SOURCE="" URAM="0" VARIABLE="add4_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_39_fu_185036_p2" SOURCE="" URAM="0" VARIABLE="add4_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_40_fu_185148_p2" SOURCE="" URAM="0" VARIABLE="add4_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_41_fu_185260_p2" SOURCE="" URAM="0" VARIABLE="add4_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_42_fu_185372_p2" SOURCE="" URAM="0" VARIABLE="add4_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_43_fu_185484_p2" SOURCE="" URAM="0" VARIABLE="add4_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_44_fu_185596_p2" SOURCE="" URAM="0" VARIABLE="add4_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_45_fu_185708_p2" SOURCE="" URAM="0" VARIABLE="add4_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_46_fu_185820_p2" SOURCE="" URAM="0" VARIABLE="add4_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_47_fu_185932_p2" SOURCE="" URAM="0" VARIABLE="add4_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_48_fu_186044_p2" SOURCE="" URAM="0" VARIABLE="add4_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_49_fu_186156_p2" SOURCE="" URAM="0" VARIABLE="add4_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_50_fu_186268_p2" SOURCE="" URAM="0" VARIABLE="add4_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_51_fu_186380_p2" SOURCE="" URAM="0" VARIABLE="add4_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_52_fu_186492_p2" SOURCE="" URAM="0" VARIABLE="add4_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_53_fu_186604_p2" SOURCE="" URAM="0" VARIABLE="add4_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_54_fu_186716_p2" SOURCE="" URAM="0" VARIABLE="add4_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_55_fu_186828_p2" SOURCE="" URAM="0" VARIABLE="add4_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_56_fu_186940_p2" SOURCE="" URAM="0" VARIABLE="add4_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_57_fu_187052_p2" SOURCE="" URAM="0" VARIABLE="add4_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_58_fu_187164_p2" SOURCE="" URAM="0" VARIABLE="add4_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_59_fu_187276_p2" SOURCE="" URAM="0" VARIABLE="add4_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_60_fu_187388_p2" SOURCE="" URAM="0" VARIABLE="add4_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_61_fu_187500_p2" SOURCE="" URAM="0" VARIABLE="add4_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_62_fu_187612_p2" SOURCE="" URAM="0" VARIABLE="add4_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_63_fu_187724_p2" SOURCE="" URAM="0" VARIABLE="add4_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_64_fu_187836_p2" SOURCE="" URAM="0" VARIABLE="add4_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_65_fu_187948_p2" SOURCE="" URAM="0" VARIABLE="add4_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_66_fu_188060_p2" SOURCE="" URAM="0" VARIABLE="add4_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_67_fu_188172_p2" SOURCE="" URAM="0" VARIABLE="add4_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_68_fu_188284_p2" SOURCE="" URAM="0" VARIABLE="add4_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_69_fu_188396_p2" SOURCE="" URAM="0" VARIABLE="add4_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_70_fu_188508_p2" SOURCE="" URAM="0" VARIABLE="add4_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_71_fu_188620_p2" SOURCE="" URAM="0" VARIABLE="add4_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_72_fu_188732_p2" SOURCE="" URAM="0" VARIABLE="add4_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_73_fu_188844_p2" SOURCE="" URAM="0" VARIABLE="add4_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_74_fu_188956_p2" SOURCE="" URAM="0" VARIABLE="add4_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_75_fu_189068_p2" SOURCE="" URAM="0" VARIABLE="add4_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_76_fu_189180_p2" SOURCE="" URAM="0" VARIABLE="add4_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_77_fu_189292_p2" SOURCE="" URAM="0" VARIABLE="add4_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_78_fu_189404_p2" SOURCE="" URAM="0" VARIABLE="add4_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_79_fu_189516_p2" SOURCE="" URAM="0" VARIABLE="add4_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_80_fu_189628_p2" SOURCE="" URAM="0" VARIABLE="add4_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_81_fu_189740_p2" SOURCE="" URAM="0" VARIABLE="add4_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_82_fu_189852_p2" SOURCE="" URAM="0" VARIABLE="add4_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_83_fu_189964_p2" SOURCE="" URAM="0" VARIABLE="add4_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_84_fu_190076_p2" SOURCE="" URAM="0" VARIABLE="add4_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_85_fu_190188_p2" SOURCE="" URAM="0" VARIABLE="add4_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_86_fu_190300_p2" SOURCE="" URAM="0" VARIABLE="add4_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_87_fu_190412_p2" SOURCE="" URAM="0" VARIABLE="add4_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_88_fu_190524_p2" SOURCE="" URAM="0" VARIABLE="add4_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_89_fu_190636_p2" SOURCE="" URAM="0" VARIABLE="add4_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_90_fu_190748_p2" SOURCE="" URAM="0" VARIABLE="add4_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_91_fu_190860_p2" SOURCE="" URAM="0" VARIABLE="add4_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_92_fu_190972_p2" SOURCE="" URAM="0" VARIABLE="add4_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_93_fu_191084_p2" SOURCE="" URAM="0" VARIABLE="add4_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_94_fu_191196_p2" SOURCE="" URAM="0" VARIABLE="add4_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_95_fu_191308_p2" SOURCE="" URAM="0" VARIABLE="add4_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_96_fu_191420_p2" SOURCE="" URAM="0" VARIABLE="add4_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_97_fu_191532_p2" SOURCE="" URAM="0" VARIABLE="add4_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_98_fu_191644_p2" SOURCE="" URAM="0" VARIABLE="add4_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_99_fu_191756_p2" SOURCE="" URAM="0" VARIABLE="add4_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_100_fu_191868_p2" SOURCE="" URAM="0" VARIABLE="add4_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_101_fu_191980_p2" SOURCE="" URAM="0" VARIABLE="add4_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_102_fu_192092_p2" SOURCE="" URAM="0" VARIABLE="add4_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_103_fu_192204_p2" SOURCE="" URAM="0" VARIABLE="add4_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_104_fu_192316_p2" SOURCE="" URAM="0" VARIABLE="add4_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_105_fu_192428_p2" SOURCE="" URAM="0" VARIABLE="add4_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_106_fu_192540_p2" SOURCE="" URAM="0" VARIABLE="add4_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_107_fu_192652_p2" SOURCE="" URAM="0" VARIABLE="add4_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_108_fu_192764_p2" SOURCE="" URAM="0" VARIABLE="add4_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_109_fu_192876_p2" SOURCE="" URAM="0" VARIABLE="add4_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_110_fu_192988_p2" SOURCE="" URAM="0" VARIABLE="add4_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_111_fu_193100_p2" SOURCE="" URAM="0" VARIABLE="add4_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_112_fu_193212_p2" SOURCE="" URAM="0" VARIABLE="add4_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_113_fu_193324_p2" SOURCE="" URAM="0" VARIABLE="add4_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_114_fu_193436_p2" SOURCE="" URAM="0" VARIABLE="add4_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_115_fu_193548_p2" SOURCE="" URAM="0" VARIABLE="add4_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_116_fu_193660_p2" SOURCE="" URAM="0" VARIABLE="add4_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_117_fu_193772_p2" SOURCE="" URAM="0" VARIABLE="add4_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_118_fu_193884_p2" SOURCE="" URAM="0" VARIABLE="add4_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_119_fu_193996_p2" SOURCE="" URAM="0" VARIABLE="add4_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_120_fu_194108_p2" SOURCE="" URAM="0" VARIABLE="add4_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_121_fu_194220_p2" SOURCE="" URAM="0" VARIABLE="add4_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_122_fu_194332_p2" SOURCE="" URAM="0" VARIABLE="add4_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_123_fu_194444_p2" SOURCE="" URAM="0" VARIABLE="add4_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_124_fu_194556_p2" SOURCE="" URAM="0" VARIABLE="add4_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_125_fu_194668_p2" SOURCE="" URAM="0" VARIABLE="add4_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_126_fu_194780_p2" SOURCE="" URAM="0" VARIABLE="add4_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add4_127_fu_194892_p2" SOURCE="" URAM="0" VARIABLE="add4_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4096"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4097"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4098"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4099"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4154"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4157"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4158"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4159"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4160"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4161"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4162"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4163"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4164"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4165"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4167"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4170"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4172"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4173"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4174"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4175"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4177"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4178"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4179"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4180"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4182"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4184"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4186"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4187"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4188"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4190"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4193"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4196"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4197"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4198"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4200"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4203"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4204"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4205"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4215"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4219"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4253"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4256"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4257"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4258"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4259"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4261"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4262"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4263"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4264"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4265"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4266"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4268"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4270"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4271"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4272"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4273"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4274"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4275"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4277"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4278"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4279"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4281"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4282"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4283"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4284"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4285"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4286"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4287"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4288"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4289"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4290"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4291"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4293"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4294"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4295"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4296"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4297"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4298"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4299"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4300"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4302"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4303"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4304"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4305"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4306"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4307"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4308"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4309"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4310"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4311"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4312"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4313"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4314"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4315"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4316"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4317"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4318"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4319"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4320"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4321"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4322"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4323"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4324"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4325"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4326"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4327"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4328"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4329"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4331"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4333"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4334"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4335"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4336"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4338"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4339"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4341"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4342"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4343"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4344"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4346"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4347"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4348"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4349"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4350"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4351"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4352"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4355"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4356"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4357"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4358"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4362"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4363"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4364"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4366"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4367"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4368"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4370"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4372"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4374"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4375"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4376"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4377"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4378"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4380"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4381"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4382"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4383"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4384"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4385"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4386"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4387"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4388"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4389"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4390"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4391"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4392"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4393"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4394"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4395"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4397"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4398"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4399"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4400"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4401"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4402"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4403"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4404"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4405"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4406"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4407"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4408"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4409"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4410"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4411"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4412"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4413"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4414"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4416"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4417"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4418"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4419"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4420"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4421"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4422"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4423"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4424"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4425"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4426"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4427"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4428"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4429"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4430"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4431"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4433"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4434"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4435"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4436"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4437"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4438"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4439"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4440"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4441"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4442"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4443"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4444"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4445"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4446"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4447"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4448"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4449"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4450"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4451"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4452"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4453"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4454"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4455"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4456"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4457"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4458"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4459"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4460"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4461"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4462"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4463"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4464"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4465"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4466"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4467"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4468"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4469"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4470"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4471"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4472"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4473"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4474"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4475"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4476"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4477"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4478"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4479"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4480"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4481"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4482"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4483"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4484"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4485"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4486"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4487"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4488"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4489"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4490"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4491"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4492"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4493"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4494"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4495"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4496"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4497"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4499"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4500"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4501"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4502"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4503"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4504"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4505"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4506"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4507"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4508"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4509"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4510"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4511"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4512"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4513"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4514"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4515"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4516"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4517"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4518"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4519"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4520"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4521"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4522"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4523"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4524"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4525"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4526"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4527"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4528"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4529"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4530"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4531"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4532"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4533"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4534"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4535"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4536"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4537"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4538"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4539"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4540"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4541"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4542"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4543"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4544"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4545"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4546"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4547"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4549"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4550"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4551"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4552"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4553"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4554"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4555"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4556"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4557"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4558"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4559"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4560"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4561"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4562"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4563"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4564"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4565"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4566"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4567"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4568"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4569"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4570"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4571"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4572"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4573"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4574"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4575"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4576"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4577"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4578"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4579"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4580"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4581"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4582"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4583"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4584"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4585"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4586"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4587"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4588"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4589"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4591"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4592"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4593"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4594"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4595"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4596"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4597"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4598"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4599"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4600"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4601"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4602"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4603"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4604"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4605"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4606"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4607"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4608"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4609"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4610"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4611"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4612"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4613"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4614"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4615"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4616"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4617"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4618"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4619"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4620"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4621"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4622"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4623"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4624"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4625"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4626"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4627"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4628"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4629"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4630"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4631"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4632"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4633"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4634"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4635"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4636"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4637"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4638"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4639"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4640"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4641"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4642"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4643"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4644"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4645"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4646"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4647"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4648"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4649"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4650"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4651"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4652"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4653"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4654"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4655"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4656"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4657"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4658"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4659"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4660"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4661"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4662"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4663"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4664"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4665"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4666"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4667"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4668"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4669"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4670"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4671"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4672"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4673"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4674"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4675"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4676"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4677"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4678"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4679"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4680"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4681"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4682"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4683"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4684"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4685"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4686"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4687"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4688"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4689"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4690"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4691"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4692"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4693"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4694"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4695"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4696"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4697"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4698"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4699"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4700"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4701"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4702"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4703"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4704"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4705"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4706"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4707"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4708"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4709"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4710"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4711"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4713"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4714"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4715"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4716"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4717"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4718"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4719"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4720"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4721"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4722"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4723"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4724"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4725"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4726"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4727"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4728"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4729"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4730"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4731"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4732"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4733"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4734"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4735"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4736"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4737"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4738"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4739"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4740"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4741"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4742"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4743"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4744"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4745"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4746"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4747"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4748"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4749"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4750"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4751"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4752"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4753"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4754"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4755"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4756"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4757"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4758"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4759"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4760"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4761"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4762"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4763"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4764"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4765"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4766"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4767"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4768"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4769"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4770"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4771"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4772"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4773"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4774"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4775"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4776"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4777"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4778"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4779"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4780"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4781"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4782"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4783"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4784"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4785"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4786"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4787"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4788"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4789"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4790"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4791"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4792"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4793"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4794"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4795"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4796"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4797"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4798"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4799"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4800"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4801"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4802"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4803"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4804"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4805"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4806"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4807"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4808"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4809"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4810"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4811"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4812"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4813"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4814"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4815"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4816"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4817"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4818"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4819"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4820"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4821"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4822"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4823"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4824"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4825"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4826"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4827"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4828"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4829"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4830"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4831"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4832"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4833"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4834"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4835"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4836"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4837"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4838"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4839"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4840"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4841"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4842"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4843"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4844"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4845"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4846"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4847"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4848"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4849"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4850"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4851"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4852"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4853"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4854"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4855"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4856"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4857"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4858"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4859"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4860"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4861"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4862"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4863"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4864"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4865"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4866"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4867"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4868"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4869"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4871"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4872"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4873"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4874"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4875"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4876"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4877"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4878"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4879"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4880"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4881"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4882"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4883"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4884"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4885"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4886"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4887"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4888"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4889"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4890"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4891"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4892"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4893"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4894"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4895"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4896"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4897"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4898"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4899"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4900"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4901"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4902"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4903"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4904"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4905"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4906"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4907"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4908"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4909"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4910"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4911"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4912"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4913"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4914"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4915"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4916"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4917"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4918"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4919"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4920"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4921"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4922"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4923"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4924"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4925"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4926"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4927"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4928"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4929"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4930"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4931"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4932"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4933"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4934"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4935"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4936"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4937"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4938"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4939"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4940"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4941"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4942"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4943"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4944"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4945"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4946"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4947"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4948"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4949"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4950"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4951"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4952"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4953"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4954"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4955"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4956"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4957"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4958"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4959"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4960"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4961"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4962"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4963"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4964"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4965"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4966"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4967"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4968"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4969"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4970"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4971"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4972"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4973"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4974"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4975"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4976"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4977"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4978"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4979"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4980"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4981"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4982"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4983"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4984"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4985"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4986"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4987"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4988"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4989"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4990"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4991"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4992"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4993"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4994"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_4995"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4996"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4997"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4998"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_4999"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5000"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5001"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5002"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5003"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5004"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5005"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5006"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5007"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5008"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5009"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5010"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5011"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5012"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5013"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5014"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5015"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5016"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5017"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5018"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5019"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5020"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5021"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5022"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5023"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5024"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5025"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5026"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5027"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5028"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5029"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5030"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5031"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5032"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5033"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5034"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5035"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5036"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5037"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5038"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5039"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5040"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5041"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5042"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5043"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5044"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5045"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5046"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5047"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5048"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5049"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5050"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5051"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5052"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5053"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5054"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5055"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5056"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5058"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5059"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5060"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5061"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5062"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5063"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5064"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5065"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5066"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5067"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5068"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5069"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5070"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5071"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5072"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5073"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5074"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5075"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5076"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5077"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5078"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5079"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5080"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5081"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5082"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5083"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5084"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5085"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5086"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5087"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5088"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5089"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5090"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5091"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5092"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5093"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5094"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5095"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5096"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5097"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5098"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5099"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5154"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5157"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5158"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5159"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5160"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5161"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5162"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5163"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5164"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5165"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5167"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5170"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5172"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5173"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5174"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5175"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5177"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5178"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5179"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5180"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5182"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5184"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5186"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5187"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5188"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5190"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5193"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5196"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5197"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5198"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5200"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5203"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5204"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5205"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5215"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5219"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5253"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5256"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5257"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5258"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5259"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5261"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5262"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5263"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5264"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5265"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5266"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5268"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5270"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5271"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5272"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5273"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5274"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5275"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5277"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5278"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5279"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5281"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5282"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5283"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5284"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5285"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5286"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5287"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5288"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5289"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5290"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5291"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5293"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5294"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5295"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5296"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5297"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5298"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5299"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5300"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5302"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5303"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5304"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5305"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5306"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5307"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5308"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5309"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5310"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5311"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5312"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5313"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5314"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5315"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5316"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5317"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5318"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5319"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5320"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5321"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5322"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5323"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5324"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5325"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5326"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5327"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5328"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5329"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5331"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5333"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5334"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5335"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5336"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5338"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5339"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5341"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5342"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5343"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5344"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5346"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5347"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5348"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5349"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5350"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5351"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5352"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5355"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5356"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5357"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5358"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5362"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5363"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5364"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5366"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5367"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5368"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5370"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5372"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5374"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5375"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5376"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5377"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5378"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5380"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5381"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5382"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5383"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5384"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5385"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5386"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5387"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5388"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5389"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5390"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5391"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5392"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5393"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5394"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5395"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5397"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5398"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5399"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5400"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5401"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5402"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5403"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5404"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5405"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5406"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5407"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5408"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5409"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5410"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5411"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5412"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5413"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5414"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5416"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5417"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5418"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5419"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5420"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5421"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5422"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5423"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5424"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5425"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5426"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5427"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5428"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5429"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5430"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5431"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5433"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5434"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5435"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5436"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5437"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5438"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5439"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5440"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5441"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5442"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5443"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5444"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5445"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5446"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5447"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5448"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5449"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5450"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5451"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5452"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5453"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5454"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5455"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5456"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5457"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5458"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5459"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5460"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5461"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5462"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5463"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5464"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5465"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5466"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5467"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5468"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5469"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5470"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5471"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5472"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5473"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5474"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5475"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5476"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5477"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5478"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5479"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5480"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5481"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5482"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5483"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5484"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5485"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5486"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5487"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5488"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5489"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5490"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5491"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5492"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5493"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5494"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5495"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5496"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5497"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5499"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5500"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5501"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5502"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5503"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5504"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5505"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5506"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5507"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5508"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5509"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5510"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5511"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5512"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5513"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5514"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5515"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5516"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5517"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5518"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5519"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5520"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5521"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5522"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5523"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5524"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5525"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5526"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5527"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5528"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5529"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5530"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5531"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5532"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5533"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5534"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5535"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5536"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5537"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5538"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5539"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5540"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5541"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5542"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5543"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5544"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5545"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5546"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5547"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5548"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5549"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5550"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5551"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5552"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5553"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5554"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5555"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5556"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5557"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5558"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5559"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5560"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5561"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5562"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5563"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5564"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5565"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5566"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5567"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5568"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5569"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5570"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5571"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5572"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5573"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5574"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5575"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5576"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5577"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5578"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5579"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5580"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5581"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5582"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5583"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5584"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5585"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5586"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5587"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5588"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5589"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5591"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5592"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5593"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5594"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5595"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5596"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5597"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5598"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5599"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5600"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5601"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5602"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5603"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5604"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5605"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5606"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5607"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5608"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5609"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5610"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5611"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5612"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5613"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5614"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5615"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5616"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5617"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5618"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5619"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5620"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5621"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5622"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5623"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5624"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5625"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5626"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5627"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5628"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5629"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5630"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5631"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5632"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5633"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5634"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5635"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5636"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5637"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5638"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5639"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5640"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5641"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5642"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5643"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5644"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5645"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5646"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5647"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5648"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5649"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5650"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5651"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5652"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5653"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5654"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5655"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5656"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5657"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5658"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5659"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5660"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5661"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5662"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5663"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5664"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5665"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5666"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5667"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5668"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5669"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5670"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5671"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5672"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5673"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5674"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5675"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5676"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5677"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5678"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5679"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5680"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5681"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5682"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5683"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5684"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5685"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5686"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5687"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5688"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5689"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5690"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5691"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5692"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5693"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5694"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5695"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5696"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5697"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5698"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5699"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5700"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5701"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5702"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5703"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5704"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5705"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5706"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5707"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5708"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5709"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5710"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5711"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5713"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5714"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5715"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5716"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5717"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5718"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5719"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5720"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5721"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5722"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5723"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5724"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5725"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5726"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5727"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5728"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5729"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5730"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5731"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5732"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5733"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5734"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5735"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5736"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5737"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5738"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5739"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5740"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5741"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5742"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5743"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5744"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5745"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5746"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5747"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5748"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5749"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5750"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5751"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5752"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5753"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5754"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5755"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5756"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5757"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5758"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5759"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5760"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5761"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5762"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5763"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5764"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5765"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5766"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5767"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5768"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5769"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5770"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5771"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5772"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5773"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5774"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5775"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5776"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5777"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5778"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5779"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5780"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5781"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5782"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5783"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5784"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5785"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5786"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5787"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5788"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5789"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5790"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5791"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5792"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5793"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5794"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5795"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5796"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5797"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5798"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5799"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5800"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5801"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5802"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5803"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5804"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5805"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5806"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5807"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5808"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5809"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5810"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5811"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5812"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5813"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5814"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5815"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5816"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5817"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5818"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5819"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5820"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5821"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5822"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5823"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5824"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5825"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5826"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5827"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5828"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5829"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5830"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5831"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5832"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5833"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5834"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5835"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5836"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5837"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5838"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5839"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5840"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5841"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5842"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5843"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5844"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5845"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5846"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5847"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5848"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5849"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5850"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5851"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5852"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5853"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5854"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5855"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5856"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5857"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5858"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5859"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5860"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5861"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5862"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5863"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5864"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5865"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5866"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5867"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5868"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5869"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5871"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5872"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5873"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5874"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5875"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5876"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5877"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5878"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5879"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5880"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5881"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5882"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5883"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5884"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5885"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5886"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5887"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5888"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5889"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5890"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5891"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5892"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5893"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5894"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5895"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5896"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5897"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5898"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5899"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5900"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5901"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5902"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5903"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5904"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5905"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5906"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5907"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5908"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5909"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5910"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5911"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5912"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5913"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5914"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5915"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5916"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5917"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5918"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5919"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5920"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5921"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5922"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5923"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5924"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5925"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5926"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5927"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5928"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5929"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5930"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5931"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5932"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5933"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5934"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5935"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5936"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5937"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5938"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5939"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5940"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5941"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5942"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5943"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5944"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5945"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5946"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5947"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5948"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5949"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5950"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5951"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5952"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5953"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5954"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5955"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5956"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5957"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5958"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5959"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5960"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5961"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5962"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5963"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5964"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5965"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5966"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5967"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5968"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5969"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5970"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5971"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5972"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5973"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5974"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5975"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5976"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5977"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5978"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5979"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5980"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5981"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5982"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5983"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5984"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5985"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5986"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5987"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5988"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5989"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5990"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5991"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5992"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_5993"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5994"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5995"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5996"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5997"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5998"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_5999"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_6000"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_6001"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_6002"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_6003"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_6004"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_6005"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_6006"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_6007"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:20" URAM="0" VARIABLE="fpBuffer_6008"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_6009"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_6010"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_6011"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_6012"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_6013"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_6014"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:11" URAM="0" VARIABLE="fpBuffer_6015"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6016"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6017"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6018"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6019"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6020"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6021"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6022"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6023"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6024"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6025"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6026"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6027"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6028"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6029"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6030"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6031"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6032"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6033"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6034"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6035"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6036"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6037"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6038"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6039"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6040"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6041"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6042"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6043"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6044"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6045"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6046"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6047"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6048"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6049"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6050"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6051"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6052"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6053"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6054"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6055"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6056"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6058"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6059"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6060"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6061"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6062"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6063"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6064"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6065"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6066"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6067"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6068"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6069"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6070"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6071"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6072"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6073"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6074"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6075"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6076"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6077"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6078"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:44" URAM="0" VARIABLE="fpBuffer_6079"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U31" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6080"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U11" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6081"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U73" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6082"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U62" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6083"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6084"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U17" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6085"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U47" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6086"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6087"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U45" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6088"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U37" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6089"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U65" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6090"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U61" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6091"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6092"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U50" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6093"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U36" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6094"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6095"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6096"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U46" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6097"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U34" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6098"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U55" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6099"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U56" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U42" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U41" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U52" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U71" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U53" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U15" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U70" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U58" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U19" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U54" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U44" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U35" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U67" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U20" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U38" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U18" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U68" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U64" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U49" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U48" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U59" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U32" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U13" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U40" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U66" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U72" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U43" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U74" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U57" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U33" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U39" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U69" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U16" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U60" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U51" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:35" URAM="0" VARIABLE="fpBuffer_6142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U63" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:93" URAM="0" VARIABLE="dHTmp"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TrotterUnitFinal</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.342</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.330 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1007</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_7_full_dsp_1_U83" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:118" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U84" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:120" URAM="0" VARIABLE="add4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U85" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:112" URAM="0" VARIABLE="dHTmp"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="11" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_12_no_dsp_1_U86" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:131" URAM="0" VARIABLE="div"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP</Name>
            <Loops>
                <SHIFT_JCOUP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.400</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SHIFT_JCOUP>
                        <Name>SHIFT_JCOUP</Name>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>0.853 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SHIFT_JCOUP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SHIFT_JCOUP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_127_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:270" URAM="0" VARIABLE="add_ln270"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_281_3</Name>
            <Loops>
                <WRITE_TROTTERS_VITIS_LOOP_281_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.426 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.426 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.426 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_TROTTERS_VITIS_LOOP_281_3>
                        <Name>WRITE_TROTTERS_VITIS_LOOP_281_3</Name>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </WRITE_TROTTERS_VITIS_LOOP_281_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1063</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_197_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:280" URAM="0" VARIABLE="add_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_1_fu_257_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:280" URAM="0" VARIABLE="add_ln280_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TROTTERS_VITIS_LOOP_281_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_238_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:281" URAM="0" VARIABLE="add_ln281"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>QuantumMonteCarloU50</Name>
            <Loops>
                <LOOP_STAGE>
                    <LOOP_STEP/>
                </LOOP_STAGE>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.614</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1408156</Best-caseLatency>
                    <Average-caseLatency>3543735</Average-caseLatency>
                    <Worst-caseLatency>5667017</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.693 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.811 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.888 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1408157 ~ 5667018</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_STAGE>
                        <Name>LOOP_STAGE</Name>
                        <TripCount>4099</TripCount>
                        <Latency>1405957 ~ 5664818</Latency>
                        <AbsoluteTimeLatency>4.686 ms ~ 18.881 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>343</min>
                                <max>1382</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>343 ~ 1382</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <LOOP_STEP>
                            <Name>LOOP_STEP</Name>
                            <TripCount>2</TripCount>
                            <Latency>6 ~ 716</Latency>
                            <AbsoluteTimeLatency>19.998 ns ~ 2.386 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>3</min>
                                    <max>358</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>3 ~ 358</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </LOOP_STEP>
                    </LOOP_STAGE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>156</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>543</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>514226</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>29</UTIL_FF>
                    <LUT>297386</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trottersLocal_V_0_U" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:183" URAM="0" VARIABLE="trottersLocal_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trottersLocal_V_1_U" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:183" URAM="0" VARIABLE="trottersLocal_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trottersLocal_V_2_U" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:183" URAM="0" VARIABLE="trottersLocal_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="trottersLocal_V_3_U" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:183" URAM="0" VARIABLE="trottersLocal_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_0_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_1_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_2_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="JcoupLocal_3_U" SOURCE="" URAM="0" VARIABLE="JcoupLocal_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U115" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:210" URAM="0" VARIABLE="dHTunnel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_745_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_1239_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_767_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_4_fu_1117_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_782_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_1_fu_1143_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_1_fu_817_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="Ofst_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_1_fu_1375_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="spinOfst_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_1_fu_848_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_5_fu_1176_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_2_fu_877_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_3_fu_1202_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_2_fu_912_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="Ofst_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_2_fu_1406_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="spinOfst_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_2_fu_943_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_6_fu_1276_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_4_fu_972_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_5_fu_1302_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="Ofst_3_fu_987_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="Ofst_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="spinOfst_3_fu_1437_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:223" URAM="0" VARIABLE="spinOfst_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_3_fu_1018_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_7_fu_1340_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:234" URAM="0" VARIABLE="add_ln234_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_6_fu_1051_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_7_fu_1345_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:235" URAM="0" VARIABLE="add_ln235_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="step_1_fu_1553_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:250" URAM="0" VARIABLE="step_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_STAGE" OPTYPE="add" PRAGMA="" RTLNAME="packOfst_5_fu_1559_p2" SOURCE="/home/edci/workspace/SQA_kernels/src/qmc.cpp:250" URAM="0" VARIABLE="packOfst_5"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export disable_deadlock_detection="1" ipname="QuantumMonteCarloU50"/>
        <config_interface m_axi_auto_max_ports="1" m_axi_conservative_mode="1" m_axi_max_bitwidth="512" m_axi_min_bitwidth="512"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="trotters" index="0" direction="inout" srcType="ap_uint&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="trotters_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Jcoup" index="1" direction="in" srcType=" const *" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Jcoup_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Jcoup_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="h" index="2" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="h_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Jperp" index="3" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Jperp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Beta" index="4" direction="in" srcType="float const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="Beta" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="logRand" index="5" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="logRand_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="logRand_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="trotters_1" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 31 to 0 of trotters"/>
                    </fields>
                </register>
                <register offset="0x14" name="trotters_2" access="W" description="Data signal of trotters" range="32">
                    <fields>
                        <field offset="0" width="32" name="trotters" access="W" description="Bit 63 to 32 of trotters"/>
                    </fields>
                </register>
                <register offset="0x1c" name="Jcoup_1" access="W" description="Data signal of Jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jcoup" access="W" description="Bit 31 to 0 of Jcoup"/>
                    </fields>
                </register>
                <register offset="0x20" name="Jcoup_2" access="W" description="Data signal of Jcoup" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jcoup" access="W" description="Bit 63 to 32 of Jcoup"/>
                    </fields>
                </register>
                <register offset="0x28" name="h_1" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 31 to 0 of h"/>
                    </fields>
                </register>
                <register offset="0x2c" name="h_2" access="W" description="Data signal of h" range="32">
                    <fields>
                        <field offset="0" width="32" name="h" access="W" description="Bit 63 to 32 of h"/>
                    </fields>
                </register>
                <register offset="0x34" name="Jperp" access="W" description="Data signal of Jperp" range="32">
                    <fields>
                        <field offset="0" width="32" name="Jperp" access="W" description="Bit 31 to 0 of Jperp"/>
                    </fields>
                </register>
                <register offset="0x3c" name="Beta" access="W" description="Data signal of Beta" range="32">
                    <fields>
                        <field offset="0" width="32" name="Beta" access="W" description="Bit 31 to 0 of Beta"/>
                    </fields>
                </register>
                <register offset="0x44" name="logRand_1" access="W" description="Data signal of logRand" range="32">
                    <fields>
                        <field offset="0" width="32" name="logRand" access="W" description="Bit 31 to 0 of logRand"/>
                    </fields>
                </register>
                <register offset="0x48" name="logRand_2" access="W" description="Data signal of logRand" range="32">
                    <fields>
                        <field offset="0" width="32" name="logRand" access="W" description="Bit 63 to 32 of logRand"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="trotters"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="Jcoup"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="h"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="Jperp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="Beta"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="logRand"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="trotters"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="512" argName="trotters"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="Jcoup"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="Jcoup"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="h"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="logRand"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="logRand"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">16 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem2">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                    <column name="m_axi_gmem3">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="trotters">inout, ap_uint&lt;16&gt;*</column>
                    <column name="Jcoup">in,  const *</column>
                    <column name="h">in, float const *</column>
                    <column name="Jperp">in, float const </column>
                    <column name="Beta">in, float const </column>
                    <column name="logRand">in, float const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="trotters">m_axi_gmem0, interface, , </column>
                    <column name="trotters">s_axi_control trotters_1, register, offset, offset=0x10 range=32</column>
                    <column name="trotters">s_axi_control trotters_2, register, offset, offset=0x14 range=32</column>
                    <column name="Jcoup">m_axi_gmem1, interface, , </column>
                    <column name="Jcoup">s_axi_control Jcoup_1, register, offset, offset=0x1c range=32</column>
                    <column name="Jcoup">s_axi_control Jcoup_2, register, offset, offset=0x20 range=32</column>
                    <column name="h">m_axi_gmem2, interface, , </column>
                    <column name="h">s_axi_control h_1, register, offset, offset=0x28 range=32</column>
                    <column name="h">s_axi_control h_2, register, offset, offset=0x2c range=32</column>
                    <column name="Jperp">s_axi_control Jperp, register, , offset=0x34 range=32</column>
                    <column name="Beta">s_axi_control Beta, register, , offset=0x3c range=32</column>
                    <column name="logRand">m_axi_gmem3, interface, , </column>
                    <column name="logRand">s_axi_control logRand_1, register, offset, offset=0x44 range=32</column>
                    <column name="logRand">s_axi_control logRand_2, register, offset, offset=0x48 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_gmem0">, Multiple burst reads of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., /home/edci/workspace/SQA_kernels/src/qmc.cpp:194:3</column>
                    <column name="m_axi_gmem1">READ_NEW_JCOUP, Multiple burst reads of length 256 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., /home/edci/workspace/SQA_kernels/src/qmc.cpp:241:7</column>
                    <column name="m_axi_gmem0">, Multiple burst writes of length 32 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., /home/edci/workspace/SQA_kernels/src/qmc.cpp:280:3</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="4">HW Interface, Variable, Problem, Location</keys>
                    <column name="m_axi_gmem1">Jcoup, Could not widen since the size of type 'i512' is greater than or equal to the max_widen_bitwidth threshold of '64'., /home/edci/workspace/SQA_kernels/src/qmc.cpp:241:7</column>
                    <column name="m_axi_gmem1">Jcoup, Could not widen since the size of type 'i512' is greater than or equal to the max_widen_bitwidth threshold of '64'., /home/edci/workspace/SQA_kernels/src/qmc.cpp:241:7</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

