library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Three_Variable_KMap is
    Port (
        A, B, C : in STD_LOGIC;
        F : out STD_LOGIC
    );
end Three_Variable_KMap;

architecture Behavioral of Three_Variable_KMap is
begin
    F <= (A AND B) OR C; -- Minimized logic from K-map
end Behavioral;
