
STM32F030F4_RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002af0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08002bb0  08002bb0  00012bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bf4  08002bf4  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08002bf4  08002bf4  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bf4  08002bf4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bf4  08002bf4  00012bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002bf8  08002bf8  00012bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08002bfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  08002c64  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08002c64  000202c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009487  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017f5  00000000  00000000  0002955a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000870  00000000  00000000  0002ad50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000067c  00000000  00000000  0002b5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000107fc  00000000  00000000  0002bc3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b21c  00000000  00000000  0003c438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005f4c0  00000000  00000000  00047654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002330  00000000  00000000  000a6b14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000a8e44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002b98 	.word	0x08002b98

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08002b98 	.word	0x08002b98

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fada 	bl	80007dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f812 	bl	8000250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8d6 	bl	80003dc <MX_GPIO_Init>
  MX_SPI1_Init();
 8000230:	f000 f866 	bl	8000300 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000234:	f000 f8a2 	bl	800037c <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	printf("testing...\n");
 8000238:	4b04      	ldr	r3, [pc, #16]	; (800024c <main+0x2c>)
 800023a:	0018      	movs	r0, r3
 800023c:	f002 f8dc 	bl	80023f8 <puts>
	HAL_Delay(2000);
 8000240:	23fa      	movs	r3, #250	; 0xfa
 8000242:	00db      	lsls	r3, r3, #3
 8000244:	0018      	movs	r0, r3
 8000246:	f000 fb2d 	bl	80008a4 <HAL_Delay>
	printf("testing...\n");
 800024a:	e7f5      	b.n	8000238 <main+0x18>
 800024c:	08002bb0 	.word	0x08002bb0

08000250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b095      	sub	sp, #84	; 0x54
 8000254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000256:	2420      	movs	r4, #32
 8000258:	193b      	adds	r3, r7, r4
 800025a:	0018      	movs	r0, r3
 800025c:	2330      	movs	r3, #48	; 0x30
 800025e:	001a      	movs	r2, r3
 8000260:	2100      	movs	r1, #0
 8000262:	f002 f9c5 	bl	80025f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000266:	2310      	movs	r3, #16
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	0018      	movs	r0, r3
 800026c:	2310      	movs	r3, #16
 800026e:	001a      	movs	r2, r3
 8000270:	2100      	movs	r1, #0
 8000272:	f002 f9bd 	bl	80025f0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000276:	003b      	movs	r3, r7
 8000278:	0018      	movs	r0, r3
 800027a:	2310      	movs	r3, #16
 800027c:	001a      	movs	r2, r3
 800027e:	2100      	movs	r1, #0
 8000280:	f002 f9b6 	bl	80025f0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000284:	0021      	movs	r1, r4
 8000286:	187b      	adds	r3, r7, r1
 8000288:	2202      	movs	r2, #2
 800028a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028c:	187b      	adds	r3, r7, r1
 800028e:	2201      	movs	r2, #1
 8000290:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000292:	187b      	adds	r3, r7, r1
 8000294:	2210      	movs	r2, #16
 8000296:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000298:	187b      	adds	r3, r7, r1
 800029a:	2200      	movs	r2, #0
 800029c:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029e:	187b      	adds	r3, r7, r1
 80002a0:	0018      	movs	r0, r3
 80002a2:	f000 fd65 	bl	8000d70 <HAL_RCC_OscConfig>
 80002a6:	1e03      	subs	r3, r0, #0
 80002a8:	d001      	beq.n	80002ae <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80002aa:	f000 f8f3 	bl	8000494 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ae:	2110      	movs	r1, #16
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2207      	movs	r2, #7
 80002b4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2200      	movs	r2, #0
 80002ba:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2280      	movs	r2, #128	; 0x80
 80002c0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	2200      	movs	r2, #0
 80002c6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002c8:	187b      	adds	r3, r7, r1
 80002ca:	2100      	movs	r1, #0
 80002cc:	0018      	movs	r0, r3
 80002ce:	f001 f869 	bl	80013a4 <HAL_RCC_ClockConfig>
 80002d2:	1e03      	subs	r3, r0, #0
 80002d4:	d001      	beq.n	80002da <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80002d6:	f000 f8dd 	bl	8000494 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80002da:	003b      	movs	r3, r7
 80002dc:	2201      	movs	r2, #1
 80002de:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80002e0:	003b      	movs	r3, r7
 80002e2:	2200      	movs	r2, #0
 80002e4:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002e6:	003b      	movs	r3, r7
 80002e8:	0018      	movs	r0, r3
 80002ea:	f001 f99f 	bl	800162c <HAL_RCCEx_PeriphCLKConfig>
 80002ee:	1e03      	subs	r3, r0, #0
 80002f0:	d001      	beq.n	80002f6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80002f2:	f000 f8cf 	bl	8000494 <Error_Handler>
  }
}
 80002f6:	46c0      	nop			; (mov r8, r8)
 80002f8:	46bd      	mov	sp, r7
 80002fa:	b015      	add	sp, #84	; 0x54
 80002fc:	bd90      	pop	{r4, r7, pc}
	...

08000300 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000304:	4b1b      	ldr	r3, [pc, #108]	; (8000374 <MX_SPI1_Init+0x74>)
 8000306:	4a1c      	ldr	r2, [pc, #112]	; (8000378 <MX_SPI1_Init+0x78>)
 8000308:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800030a:	4b1a      	ldr	r3, [pc, #104]	; (8000374 <MX_SPI1_Init+0x74>)
 800030c:	2282      	movs	r2, #130	; 0x82
 800030e:	0052      	lsls	r2, r2, #1
 8000310:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000312:	4b18      	ldr	r3, [pc, #96]	; (8000374 <MX_SPI1_Init+0x74>)
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000318:	4b16      	ldr	r3, [pc, #88]	; (8000374 <MX_SPI1_Init+0x74>)
 800031a:	22c0      	movs	r2, #192	; 0xc0
 800031c:	0092      	lsls	r2, r2, #2
 800031e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000320:	4b14      	ldr	r3, [pc, #80]	; (8000374 <MX_SPI1_Init+0x74>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000326:	4b13      	ldr	r3, [pc, #76]	; (8000374 <MX_SPI1_Init+0x74>)
 8000328:	2200      	movs	r2, #0
 800032a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800032c:	4b11      	ldr	r3, [pc, #68]	; (8000374 <MX_SPI1_Init+0x74>)
 800032e:	2280      	movs	r2, #128	; 0x80
 8000330:	0092      	lsls	r2, r2, #2
 8000332:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000334:	4b0f      	ldr	r3, [pc, #60]	; (8000374 <MX_SPI1_Init+0x74>)
 8000336:	2200      	movs	r2, #0
 8000338:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800033a:	4b0e      	ldr	r3, [pc, #56]	; (8000374 <MX_SPI1_Init+0x74>)
 800033c:	2200      	movs	r2, #0
 800033e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000340:	4b0c      	ldr	r3, [pc, #48]	; (8000374 <MX_SPI1_Init+0x74>)
 8000342:	2200      	movs	r2, #0
 8000344:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000346:	4b0b      	ldr	r3, [pc, #44]	; (8000374 <MX_SPI1_Init+0x74>)
 8000348:	2200      	movs	r2, #0
 800034a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800034c:	4b09      	ldr	r3, [pc, #36]	; (8000374 <MX_SPI1_Init+0x74>)
 800034e:	2207      	movs	r2, #7
 8000350:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000352:	4b08      	ldr	r3, [pc, #32]	; (8000374 <MX_SPI1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000358:	4b06      	ldr	r3, [pc, #24]	; (8000374 <MX_SPI1_Init+0x74>)
 800035a:	2208      	movs	r2, #8
 800035c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800035e:	4b05      	ldr	r3, [pc, #20]	; (8000374 <MX_SPI1_Init+0x74>)
 8000360:	0018      	movs	r0, r3
 8000362:	f001 fa31 	bl	80017c8 <HAL_SPI_Init>
 8000366:	1e03      	subs	r3, r0, #0
 8000368:	d001      	beq.n	800036e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800036a:	f000 f893 	bl	8000494 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800036e:	46c0      	nop			; (mov r8, r8)
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	20000084 	.word	0x20000084
 8000378:	40013000 	.word	0x40013000

0800037c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000380:	4b14      	ldr	r3, [pc, #80]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 8000382:	4a15      	ldr	r2, [pc, #84]	; (80003d8 <MX_USART1_UART_Init+0x5c>)
 8000384:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000386:	4b13      	ldr	r3, [pc, #76]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 8000388:	22e1      	movs	r2, #225	; 0xe1
 800038a:	0252      	lsls	r2, r2, #9
 800038c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800038e:	4b11      	ldr	r3, [pc, #68]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000394:	4b0f      	ldr	r3, [pc, #60]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 8000396:	2200      	movs	r2, #0
 8000398:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800039a:	4b0e      	ldr	r3, [pc, #56]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 800039c:	2200      	movs	r2, #0
 800039e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003a0:	4b0c      	ldr	r3, [pc, #48]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003a2:	220c      	movs	r2, #12
 80003a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003a6:	4b0b      	ldr	r3, [pc, #44]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003ac:	4b09      	ldr	r3, [pc, #36]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003b2:	4b08      	ldr	r3, [pc, #32]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003b8:	4b06      	ldr	r3, [pc, #24]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003be:	4b05      	ldr	r3, [pc, #20]	; (80003d4 <MX_USART1_UART_Init+0x58>)
 80003c0:	0018      	movs	r0, r3
 80003c2:	f001 fab9 	bl	8001938 <HAL_UART_Init>
 80003c6:	1e03      	subs	r3, r0, #0
 80003c8:	d001      	beq.n	80003ce <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80003ca:	f000 f863 	bl	8000494 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	200000e8 	.word	0x200000e8
 80003d8:	40013800 	.word	0x40013800

080003dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003dc:	b590      	push	{r4, r7, lr}
 80003de:	b089      	sub	sp, #36	; 0x24
 80003e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e2:	240c      	movs	r4, #12
 80003e4:	193b      	adds	r3, r7, r4
 80003e6:	0018      	movs	r0, r3
 80003e8:	2314      	movs	r3, #20
 80003ea:	001a      	movs	r2, r3
 80003ec:	2100      	movs	r1, #0
 80003ee:	f002 f8ff 	bl	80025f0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003f2:	4b1e      	ldr	r3, [pc, #120]	; (800046c <MX_GPIO_Init+0x90>)
 80003f4:	695a      	ldr	r2, [r3, #20]
 80003f6:	4b1d      	ldr	r3, [pc, #116]	; (800046c <MX_GPIO_Init+0x90>)
 80003f8:	2180      	movs	r1, #128	; 0x80
 80003fa:	03c9      	lsls	r1, r1, #15
 80003fc:	430a      	orrs	r2, r1
 80003fe:	615a      	str	r2, [r3, #20]
 8000400:	4b1a      	ldr	r3, [pc, #104]	; (800046c <MX_GPIO_Init+0x90>)
 8000402:	695a      	ldr	r2, [r3, #20]
 8000404:	2380      	movs	r3, #128	; 0x80
 8000406:	03db      	lsls	r3, r3, #15
 8000408:	4013      	ands	r3, r2
 800040a:	60bb      	str	r3, [r7, #8]
 800040c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040e:	4b17      	ldr	r3, [pc, #92]	; (800046c <MX_GPIO_Init+0x90>)
 8000410:	695a      	ldr	r2, [r3, #20]
 8000412:	4b16      	ldr	r3, [pc, #88]	; (800046c <MX_GPIO_Init+0x90>)
 8000414:	2180      	movs	r1, #128	; 0x80
 8000416:	0289      	lsls	r1, r1, #10
 8000418:	430a      	orrs	r2, r1
 800041a:	615a      	str	r2, [r3, #20]
 800041c:	4b13      	ldr	r3, [pc, #76]	; (800046c <MX_GPIO_Init+0x90>)
 800041e:	695a      	ldr	r2, [r3, #20]
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	029b      	lsls	r3, r3, #10
 8000424:	4013      	ands	r3, r2
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800042a:	2380      	movs	r3, #128	; 0x80
 800042c:	0099      	lsls	r1, r3, #2
 800042e:	2390      	movs	r3, #144	; 0x90
 8000430:	05db      	lsls	r3, r3, #23
 8000432:	2200      	movs	r2, #0
 8000434:	0018      	movs	r0, r3
 8000436:	f000 fc7d 	bl	8000d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800043a:	193b      	adds	r3, r7, r4
 800043c:	2280      	movs	r2, #128	; 0x80
 800043e:	0092      	lsls	r2, r2, #2
 8000440:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000442:	193b      	adds	r3, r7, r4
 8000444:	2201      	movs	r2, #1
 8000446:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000448:	193b      	adds	r3, r7, r4
 800044a:	2200      	movs	r2, #0
 800044c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044e:	193b      	adds	r3, r7, r4
 8000450:	2200      	movs	r2, #0
 8000452:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000454:	193a      	adds	r2, r7, r4
 8000456:	2390      	movs	r3, #144	; 0x90
 8000458:	05db      	lsls	r3, r3, #23
 800045a:	0011      	movs	r1, r2
 800045c:	0018      	movs	r0, r3
 800045e:	f000 faf9 	bl	8000a54 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	46bd      	mov	sp, r7
 8000466:	b009      	add	sp, #36	; 0x24
 8000468:	bd90      	pop	{r4, r7, pc}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	40021000 	.word	0x40021000

08000470 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000478:	2301      	movs	r3, #1
 800047a:	425b      	negs	r3, r3
 800047c:	1d39      	adds	r1, r7, #4
 800047e:	4804      	ldr	r0, [pc, #16]	; (8000490 <__io_putchar+0x20>)
 8000480:	2201      	movs	r2, #1
 8000482:	f001 faad 	bl	80019e0 <HAL_UART_Transmit>
  return ch;
 8000486:	687b      	ldr	r3, [r7, #4]
}
 8000488:	0018      	movs	r0, r3
 800048a:	46bd      	mov	sp, r7
 800048c:	b002      	add	sp, #8
 800048e:	bd80      	pop	{r7, pc}
 8000490:	200000e8 	.word	0x200000e8

08000494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000498:	b672      	cpsid	i
}
 800049a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800049c:	e7fe      	b.n	800049c <Error_Handler+0x8>
	...

080004a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004a6:	4b0f      	ldr	r3, [pc, #60]	; (80004e4 <HAL_MspInit+0x44>)
 80004a8:	699a      	ldr	r2, [r3, #24]
 80004aa:	4b0e      	ldr	r3, [pc, #56]	; (80004e4 <HAL_MspInit+0x44>)
 80004ac:	2101      	movs	r1, #1
 80004ae:	430a      	orrs	r2, r1
 80004b0:	619a      	str	r2, [r3, #24]
 80004b2:	4b0c      	ldr	r3, [pc, #48]	; (80004e4 <HAL_MspInit+0x44>)
 80004b4:	699b      	ldr	r3, [r3, #24]
 80004b6:	2201      	movs	r2, #1
 80004b8:	4013      	ands	r3, r2
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004be:	4b09      	ldr	r3, [pc, #36]	; (80004e4 <HAL_MspInit+0x44>)
 80004c0:	69da      	ldr	r2, [r3, #28]
 80004c2:	4b08      	ldr	r3, [pc, #32]	; (80004e4 <HAL_MspInit+0x44>)
 80004c4:	2180      	movs	r1, #128	; 0x80
 80004c6:	0549      	lsls	r1, r1, #21
 80004c8:	430a      	orrs	r2, r1
 80004ca:	61da      	str	r2, [r3, #28]
 80004cc:	4b05      	ldr	r3, [pc, #20]	; (80004e4 <HAL_MspInit+0x44>)
 80004ce:	69da      	ldr	r2, [r3, #28]
 80004d0:	2380      	movs	r3, #128	; 0x80
 80004d2:	055b      	lsls	r3, r3, #21
 80004d4:	4013      	ands	r3, r2
 80004d6:	603b      	str	r3, [r7, #0]
 80004d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	46bd      	mov	sp, r7
 80004de:	b002      	add	sp, #8
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	46c0      	nop			; (mov r8, r8)
 80004e4:	40021000 	.word	0x40021000

080004e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80004e8:	b590      	push	{r4, r7, lr}
 80004ea:	b08b      	sub	sp, #44	; 0x2c
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f0:	2414      	movs	r4, #20
 80004f2:	193b      	adds	r3, r7, r4
 80004f4:	0018      	movs	r0, r3
 80004f6:	2314      	movs	r3, #20
 80004f8:	001a      	movs	r2, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	f002 f878 	bl	80025f0 <memset>
  if(hspi->Instance==SPI1)
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a1c      	ldr	r2, [pc, #112]	; (8000578 <HAL_SPI_MspInit+0x90>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d132      	bne.n	8000570 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800050a:	4b1c      	ldr	r3, [pc, #112]	; (800057c <HAL_SPI_MspInit+0x94>)
 800050c:	699a      	ldr	r2, [r3, #24]
 800050e:	4b1b      	ldr	r3, [pc, #108]	; (800057c <HAL_SPI_MspInit+0x94>)
 8000510:	2180      	movs	r1, #128	; 0x80
 8000512:	0149      	lsls	r1, r1, #5
 8000514:	430a      	orrs	r2, r1
 8000516:	619a      	str	r2, [r3, #24]
 8000518:	4b18      	ldr	r3, [pc, #96]	; (800057c <HAL_SPI_MspInit+0x94>)
 800051a:	699a      	ldr	r2, [r3, #24]
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	015b      	lsls	r3, r3, #5
 8000520:	4013      	ands	r3, r2
 8000522:	613b      	str	r3, [r7, #16]
 8000524:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000526:	4b15      	ldr	r3, [pc, #84]	; (800057c <HAL_SPI_MspInit+0x94>)
 8000528:	695a      	ldr	r2, [r3, #20]
 800052a:	4b14      	ldr	r3, [pc, #80]	; (800057c <HAL_SPI_MspInit+0x94>)
 800052c:	2180      	movs	r1, #128	; 0x80
 800052e:	0289      	lsls	r1, r1, #10
 8000530:	430a      	orrs	r2, r1
 8000532:	615a      	str	r2, [r3, #20]
 8000534:	4b11      	ldr	r3, [pc, #68]	; (800057c <HAL_SPI_MspInit+0x94>)
 8000536:	695a      	ldr	r2, [r3, #20]
 8000538:	2380      	movs	r3, #128	; 0x80
 800053a:	029b      	lsls	r3, r3, #10
 800053c:	4013      	ands	r3, r2
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000542:	0021      	movs	r1, r4
 8000544:	187b      	adds	r3, r7, r1
 8000546:	22e0      	movs	r2, #224	; 0xe0
 8000548:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2202      	movs	r2, #2
 800054e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2203      	movs	r2, #3
 800055a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2200      	movs	r2, #0
 8000560:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000562:	187a      	adds	r2, r7, r1
 8000564:	2390      	movs	r3, #144	; 0x90
 8000566:	05db      	lsls	r3, r3, #23
 8000568:	0011      	movs	r1, r2
 800056a:	0018      	movs	r0, r3
 800056c:	f000 fa72 	bl	8000a54 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000570:	46c0      	nop			; (mov r8, r8)
 8000572:	46bd      	mov	sp, r7
 8000574:	b00b      	add	sp, #44	; 0x2c
 8000576:	bd90      	pop	{r4, r7, pc}
 8000578:	40013000 	.word	0x40013000
 800057c:	40021000 	.word	0x40021000

08000580 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000580:	b590      	push	{r4, r7, lr}
 8000582:	b08b      	sub	sp, #44	; 0x2c
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000588:	2414      	movs	r4, #20
 800058a:	193b      	adds	r3, r7, r4
 800058c:	0018      	movs	r0, r3
 800058e:	2314      	movs	r3, #20
 8000590:	001a      	movs	r2, r3
 8000592:	2100      	movs	r1, #0
 8000594:	f002 f82c 	bl	80025f0 <memset>
  if(huart->Instance==USART1)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a1c      	ldr	r2, [pc, #112]	; (8000610 <HAL_UART_MspInit+0x90>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d132      	bne.n	8000608 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005a2:	4b1c      	ldr	r3, [pc, #112]	; (8000614 <HAL_UART_MspInit+0x94>)
 80005a4:	699a      	ldr	r2, [r3, #24]
 80005a6:	4b1b      	ldr	r3, [pc, #108]	; (8000614 <HAL_UART_MspInit+0x94>)
 80005a8:	2180      	movs	r1, #128	; 0x80
 80005aa:	01c9      	lsls	r1, r1, #7
 80005ac:	430a      	orrs	r2, r1
 80005ae:	619a      	str	r2, [r3, #24]
 80005b0:	4b18      	ldr	r3, [pc, #96]	; (8000614 <HAL_UART_MspInit+0x94>)
 80005b2:	699a      	ldr	r2, [r3, #24]
 80005b4:	2380      	movs	r3, #128	; 0x80
 80005b6:	01db      	lsls	r3, r3, #7
 80005b8:	4013      	ands	r3, r2
 80005ba:	613b      	str	r3, [r7, #16]
 80005bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	4b15      	ldr	r3, [pc, #84]	; (8000614 <HAL_UART_MspInit+0x94>)
 80005c0:	695a      	ldr	r2, [r3, #20]
 80005c2:	4b14      	ldr	r3, [pc, #80]	; (8000614 <HAL_UART_MspInit+0x94>)
 80005c4:	2180      	movs	r1, #128	; 0x80
 80005c6:	0289      	lsls	r1, r1, #10
 80005c8:	430a      	orrs	r2, r1
 80005ca:	615a      	str	r2, [r3, #20]
 80005cc:	4b11      	ldr	r3, [pc, #68]	; (8000614 <HAL_UART_MspInit+0x94>)
 80005ce:	695a      	ldr	r2, [r3, #20]
 80005d0:	2380      	movs	r3, #128	; 0x80
 80005d2:	029b      	lsls	r3, r3, #10
 80005d4:	4013      	ands	r3, r2
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80005da:	0021      	movs	r1, r4
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	220c      	movs	r2, #12
 80005e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	2202      	movs	r2, #2
 80005e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	2200      	movs	r2, #0
 80005ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	2203      	movs	r2, #3
 80005f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	2201      	movs	r2, #1
 80005f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fa:	187a      	adds	r2, r7, r1
 80005fc:	2390      	movs	r3, #144	; 0x90
 80005fe:	05db      	lsls	r3, r3, #23
 8000600:	0011      	movs	r1, r2
 8000602:	0018      	movs	r0, r3
 8000604:	f000 fa26 	bl	8000a54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000608:	46c0      	nop			; (mov r8, r8)
 800060a:	46bd      	mov	sp, r7
 800060c:	b00b      	add	sp, #44	; 0x2c
 800060e:	bd90      	pop	{r4, r7, pc}
 8000610:	40013800 	.word	0x40013800
 8000614:	40021000 	.word	0x40021000

08000618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800061c:	e7fe      	b.n	800061c <NMI_Handler+0x4>

0800061e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000622:	e7fe      	b.n	8000622 <HardFault_Handler+0x4>

08000624 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000628:	46c0      	nop			; (mov r8, r8)
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}

0800062e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}

08000638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800063c:	f000 f916 	bl	800086c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000640:	46c0      	nop			; (mov r8, r8)
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}

08000646 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000646:	b580      	push	{r7, lr}
 8000648:	b086      	sub	sp, #24
 800064a:	af00      	add	r7, sp, #0
 800064c:	60f8      	str	r0, [r7, #12]
 800064e:	60b9      	str	r1, [r7, #8]
 8000650:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000652:	2300      	movs	r3, #0
 8000654:	617b      	str	r3, [r7, #20]
 8000656:	e00a      	b.n	800066e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000658:	e000      	b.n	800065c <_read+0x16>
 800065a:	bf00      	nop
 800065c:	0001      	movs	r1, r0
 800065e:	68bb      	ldr	r3, [r7, #8]
 8000660:	1c5a      	adds	r2, r3, #1
 8000662:	60ba      	str	r2, [r7, #8]
 8000664:	b2ca      	uxtb	r2, r1
 8000666:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	3301      	adds	r3, #1
 800066c:	617b      	str	r3, [r7, #20]
 800066e:	697a      	ldr	r2, [r7, #20]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	429a      	cmp	r2, r3
 8000674:	dbf0      	blt.n	8000658 <_read+0x12>
  }

  return len;
 8000676:	687b      	ldr	r3, [r7, #4]
}
 8000678:	0018      	movs	r0, r3
 800067a:	46bd      	mov	sp, r7
 800067c:	b006      	add	sp, #24
 800067e:	bd80      	pop	{r7, pc}

08000680 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b086      	sub	sp, #24
 8000684:	af00      	add	r7, sp, #0
 8000686:	60f8      	str	r0, [r7, #12]
 8000688:	60b9      	str	r1, [r7, #8]
 800068a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]
 8000690:	e009      	b.n	80006a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	1c5a      	adds	r2, r3, #1
 8000696:	60ba      	str	r2, [r7, #8]
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	0018      	movs	r0, r3
 800069c:	f7ff fee8 	bl	8000470 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	3301      	adds	r3, #1
 80006a4:	617b      	str	r3, [r7, #20]
 80006a6:	697a      	ldr	r2, [r7, #20]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	dbf1      	blt.n	8000692 <_write+0x12>
  }
  return len;
 80006ae:	687b      	ldr	r3, [r7, #4]
}
 80006b0:	0018      	movs	r0, r3
 80006b2:	46bd      	mov	sp, r7
 80006b4:	b006      	add	sp, #24
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <_close>:

int _close(int file)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006c0:	2301      	movs	r3, #1
 80006c2:	425b      	negs	r3, r3
}
 80006c4:	0018      	movs	r0, r3
 80006c6:	46bd      	mov	sp, r7
 80006c8:	b002      	add	sp, #8
 80006ca:	bd80      	pop	{r7, pc}

080006cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	2280      	movs	r2, #128	; 0x80
 80006da:	0192      	lsls	r2, r2, #6
 80006dc:	605a      	str	r2, [r3, #4]
  return 0;
 80006de:	2300      	movs	r3, #0
}
 80006e0:	0018      	movs	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	b002      	add	sp, #8
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <_isatty>:

int _isatty(int file)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80006f0:	2301      	movs	r3, #1
}
 80006f2:	0018      	movs	r0, r3
 80006f4:	46bd      	mov	sp, r7
 80006f6:	b002      	add	sp, #8
 80006f8:	bd80      	pop	{r7, pc}

080006fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b084      	sub	sp, #16
 80006fe:	af00      	add	r7, sp, #0
 8000700:	60f8      	str	r0, [r7, #12]
 8000702:	60b9      	str	r1, [r7, #8]
 8000704:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000706:	2300      	movs	r3, #0
}
 8000708:	0018      	movs	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	b004      	add	sp, #16
 800070e:	bd80      	pop	{r7, pc}

08000710 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b086      	sub	sp, #24
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000718:	4a14      	ldr	r2, [pc, #80]	; (800076c <_sbrk+0x5c>)
 800071a:	4b15      	ldr	r3, [pc, #84]	; (8000770 <_sbrk+0x60>)
 800071c:	1ad3      	subs	r3, r2, r3
 800071e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000724:	4b13      	ldr	r3, [pc, #76]	; (8000774 <_sbrk+0x64>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d102      	bne.n	8000732 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800072c:	4b11      	ldr	r3, [pc, #68]	; (8000774 <_sbrk+0x64>)
 800072e:	4a12      	ldr	r2, [pc, #72]	; (8000778 <_sbrk+0x68>)
 8000730:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000732:	4b10      	ldr	r3, [pc, #64]	; (8000774 <_sbrk+0x64>)
 8000734:	681a      	ldr	r2, [r3, #0]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	18d3      	adds	r3, r2, r3
 800073a:	693a      	ldr	r2, [r7, #16]
 800073c:	429a      	cmp	r2, r3
 800073e:	d207      	bcs.n	8000750 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000740:	f001 ffac 	bl	800269c <__errno>
 8000744:	0003      	movs	r3, r0
 8000746:	220c      	movs	r2, #12
 8000748:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800074a:	2301      	movs	r3, #1
 800074c:	425b      	negs	r3, r3
 800074e:	e009      	b.n	8000764 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000750:	4b08      	ldr	r3, [pc, #32]	; (8000774 <_sbrk+0x64>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000756:	4b07      	ldr	r3, [pc, #28]	; (8000774 <_sbrk+0x64>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	18d2      	adds	r2, r2, r3
 800075e:	4b05      	ldr	r3, [pc, #20]	; (8000774 <_sbrk+0x64>)
 8000760:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000762:	68fb      	ldr	r3, [r7, #12]
}
 8000764:	0018      	movs	r0, r3
 8000766:	46bd      	mov	sp, r7
 8000768:	b006      	add	sp, #24
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20001000 	.word	0x20001000
 8000770:	00000400 	.word	0x00000400
 8000774:	20000170 	.word	0x20000170
 8000778:	200002c8 	.word	0x200002c8

0800077c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000780:	46c0      	nop			; (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000788:	480d      	ldr	r0, [pc, #52]	; (80007c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800078a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800078c:	f7ff fff6 	bl	800077c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000790:	480c      	ldr	r0, [pc, #48]	; (80007c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000792:	490d      	ldr	r1, [pc, #52]	; (80007c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000794:	4a0d      	ldr	r2, [pc, #52]	; (80007cc <LoopForever+0xe>)
  movs r3, #0
 8000796:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000798:	e002      	b.n	80007a0 <LoopCopyDataInit>

0800079a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800079a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800079c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800079e:	3304      	adds	r3, #4

080007a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a4:	d3f9      	bcc.n	800079a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007a6:	4a0a      	ldr	r2, [pc, #40]	; (80007d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007a8:	4c0a      	ldr	r4, [pc, #40]	; (80007d4 <LoopForever+0x16>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007ac:	e001      	b.n	80007b2 <LoopFillZerobss>

080007ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b0:	3204      	adds	r2, #4

080007b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b4:	d3fb      	bcc.n	80007ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007b6:	f001 ff77 	bl	80026a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ba:	f7ff fd31 	bl	8000220 <main>

080007be <LoopForever>:

LoopForever:
    b LoopForever
 80007be:	e7fe      	b.n	80007be <LoopForever>
  ldr   r0, =_estack
 80007c0:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80007c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007c8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80007cc:	08002bfc 	.word	0x08002bfc
  ldr r2, =_sbss
 80007d0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80007d4:	200002c4 	.word	0x200002c4

080007d8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007d8:	e7fe      	b.n	80007d8 <ADC1_IRQHandler>
	...

080007dc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e0:	4b07      	ldr	r3, [pc, #28]	; (8000800 <HAL_Init+0x24>)
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	4b06      	ldr	r3, [pc, #24]	; (8000800 <HAL_Init+0x24>)
 80007e6:	2110      	movs	r1, #16
 80007e8:	430a      	orrs	r2, r1
 80007ea:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80007ec:	2003      	movs	r0, #3
 80007ee:	f000 f809 	bl	8000804 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007f2:	f7ff fe55 	bl	80004a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007f6:	2300      	movs	r3, #0
}
 80007f8:	0018      	movs	r0, r3
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	40022000 	.word	0x40022000

08000804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000804:	b590      	push	{r4, r7, lr}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800080c:	4b14      	ldr	r3, [pc, #80]	; (8000860 <HAL_InitTick+0x5c>)
 800080e:	681c      	ldr	r4, [r3, #0]
 8000810:	4b14      	ldr	r3, [pc, #80]	; (8000864 <HAL_InitTick+0x60>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	0019      	movs	r1, r3
 8000816:	23fa      	movs	r3, #250	; 0xfa
 8000818:	0098      	lsls	r0, r3, #2
 800081a:	f7ff fc75 	bl	8000108 <__udivsi3>
 800081e:	0003      	movs	r3, r0
 8000820:	0019      	movs	r1, r3
 8000822:	0020      	movs	r0, r4
 8000824:	f7ff fc70 	bl	8000108 <__udivsi3>
 8000828:	0003      	movs	r3, r0
 800082a:	0018      	movs	r0, r3
 800082c:	f000 f905 	bl	8000a3a <HAL_SYSTICK_Config>
 8000830:	1e03      	subs	r3, r0, #0
 8000832:	d001      	beq.n	8000838 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000834:	2301      	movs	r3, #1
 8000836:	e00f      	b.n	8000858 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2b03      	cmp	r3, #3
 800083c:	d80b      	bhi.n	8000856 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800083e:	6879      	ldr	r1, [r7, #4]
 8000840:	2301      	movs	r3, #1
 8000842:	425b      	negs	r3, r3
 8000844:	2200      	movs	r2, #0
 8000846:	0018      	movs	r0, r3
 8000848:	f000 f8e2 	bl	8000a10 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <HAL_InitTick+0x64>)
 800084e:	687a      	ldr	r2, [r7, #4]
 8000850:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000852:	2300      	movs	r3, #0
 8000854:	e000      	b.n	8000858 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000856:	2301      	movs	r3, #1
}
 8000858:	0018      	movs	r0, r3
 800085a:	46bd      	mov	sp, r7
 800085c:	b003      	add	sp, #12
 800085e:	bd90      	pop	{r4, r7, pc}
 8000860:	20000000 	.word	0x20000000
 8000864:	20000008 	.word	0x20000008
 8000868:	20000004 	.word	0x20000004

0800086c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <HAL_IncTick+0x1c>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	001a      	movs	r2, r3
 8000876:	4b05      	ldr	r3, [pc, #20]	; (800088c <HAL_IncTick+0x20>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	18d2      	adds	r2, r2, r3
 800087c:	4b03      	ldr	r3, [pc, #12]	; (800088c <HAL_IncTick+0x20>)
 800087e:	601a      	str	r2, [r3, #0]
}
 8000880:	46c0      	nop			; (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	20000008 	.word	0x20000008
 800088c:	20000174 	.word	0x20000174

08000890 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  return uwTick;
 8000894:	4b02      	ldr	r3, [pc, #8]	; (80008a0 <HAL_GetTick+0x10>)
 8000896:	681b      	ldr	r3, [r3, #0]
}
 8000898:	0018      	movs	r0, r3
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	20000174 	.word	0x20000174

080008a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008ac:	f7ff fff0 	bl	8000890 <HAL_GetTick>
 80008b0:	0003      	movs	r3, r0
 80008b2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	3301      	adds	r3, #1
 80008bc:	d005      	beq.n	80008ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008be:	4b0a      	ldr	r3, [pc, #40]	; (80008e8 <HAL_Delay+0x44>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	001a      	movs	r2, r3
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	189b      	adds	r3, r3, r2
 80008c8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	f7ff ffe0 	bl	8000890 <HAL_GetTick>
 80008d0:	0002      	movs	r2, r0
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	68fa      	ldr	r2, [r7, #12]
 80008d8:	429a      	cmp	r2, r3
 80008da:	d8f7      	bhi.n	80008cc <HAL_Delay+0x28>
  {
  }
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	46bd      	mov	sp, r7
 80008e2:	b004      	add	sp, #16
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	20000008 	.word	0x20000008

080008ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008ec:	b590      	push	{r4, r7, lr}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	0002      	movs	r2, r0
 80008f4:	6039      	str	r1, [r7, #0]
 80008f6:	1dfb      	adds	r3, r7, #7
 80008f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008fa:	1dfb      	adds	r3, r7, #7
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	2b7f      	cmp	r3, #127	; 0x7f
 8000900:	d828      	bhi.n	8000954 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000902:	4a2f      	ldr	r2, [pc, #188]	; (80009c0 <__NVIC_SetPriority+0xd4>)
 8000904:	1dfb      	adds	r3, r7, #7
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	b25b      	sxtb	r3, r3
 800090a:	089b      	lsrs	r3, r3, #2
 800090c:	33c0      	adds	r3, #192	; 0xc0
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	589b      	ldr	r3, [r3, r2]
 8000912:	1dfa      	adds	r2, r7, #7
 8000914:	7812      	ldrb	r2, [r2, #0]
 8000916:	0011      	movs	r1, r2
 8000918:	2203      	movs	r2, #3
 800091a:	400a      	ands	r2, r1
 800091c:	00d2      	lsls	r2, r2, #3
 800091e:	21ff      	movs	r1, #255	; 0xff
 8000920:	4091      	lsls	r1, r2
 8000922:	000a      	movs	r2, r1
 8000924:	43d2      	mvns	r2, r2
 8000926:	401a      	ands	r2, r3
 8000928:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	019b      	lsls	r3, r3, #6
 800092e:	22ff      	movs	r2, #255	; 0xff
 8000930:	401a      	ands	r2, r3
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	0018      	movs	r0, r3
 8000938:	2303      	movs	r3, #3
 800093a:	4003      	ands	r3, r0
 800093c:	00db      	lsls	r3, r3, #3
 800093e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000940:	481f      	ldr	r0, [pc, #124]	; (80009c0 <__NVIC_SetPriority+0xd4>)
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	b25b      	sxtb	r3, r3
 8000948:	089b      	lsrs	r3, r3, #2
 800094a:	430a      	orrs	r2, r1
 800094c:	33c0      	adds	r3, #192	; 0xc0
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000952:	e031      	b.n	80009b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000954:	4a1b      	ldr	r2, [pc, #108]	; (80009c4 <__NVIC_SetPriority+0xd8>)
 8000956:	1dfb      	adds	r3, r7, #7
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	0019      	movs	r1, r3
 800095c:	230f      	movs	r3, #15
 800095e:	400b      	ands	r3, r1
 8000960:	3b08      	subs	r3, #8
 8000962:	089b      	lsrs	r3, r3, #2
 8000964:	3306      	adds	r3, #6
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	18d3      	adds	r3, r2, r3
 800096a:	3304      	adds	r3, #4
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	1dfa      	adds	r2, r7, #7
 8000970:	7812      	ldrb	r2, [r2, #0]
 8000972:	0011      	movs	r1, r2
 8000974:	2203      	movs	r2, #3
 8000976:	400a      	ands	r2, r1
 8000978:	00d2      	lsls	r2, r2, #3
 800097a:	21ff      	movs	r1, #255	; 0xff
 800097c:	4091      	lsls	r1, r2
 800097e:	000a      	movs	r2, r1
 8000980:	43d2      	mvns	r2, r2
 8000982:	401a      	ands	r2, r3
 8000984:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	019b      	lsls	r3, r3, #6
 800098a:	22ff      	movs	r2, #255	; 0xff
 800098c:	401a      	ands	r2, r3
 800098e:	1dfb      	adds	r3, r7, #7
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	0018      	movs	r0, r3
 8000994:	2303      	movs	r3, #3
 8000996:	4003      	ands	r3, r0
 8000998:	00db      	lsls	r3, r3, #3
 800099a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800099c:	4809      	ldr	r0, [pc, #36]	; (80009c4 <__NVIC_SetPriority+0xd8>)
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	001c      	movs	r4, r3
 80009a4:	230f      	movs	r3, #15
 80009a6:	4023      	ands	r3, r4
 80009a8:	3b08      	subs	r3, #8
 80009aa:	089b      	lsrs	r3, r3, #2
 80009ac:	430a      	orrs	r2, r1
 80009ae:	3306      	adds	r3, #6
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	18c3      	adds	r3, r0, r3
 80009b4:	3304      	adds	r3, #4
 80009b6:	601a      	str	r2, [r3, #0]
}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b003      	add	sp, #12
 80009be:	bd90      	pop	{r4, r7, pc}
 80009c0:	e000e100 	.word	0xe000e100
 80009c4:	e000ed00 	.word	0xe000ed00

080009c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	1e5a      	subs	r2, r3, #1
 80009d4:	2380      	movs	r3, #128	; 0x80
 80009d6:	045b      	lsls	r3, r3, #17
 80009d8:	429a      	cmp	r2, r3
 80009da:	d301      	bcc.n	80009e0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009dc:	2301      	movs	r3, #1
 80009de:	e010      	b.n	8000a02 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009e0:	4b0a      	ldr	r3, [pc, #40]	; (8000a0c <SysTick_Config+0x44>)
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	3a01      	subs	r2, #1
 80009e6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009e8:	2301      	movs	r3, #1
 80009ea:	425b      	negs	r3, r3
 80009ec:	2103      	movs	r1, #3
 80009ee:	0018      	movs	r0, r3
 80009f0:	f7ff ff7c 	bl	80008ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009f4:	4b05      	ldr	r3, [pc, #20]	; (8000a0c <SysTick_Config+0x44>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009fa:	4b04      	ldr	r3, [pc, #16]	; (8000a0c <SysTick_Config+0x44>)
 80009fc:	2207      	movs	r2, #7
 80009fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	0018      	movs	r0, r3
 8000a04:	46bd      	mov	sp, r7
 8000a06:	b002      	add	sp, #8
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	e000e010 	.word	0xe000e010

08000a10 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60b9      	str	r1, [r7, #8]
 8000a18:	607a      	str	r2, [r7, #4]
 8000a1a:	210f      	movs	r1, #15
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	1c02      	adds	r2, r0, #0
 8000a20:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a22:	68ba      	ldr	r2, [r7, #8]
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b25b      	sxtb	r3, r3
 8000a2a:	0011      	movs	r1, r2
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f7ff ff5d 	bl	80008ec <__NVIC_SetPriority>
}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b004      	add	sp, #16
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	b082      	sub	sp, #8
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	0018      	movs	r0, r3
 8000a46:	f7ff ffbf 	bl	80009c8 <SysTick_Config>
 8000a4a:	0003      	movs	r3, r0
}
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b002      	add	sp, #8
 8000a52:	bd80      	pop	{r7, pc}

08000a54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b086      	sub	sp, #24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a62:	e14f      	b.n	8000d04 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2101      	movs	r1, #1
 8000a6a:	697a      	ldr	r2, [r7, #20]
 8000a6c:	4091      	lsls	r1, r2
 8000a6e:	000a      	movs	r2, r1
 8000a70:	4013      	ands	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d100      	bne.n	8000a7c <HAL_GPIO_Init+0x28>
 8000a7a:	e140      	b.n	8000cfe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	2203      	movs	r2, #3
 8000a82:	4013      	ands	r3, r2
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d005      	beq.n	8000a94 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	2203      	movs	r2, #3
 8000a8e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a90:	2b02      	cmp	r3, #2
 8000a92:	d130      	bne.n	8000af6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	689b      	ldr	r3, [r3, #8]
 8000a98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	409a      	lsls	r2, r3
 8000aa2:	0013      	movs	r3, r2
 8000aa4:	43da      	mvns	r2, r3
 8000aa6:	693b      	ldr	r3, [r7, #16]
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	68da      	ldr	r2, [r3, #12]
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	409a      	lsls	r2, r3
 8000ab6:	0013      	movs	r3, r2
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000aca:	2201      	movs	r2, #1
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	409a      	lsls	r2, r3
 8000ad0:	0013      	movs	r3, r2
 8000ad2:	43da      	mvns	r2, r3
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	091b      	lsrs	r3, r3, #4
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	401a      	ands	r2, r3
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	409a      	lsls	r2, r3
 8000ae8:	0013      	movs	r3, r2
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	2203      	movs	r2, #3
 8000afc:	4013      	ands	r3, r2
 8000afe:	2b03      	cmp	r3, #3
 8000b00:	d017      	beq.n	8000b32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	68db      	ldr	r3, [r3, #12]
 8000b06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	2203      	movs	r2, #3
 8000b0e:	409a      	lsls	r2, r3
 8000b10:	0013      	movs	r3, r2
 8000b12:	43da      	mvns	r2, r3
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	4013      	ands	r3, r2
 8000b18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	689a      	ldr	r2, [r3, #8]
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	005b      	lsls	r3, r3, #1
 8000b22:	409a      	lsls	r2, r3
 8000b24:	0013      	movs	r3, r2
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	693a      	ldr	r2, [r7, #16]
 8000b30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	2203      	movs	r2, #3
 8000b38:	4013      	ands	r3, r2
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d123      	bne.n	8000b86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	08da      	lsrs	r2, r3, #3
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	3208      	adds	r2, #8
 8000b46:	0092      	lsls	r2, r2, #2
 8000b48:	58d3      	ldr	r3, [r2, r3]
 8000b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	2207      	movs	r2, #7
 8000b50:	4013      	ands	r3, r2
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	220f      	movs	r2, #15
 8000b56:	409a      	lsls	r2, r3
 8000b58:	0013      	movs	r3, r2
 8000b5a:	43da      	mvns	r2, r3
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	4013      	ands	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	691a      	ldr	r2, [r3, #16]
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	2107      	movs	r1, #7
 8000b6a:	400b      	ands	r3, r1
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	409a      	lsls	r2, r3
 8000b70:	0013      	movs	r3, r2
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	08da      	lsrs	r2, r3, #3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	3208      	adds	r2, #8
 8000b80:	0092      	lsls	r2, r2, #2
 8000b82:	6939      	ldr	r1, [r7, #16]
 8000b84:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	2203      	movs	r2, #3
 8000b92:	409a      	lsls	r2, r3
 8000b94:	0013      	movs	r3, r2
 8000b96:	43da      	mvns	r2, r3
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	2203      	movs	r2, #3
 8000ba4:	401a      	ands	r2, r3
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	409a      	lsls	r2, r3
 8000bac:	0013      	movs	r3, r2
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685a      	ldr	r2, [r3, #4]
 8000bbe:	23c0      	movs	r3, #192	; 0xc0
 8000bc0:	029b      	lsls	r3, r3, #10
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	d100      	bne.n	8000bc8 <HAL_GPIO_Init+0x174>
 8000bc6:	e09a      	b.n	8000cfe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc8:	4b54      	ldr	r3, [pc, #336]	; (8000d1c <HAL_GPIO_Init+0x2c8>)
 8000bca:	699a      	ldr	r2, [r3, #24]
 8000bcc:	4b53      	ldr	r3, [pc, #332]	; (8000d1c <HAL_GPIO_Init+0x2c8>)
 8000bce:	2101      	movs	r1, #1
 8000bd0:	430a      	orrs	r2, r1
 8000bd2:	619a      	str	r2, [r3, #24]
 8000bd4:	4b51      	ldr	r3, [pc, #324]	; (8000d1c <HAL_GPIO_Init+0x2c8>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	2201      	movs	r2, #1
 8000bda:	4013      	ands	r3, r2
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000be0:	4a4f      	ldr	r2, [pc, #316]	; (8000d20 <HAL_GPIO_Init+0x2cc>)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	089b      	lsrs	r3, r3, #2
 8000be6:	3302      	adds	r3, #2
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	589b      	ldr	r3, [r3, r2]
 8000bec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	220f      	movs	r2, #15
 8000bf8:	409a      	lsls	r2, r3
 8000bfa:	0013      	movs	r3, r2
 8000bfc:	43da      	mvns	r2, r3
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	4013      	ands	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	2390      	movs	r3, #144	; 0x90
 8000c08:	05db      	lsls	r3, r3, #23
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d013      	beq.n	8000c36 <HAL_GPIO_Init+0x1e2>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4a44      	ldr	r2, [pc, #272]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d00d      	beq.n	8000c32 <HAL_GPIO_Init+0x1de>
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4a43      	ldr	r2, [pc, #268]	; (8000d28 <HAL_GPIO_Init+0x2d4>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d007      	beq.n	8000c2e <HAL_GPIO_Init+0x1da>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a42      	ldr	r2, [pc, #264]	; (8000d2c <HAL_GPIO_Init+0x2d8>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d101      	bne.n	8000c2a <HAL_GPIO_Init+0x1d6>
 8000c26:	2303      	movs	r3, #3
 8000c28:	e006      	b.n	8000c38 <HAL_GPIO_Init+0x1e4>
 8000c2a:	2305      	movs	r3, #5
 8000c2c:	e004      	b.n	8000c38 <HAL_GPIO_Init+0x1e4>
 8000c2e:	2302      	movs	r3, #2
 8000c30:	e002      	b.n	8000c38 <HAL_GPIO_Init+0x1e4>
 8000c32:	2301      	movs	r3, #1
 8000c34:	e000      	b.n	8000c38 <HAL_GPIO_Init+0x1e4>
 8000c36:	2300      	movs	r3, #0
 8000c38:	697a      	ldr	r2, [r7, #20]
 8000c3a:	2103      	movs	r1, #3
 8000c3c:	400a      	ands	r2, r1
 8000c3e:	0092      	lsls	r2, r2, #2
 8000c40:	4093      	lsls	r3, r2
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c48:	4935      	ldr	r1, [pc, #212]	; (8000d20 <HAL_GPIO_Init+0x2cc>)
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	089b      	lsrs	r3, r3, #2
 8000c4e:	3302      	adds	r3, #2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c56:	4b36      	ldr	r3, [pc, #216]	; (8000d30 <HAL_GPIO_Init+0x2dc>)
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	43da      	mvns	r2, r3
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	4013      	ands	r3, r2
 8000c64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685a      	ldr	r2, [r3, #4]
 8000c6a:	2380      	movs	r3, #128	; 0x80
 8000c6c:	035b      	lsls	r3, r3, #13
 8000c6e:	4013      	ands	r3, r2
 8000c70:	d003      	beq.n	8000c7a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c7a:	4b2d      	ldr	r3, [pc, #180]	; (8000d30 <HAL_GPIO_Init+0x2dc>)
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000c80:	4b2b      	ldr	r3, [pc, #172]	; (8000d30 <HAL_GPIO_Init+0x2dc>)
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	43da      	mvns	r2, r3
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685a      	ldr	r2, [r3, #4]
 8000c94:	2380      	movs	r3, #128	; 0x80
 8000c96:	039b      	lsls	r3, r3, #14
 8000c98:	4013      	ands	r3, r2
 8000c9a:	d003      	beq.n	8000ca4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000c9c:	693a      	ldr	r2, [r7, #16]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ca4:	4b22      	ldr	r3, [pc, #136]	; (8000d30 <HAL_GPIO_Init+0x2dc>)
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000caa:	4b21      	ldr	r3, [pc, #132]	; (8000d30 <HAL_GPIO_Init+0x2dc>)
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	43da      	mvns	r2, r3
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685a      	ldr	r2, [r3, #4]
 8000cbe:	2380      	movs	r3, #128	; 0x80
 8000cc0:	029b      	lsls	r3, r3, #10
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	d003      	beq.n	8000cce <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000cce:	4b18      	ldr	r3, [pc, #96]	; (8000d30 <HAL_GPIO_Init+0x2dc>)
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000cd4:	4b16      	ldr	r3, [pc, #88]	; (8000d30 <HAL_GPIO_Init+0x2dc>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	43da      	mvns	r2, r3
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685a      	ldr	r2, [r3, #4]
 8000ce8:	2380      	movs	r3, #128	; 0x80
 8000cea:	025b      	lsls	r3, r3, #9
 8000cec:	4013      	ands	r3, r2
 8000cee:	d003      	beq.n	8000cf8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000cf0:	693a      	ldr	r2, [r7, #16]
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cf8:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <HAL_GPIO_Init+0x2dc>)
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	3301      	adds	r3, #1
 8000d02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	40da      	lsrs	r2, r3
 8000d0c:	1e13      	subs	r3, r2, #0
 8000d0e:	d000      	beq.n	8000d12 <HAL_GPIO_Init+0x2be>
 8000d10:	e6a8      	b.n	8000a64 <HAL_GPIO_Init+0x10>
  } 
}
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	46c0      	nop			; (mov r8, r8)
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b006      	add	sp, #24
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	40010000 	.word	0x40010000
 8000d24:	48000400 	.word	0x48000400
 8000d28:	48000800 	.word	0x48000800
 8000d2c:	48000c00 	.word	0x48000c00
 8000d30:	40010400 	.word	0x40010400

08000d34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	0008      	movs	r0, r1
 8000d3e:	0011      	movs	r1, r2
 8000d40:	1cbb      	adds	r3, r7, #2
 8000d42:	1c02      	adds	r2, r0, #0
 8000d44:	801a      	strh	r2, [r3, #0]
 8000d46:	1c7b      	adds	r3, r7, #1
 8000d48:	1c0a      	adds	r2, r1, #0
 8000d4a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d4c:	1c7b      	adds	r3, r7, #1
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d004      	beq.n	8000d5e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d54:	1cbb      	adds	r3, r7, #2
 8000d56:	881a      	ldrh	r2, [r3, #0]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d5c:	e003      	b.n	8000d66 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d5e:	1cbb      	adds	r3, r7, #2
 8000d60:	881a      	ldrh	r2, [r3, #0]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d66:	46c0      	nop			; (mov r8, r8)
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	b002      	add	sp, #8
 8000d6c:	bd80      	pop	{r7, pc}
	...

08000d70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b088      	sub	sp, #32
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d101      	bne.n	8000d82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e301      	b.n	8001386 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2201      	movs	r2, #1
 8000d88:	4013      	ands	r3, r2
 8000d8a:	d100      	bne.n	8000d8e <HAL_RCC_OscConfig+0x1e>
 8000d8c:	e08d      	b.n	8000eaa <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d8e:	4bc3      	ldr	r3, [pc, #780]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	220c      	movs	r2, #12
 8000d94:	4013      	ands	r3, r2
 8000d96:	2b04      	cmp	r3, #4
 8000d98:	d00e      	beq.n	8000db8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d9a:	4bc0      	ldr	r3, [pc, #768]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	220c      	movs	r2, #12
 8000da0:	4013      	ands	r3, r2
 8000da2:	2b08      	cmp	r3, #8
 8000da4:	d116      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x64>
 8000da6:	4bbd      	ldr	r3, [pc, #756]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000da8:	685a      	ldr	r2, [r3, #4]
 8000daa:	2380      	movs	r3, #128	; 0x80
 8000dac:	025b      	lsls	r3, r3, #9
 8000dae:	401a      	ands	r2, r3
 8000db0:	2380      	movs	r3, #128	; 0x80
 8000db2:	025b      	lsls	r3, r3, #9
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d10d      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000db8:	4bb8      	ldr	r3, [pc, #736]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	2380      	movs	r3, #128	; 0x80
 8000dbe:	029b      	lsls	r3, r3, #10
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	d100      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x56>
 8000dc4:	e070      	b.n	8000ea8 <HAL_RCC_OscConfig+0x138>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d000      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x60>
 8000dce:	e06b      	b.n	8000ea8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	e2d8      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d107      	bne.n	8000dec <HAL_RCC_OscConfig+0x7c>
 8000ddc:	4baf      	ldr	r3, [pc, #700]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	4bae      	ldr	r3, [pc, #696]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000de2:	2180      	movs	r1, #128	; 0x80
 8000de4:	0249      	lsls	r1, r1, #9
 8000de6:	430a      	orrs	r2, r1
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	e02f      	b.n	8000e4c <HAL_RCC_OscConfig+0xdc>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d10c      	bne.n	8000e0e <HAL_RCC_OscConfig+0x9e>
 8000df4:	4ba9      	ldr	r3, [pc, #676]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	4ba8      	ldr	r3, [pc, #672]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000dfa:	49a9      	ldr	r1, [pc, #676]	; (80010a0 <HAL_RCC_OscConfig+0x330>)
 8000dfc:	400a      	ands	r2, r1
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	4ba6      	ldr	r3, [pc, #664]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4ba5      	ldr	r3, [pc, #660]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e06:	49a7      	ldr	r1, [pc, #668]	; (80010a4 <HAL_RCC_OscConfig+0x334>)
 8000e08:	400a      	ands	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	e01e      	b.n	8000e4c <HAL_RCC_OscConfig+0xdc>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	2b05      	cmp	r3, #5
 8000e14:	d10e      	bne.n	8000e34 <HAL_RCC_OscConfig+0xc4>
 8000e16:	4ba1      	ldr	r3, [pc, #644]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	4ba0      	ldr	r3, [pc, #640]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e1c:	2180      	movs	r1, #128	; 0x80
 8000e1e:	02c9      	lsls	r1, r1, #11
 8000e20:	430a      	orrs	r2, r1
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	4b9d      	ldr	r3, [pc, #628]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4b9c      	ldr	r3, [pc, #624]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e2a:	2180      	movs	r1, #128	; 0x80
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	e00b      	b.n	8000e4c <HAL_RCC_OscConfig+0xdc>
 8000e34:	4b99      	ldr	r3, [pc, #612]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	4b98      	ldr	r3, [pc, #608]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e3a:	4999      	ldr	r1, [pc, #612]	; (80010a0 <HAL_RCC_OscConfig+0x330>)
 8000e3c:	400a      	ands	r2, r1
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	4b96      	ldr	r3, [pc, #600]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b95      	ldr	r3, [pc, #596]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e46:	4997      	ldr	r1, [pc, #604]	; (80010a4 <HAL_RCC_OscConfig+0x334>)
 8000e48:	400a      	ands	r2, r1
 8000e4a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d014      	beq.n	8000e7e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e54:	f7ff fd1c 	bl	8000890 <HAL_GetTick>
 8000e58:	0003      	movs	r3, r0
 8000e5a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e5c:	e008      	b.n	8000e70 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e5e:	f7ff fd17 	bl	8000890 <HAL_GetTick>
 8000e62:	0002      	movs	r2, r0
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	2b64      	cmp	r3, #100	; 0x64
 8000e6a:	d901      	bls.n	8000e70 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	e28a      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e70:	4b8a      	ldr	r3, [pc, #552]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	2380      	movs	r3, #128	; 0x80
 8000e76:	029b      	lsls	r3, r3, #10
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d0f0      	beq.n	8000e5e <HAL_RCC_OscConfig+0xee>
 8000e7c:	e015      	b.n	8000eaa <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e7e:	f7ff fd07 	bl	8000890 <HAL_GetTick>
 8000e82:	0003      	movs	r3, r0
 8000e84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e86:	e008      	b.n	8000e9a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e88:	f7ff fd02 	bl	8000890 <HAL_GetTick>
 8000e8c:	0002      	movs	r2, r0
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b64      	cmp	r3, #100	; 0x64
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e275      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e9a:	4b80      	ldr	r3, [pc, #512]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	2380      	movs	r3, #128	; 0x80
 8000ea0:	029b      	lsls	r3, r3, #10
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	d1f0      	bne.n	8000e88 <HAL_RCC_OscConfig+0x118>
 8000ea6:	e000      	b.n	8000eaa <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2202      	movs	r2, #2
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	d100      	bne.n	8000eb6 <HAL_RCC_OscConfig+0x146>
 8000eb4:	e069      	b.n	8000f8a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000eb6:	4b79      	ldr	r3, [pc, #484]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	220c      	movs	r2, #12
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d00b      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ec0:	4b76      	ldr	r3, [pc, #472]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	220c      	movs	r2, #12
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	2b08      	cmp	r3, #8
 8000eca:	d11c      	bne.n	8000f06 <HAL_RCC_OscConfig+0x196>
 8000ecc:	4b73      	ldr	r3, [pc, #460]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000ece:	685a      	ldr	r2, [r3, #4]
 8000ed0:	2380      	movs	r3, #128	; 0x80
 8000ed2:	025b      	lsls	r3, r3, #9
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	d116      	bne.n	8000f06 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ed8:	4b70      	ldr	r3, [pc, #448]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2202      	movs	r2, #2
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d005      	beq.n	8000eee <HAL_RCC_OscConfig+0x17e>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d001      	beq.n	8000eee <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e24b      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eee:	4b6b      	ldr	r3, [pc, #428]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	22f8      	movs	r2, #248	; 0xf8
 8000ef4:	4393      	bics	r3, r2
 8000ef6:	0019      	movs	r1, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	691b      	ldr	r3, [r3, #16]
 8000efc:	00da      	lsls	r2, r3, #3
 8000efe:	4b67      	ldr	r3, [pc, #412]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f00:	430a      	orrs	r2, r1
 8000f02:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f04:	e041      	b.n	8000f8a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	68db      	ldr	r3, [r3, #12]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d024      	beq.n	8000f58 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f0e:	4b63      	ldr	r3, [pc, #396]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	4b62      	ldr	r3, [pc, #392]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f14:	2101      	movs	r1, #1
 8000f16:	430a      	orrs	r2, r1
 8000f18:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1a:	f7ff fcb9 	bl	8000890 <HAL_GetTick>
 8000f1e:	0003      	movs	r3, r0
 8000f20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f22:	e008      	b.n	8000f36 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f24:	f7ff fcb4 	bl	8000890 <HAL_GetTick>
 8000f28:	0002      	movs	r2, r0
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d901      	bls.n	8000f36 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000f32:	2303      	movs	r3, #3
 8000f34:	e227      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f36:	4b59      	ldr	r3, [pc, #356]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2202      	movs	r2, #2
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	d0f1      	beq.n	8000f24 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f40:	4b56      	ldr	r3, [pc, #344]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	22f8      	movs	r2, #248	; 0xf8
 8000f46:	4393      	bics	r3, r2
 8000f48:	0019      	movs	r1, r3
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	691b      	ldr	r3, [r3, #16]
 8000f4e:	00da      	lsls	r2, r3, #3
 8000f50:	4b52      	ldr	r3, [pc, #328]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f52:	430a      	orrs	r2, r1
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	e018      	b.n	8000f8a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f58:	4b50      	ldr	r3, [pc, #320]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	4b4f      	ldr	r3, [pc, #316]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f5e:	2101      	movs	r1, #1
 8000f60:	438a      	bics	r2, r1
 8000f62:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f64:	f7ff fc94 	bl	8000890 <HAL_GetTick>
 8000f68:	0003      	movs	r3, r0
 8000f6a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f6c:	e008      	b.n	8000f80 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f6e:	f7ff fc8f 	bl	8000890 <HAL_GetTick>
 8000f72:	0002      	movs	r2, r0
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d901      	bls.n	8000f80 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e202      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f80:	4b46      	ldr	r3, [pc, #280]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2202      	movs	r2, #2
 8000f86:	4013      	ands	r3, r2
 8000f88:	d1f1      	bne.n	8000f6e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2208      	movs	r2, #8
 8000f90:	4013      	ands	r3, r2
 8000f92:	d036      	beq.n	8001002 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	69db      	ldr	r3, [r3, #28]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d019      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f9c:	4b3f      	ldr	r3, [pc, #252]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000f9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fa0:	4b3e      	ldr	r3, [pc, #248]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fa8:	f7ff fc72 	bl	8000890 <HAL_GetTick>
 8000fac:	0003      	movs	r3, r0
 8000fae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fb0:	e008      	b.n	8000fc4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fb2:	f7ff fc6d 	bl	8000890 <HAL_GetTick>
 8000fb6:	0002      	movs	r2, r0
 8000fb8:	69bb      	ldr	r3, [r7, #24]
 8000fba:	1ad3      	subs	r3, r2, r3
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d901      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	e1e0      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fc4:	4b35      	ldr	r3, [pc, #212]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fc8:	2202      	movs	r2, #2
 8000fca:	4013      	ands	r3, r2
 8000fcc:	d0f1      	beq.n	8000fb2 <HAL_RCC_OscConfig+0x242>
 8000fce:	e018      	b.n	8001002 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fd0:	4b32      	ldr	r3, [pc, #200]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000fd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fd4:	4b31      	ldr	r3, [pc, #196]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	438a      	bics	r2, r1
 8000fda:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fdc:	f7ff fc58 	bl	8000890 <HAL_GetTick>
 8000fe0:	0003      	movs	r3, r0
 8000fe2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fe4:	e008      	b.n	8000ff8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fe6:	f7ff fc53 	bl	8000890 <HAL_GetTick>
 8000fea:	0002      	movs	r2, r0
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e1c6      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ff8:	4b28      	ldr	r3, [pc, #160]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8000ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ffc:	2202      	movs	r2, #2
 8000ffe:	4013      	ands	r3, r2
 8001000:	d1f1      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2204      	movs	r2, #4
 8001008:	4013      	ands	r3, r2
 800100a:	d100      	bne.n	800100e <HAL_RCC_OscConfig+0x29e>
 800100c:	e0b4      	b.n	8001178 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800100e:	201f      	movs	r0, #31
 8001010:	183b      	adds	r3, r7, r0
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001016:	4b21      	ldr	r3, [pc, #132]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8001018:	69da      	ldr	r2, [r3, #28]
 800101a:	2380      	movs	r3, #128	; 0x80
 800101c:	055b      	lsls	r3, r3, #21
 800101e:	4013      	ands	r3, r2
 8001020:	d110      	bne.n	8001044 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001022:	4b1e      	ldr	r3, [pc, #120]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8001024:	69da      	ldr	r2, [r3, #28]
 8001026:	4b1d      	ldr	r3, [pc, #116]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8001028:	2180      	movs	r1, #128	; 0x80
 800102a:	0549      	lsls	r1, r1, #21
 800102c:	430a      	orrs	r2, r1
 800102e:	61da      	str	r2, [r3, #28]
 8001030:	4b1a      	ldr	r3, [pc, #104]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8001032:	69da      	ldr	r2, [r3, #28]
 8001034:	2380      	movs	r3, #128	; 0x80
 8001036:	055b      	lsls	r3, r3, #21
 8001038:	4013      	ands	r3, r2
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800103e:	183b      	adds	r3, r7, r0
 8001040:	2201      	movs	r2, #1
 8001042:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001044:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <HAL_RCC_OscConfig+0x338>)
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	2380      	movs	r3, #128	; 0x80
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	4013      	ands	r3, r2
 800104e:	d11a      	bne.n	8001086 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <HAL_RCC_OscConfig+0x338>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <HAL_RCC_OscConfig+0x338>)
 8001056:	2180      	movs	r1, #128	; 0x80
 8001058:	0049      	lsls	r1, r1, #1
 800105a:	430a      	orrs	r2, r1
 800105c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800105e:	f7ff fc17 	bl	8000890 <HAL_GetTick>
 8001062:	0003      	movs	r3, r0
 8001064:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001068:	f7ff fc12 	bl	8000890 <HAL_GetTick>
 800106c:	0002      	movs	r2, r0
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b64      	cmp	r3, #100	; 0x64
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e185      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800107a:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <HAL_RCC_OscConfig+0x338>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	2380      	movs	r3, #128	; 0x80
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	4013      	ands	r3, r2
 8001084:	d0f0      	beq.n	8001068 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d10e      	bne.n	80010ac <HAL_RCC_OscConfig+0x33c>
 800108e:	4b03      	ldr	r3, [pc, #12]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8001090:	6a1a      	ldr	r2, [r3, #32]
 8001092:	4b02      	ldr	r3, [pc, #8]	; (800109c <HAL_RCC_OscConfig+0x32c>)
 8001094:	2101      	movs	r1, #1
 8001096:	430a      	orrs	r2, r1
 8001098:	621a      	str	r2, [r3, #32]
 800109a:	e035      	b.n	8001108 <HAL_RCC_OscConfig+0x398>
 800109c:	40021000 	.word	0x40021000
 80010a0:	fffeffff 	.word	0xfffeffff
 80010a4:	fffbffff 	.word	0xfffbffff
 80010a8:	40007000 	.word	0x40007000
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d10c      	bne.n	80010ce <HAL_RCC_OscConfig+0x35e>
 80010b4:	4bb6      	ldr	r3, [pc, #728]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010b6:	6a1a      	ldr	r2, [r3, #32]
 80010b8:	4bb5      	ldr	r3, [pc, #724]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010ba:	2101      	movs	r1, #1
 80010bc:	438a      	bics	r2, r1
 80010be:	621a      	str	r2, [r3, #32]
 80010c0:	4bb3      	ldr	r3, [pc, #716]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010c2:	6a1a      	ldr	r2, [r3, #32]
 80010c4:	4bb2      	ldr	r3, [pc, #712]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010c6:	2104      	movs	r1, #4
 80010c8:	438a      	bics	r2, r1
 80010ca:	621a      	str	r2, [r3, #32]
 80010cc:	e01c      	b.n	8001108 <HAL_RCC_OscConfig+0x398>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	2b05      	cmp	r3, #5
 80010d4:	d10c      	bne.n	80010f0 <HAL_RCC_OscConfig+0x380>
 80010d6:	4bae      	ldr	r3, [pc, #696]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010d8:	6a1a      	ldr	r2, [r3, #32]
 80010da:	4bad      	ldr	r3, [pc, #692]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010dc:	2104      	movs	r1, #4
 80010de:	430a      	orrs	r2, r1
 80010e0:	621a      	str	r2, [r3, #32]
 80010e2:	4bab      	ldr	r3, [pc, #684]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010e4:	6a1a      	ldr	r2, [r3, #32]
 80010e6:	4baa      	ldr	r3, [pc, #680]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010e8:	2101      	movs	r1, #1
 80010ea:	430a      	orrs	r2, r1
 80010ec:	621a      	str	r2, [r3, #32]
 80010ee:	e00b      	b.n	8001108 <HAL_RCC_OscConfig+0x398>
 80010f0:	4ba7      	ldr	r3, [pc, #668]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010f2:	6a1a      	ldr	r2, [r3, #32]
 80010f4:	4ba6      	ldr	r3, [pc, #664]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010f6:	2101      	movs	r1, #1
 80010f8:	438a      	bics	r2, r1
 80010fa:	621a      	str	r2, [r3, #32]
 80010fc:	4ba4      	ldr	r3, [pc, #656]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80010fe:	6a1a      	ldr	r2, [r3, #32]
 8001100:	4ba3      	ldr	r3, [pc, #652]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001102:	2104      	movs	r1, #4
 8001104:	438a      	bics	r2, r1
 8001106:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d014      	beq.n	800113a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001110:	f7ff fbbe 	bl	8000890 <HAL_GetTick>
 8001114:	0003      	movs	r3, r0
 8001116:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001118:	e009      	b.n	800112e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800111a:	f7ff fbb9 	bl	8000890 <HAL_GetTick>
 800111e:	0002      	movs	r2, r0
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	4a9b      	ldr	r2, [pc, #620]	; (8001394 <HAL_RCC_OscConfig+0x624>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d901      	bls.n	800112e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e12b      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800112e:	4b98      	ldr	r3, [pc, #608]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001130:	6a1b      	ldr	r3, [r3, #32]
 8001132:	2202      	movs	r2, #2
 8001134:	4013      	ands	r3, r2
 8001136:	d0f0      	beq.n	800111a <HAL_RCC_OscConfig+0x3aa>
 8001138:	e013      	b.n	8001162 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800113a:	f7ff fba9 	bl	8000890 <HAL_GetTick>
 800113e:	0003      	movs	r3, r0
 8001140:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001142:	e009      	b.n	8001158 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001144:	f7ff fba4 	bl	8000890 <HAL_GetTick>
 8001148:	0002      	movs	r2, r0
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	4a91      	ldr	r2, [pc, #580]	; (8001394 <HAL_RCC_OscConfig+0x624>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d901      	bls.n	8001158 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	e116      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001158:	4b8d      	ldr	r3, [pc, #564]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800115a:	6a1b      	ldr	r3, [r3, #32]
 800115c:	2202      	movs	r2, #2
 800115e:	4013      	ands	r3, r2
 8001160:	d1f0      	bne.n	8001144 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001162:	231f      	movs	r3, #31
 8001164:	18fb      	adds	r3, r7, r3
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d105      	bne.n	8001178 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800116c:	4b88      	ldr	r3, [pc, #544]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800116e:	69da      	ldr	r2, [r3, #28]
 8001170:	4b87      	ldr	r3, [pc, #540]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001172:	4989      	ldr	r1, [pc, #548]	; (8001398 <HAL_RCC_OscConfig+0x628>)
 8001174:	400a      	ands	r2, r1
 8001176:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2210      	movs	r2, #16
 800117e:	4013      	ands	r3, r2
 8001180:	d063      	beq.n	800124a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	695b      	ldr	r3, [r3, #20]
 8001186:	2b01      	cmp	r3, #1
 8001188:	d12a      	bne.n	80011e0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800118a:	4b81      	ldr	r3, [pc, #516]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800118c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800118e:	4b80      	ldr	r3, [pc, #512]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001190:	2104      	movs	r1, #4
 8001192:	430a      	orrs	r2, r1
 8001194:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001196:	4b7e      	ldr	r3, [pc, #504]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001198:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800119a:	4b7d      	ldr	r3, [pc, #500]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800119c:	2101      	movs	r1, #1
 800119e:	430a      	orrs	r2, r1
 80011a0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a2:	f7ff fb75 	bl	8000890 <HAL_GetTick>
 80011a6:	0003      	movs	r3, r0
 80011a8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011ac:	f7ff fb70 	bl	8000890 <HAL_GetTick>
 80011b0:	0002      	movs	r2, r0
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e0e3      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80011be:	4b74      	ldr	r3, [pc, #464]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80011c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011c2:	2202      	movs	r2, #2
 80011c4:	4013      	ands	r3, r2
 80011c6:	d0f1      	beq.n	80011ac <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011c8:	4b71      	ldr	r3, [pc, #452]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80011ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011cc:	22f8      	movs	r2, #248	; 0xf8
 80011ce:	4393      	bics	r3, r2
 80011d0:	0019      	movs	r1, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	00da      	lsls	r2, r3, #3
 80011d8:	4b6d      	ldr	r3, [pc, #436]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80011da:	430a      	orrs	r2, r1
 80011dc:	635a      	str	r2, [r3, #52]	; 0x34
 80011de:	e034      	b.n	800124a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	695b      	ldr	r3, [r3, #20]
 80011e4:	3305      	adds	r3, #5
 80011e6:	d111      	bne.n	800120c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80011e8:	4b69      	ldr	r3, [pc, #420]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80011ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011ec:	4b68      	ldr	r3, [pc, #416]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80011ee:	2104      	movs	r1, #4
 80011f0:	438a      	bics	r2, r1
 80011f2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80011f4:	4b66      	ldr	r3, [pc, #408]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80011f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011f8:	22f8      	movs	r2, #248	; 0xf8
 80011fa:	4393      	bics	r3, r2
 80011fc:	0019      	movs	r1, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	00da      	lsls	r2, r3, #3
 8001204:	4b62      	ldr	r3, [pc, #392]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001206:	430a      	orrs	r2, r1
 8001208:	635a      	str	r2, [r3, #52]	; 0x34
 800120a:	e01e      	b.n	800124a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800120c:	4b60      	ldr	r3, [pc, #384]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800120e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001210:	4b5f      	ldr	r3, [pc, #380]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001212:	2104      	movs	r1, #4
 8001214:	430a      	orrs	r2, r1
 8001216:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001218:	4b5d      	ldr	r3, [pc, #372]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800121a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800121c:	4b5c      	ldr	r3, [pc, #368]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800121e:	2101      	movs	r1, #1
 8001220:	438a      	bics	r2, r1
 8001222:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001224:	f7ff fb34 	bl	8000890 <HAL_GetTick>
 8001228:	0003      	movs	r3, r0
 800122a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800122c:	e008      	b.n	8001240 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800122e:	f7ff fb2f 	bl	8000890 <HAL_GetTick>
 8001232:	0002      	movs	r2, r0
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	1ad3      	subs	r3, r2, r3
 8001238:	2b02      	cmp	r3, #2
 800123a:	d901      	bls.n	8001240 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800123c:	2303      	movs	r3, #3
 800123e:	e0a2      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001240:	4b53      	ldr	r3, [pc, #332]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001244:	2202      	movs	r2, #2
 8001246:	4013      	ands	r3, r2
 8001248:	d1f1      	bne.n	800122e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a1b      	ldr	r3, [r3, #32]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d100      	bne.n	8001254 <HAL_RCC_OscConfig+0x4e4>
 8001252:	e097      	b.n	8001384 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001254:	4b4e      	ldr	r3, [pc, #312]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	220c      	movs	r2, #12
 800125a:	4013      	ands	r3, r2
 800125c:	2b08      	cmp	r3, #8
 800125e:	d100      	bne.n	8001262 <HAL_RCC_OscConfig+0x4f2>
 8001260:	e06b      	b.n	800133a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6a1b      	ldr	r3, [r3, #32]
 8001266:	2b02      	cmp	r3, #2
 8001268:	d14c      	bne.n	8001304 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800126a:	4b49      	ldr	r3, [pc, #292]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	4b48      	ldr	r3, [pc, #288]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001270:	494a      	ldr	r1, [pc, #296]	; (800139c <HAL_RCC_OscConfig+0x62c>)
 8001272:	400a      	ands	r2, r1
 8001274:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001276:	f7ff fb0b 	bl	8000890 <HAL_GetTick>
 800127a:	0003      	movs	r3, r0
 800127c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800127e:	e008      	b.n	8001292 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001280:	f7ff fb06 	bl	8000890 <HAL_GetTick>
 8001284:	0002      	movs	r2, r0
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b02      	cmp	r3, #2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e079      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001292:	4b3f      	ldr	r3, [pc, #252]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	2380      	movs	r3, #128	; 0x80
 8001298:	049b      	lsls	r3, r3, #18
 800129a:	4013      	ands	r3, r2
 800129c:	d1f0      	bne.n	8001280 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800129e:	4b3c      	ldr	r3, [pc, #240]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80012a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012a2:	220f      	movs	r2, #15
 80012a4:	4393      	bics	r3, r2
 80012a6:	0019      	movs	r1, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012ac:	4b38      	ldr	r3, [pc, #224]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80012ae:	430a      	orrs	r2, r1
 80012b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80012b2:	4b37      	ldr	r3, [pc, #220]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	4a3a      	ldr	r2, [pc, #232]	; (80013a0 <HAL_RCC_OscConfig+0x630>)
 80012b8:	4013      	ands	r3, r2
 80012ba:	0019      	movs	r1, r3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c4:	431a      	orrs	r2, r3
 80012c6:	4b32      	ldr	r3, [pc, #200]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80012c8:	430a      	orrs	r2, r1
 80012ca:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012cc:	4b30      	ldr	r3, [pc, #192]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b2f      	ldr	r3, [pc, #188]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80012d2:	2180      	movs	r1, #128	; 0x80
 80012d4:	0449      	lsls	r1, r1, #17
 80012d6:	430a      	orrs	r2, r1
 80012d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012da:	f7ff fad9 	bl	8000890 <HAL_GetTick>
 80012de:	0003      	movs	r3, r0
 80012e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012e4:	f7ff fad4 	bl	8000890 <HAL_GetTick>
 80012e8:	0002      	movs	r2, r0
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e047      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012f6:	4b26      	ldr	r3, [pc, #152]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	2380      	movs	r3, #128	; 0x80
 80012fc:	049b      	lsls	r3, r3, #18
 80012fe:	4013      	ands	r3, r2
 8001300:	d0f0      	beq.n	80012e4 <HAL_RCC_OscConfig+0x574>
 8001302:	e03f      	b.n	8001384 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001304:	4b22      	ldr	r3, [pc, #136]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b21      	ldr	r3, [pc, #132]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800130a:	4924      	ldr	r1, [pc, #144]	; (800139c <HAL_RCC_OscConfig+0x62c>)
 800130c:	400a      	ands	r2, r1
 800130e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001310:	f7ff fabe 	bl	8000890 <HAL_GetTick>
 8001314:	0003      	movs	r3, r0
 8001316:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800131a:	f7ff fab9 	bl	8000890 <HAL_GetTick>
 800131e:	0002      	movs	r2, r0
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b02      	cmp	r3, #2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e02c      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	049b      	lsls	r3, r3, #18
 8001334:	4013      	ands	r3, r2
 8001336:	d1f0      	bne.n	800131a <HAL_RCC_OscConfig+0x5aa>
 8001338:	e024      	b.n	8001384 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6a1b      	ldr	r3, [r3, #32]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d101      	bne.n	8001346 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e01f      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001346:	4b12      	ldr	r3, [pc, #72]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800134c:	4b10      	ldr	r3, [pc, #64]	; (8001390 <HAL_RCC_OscConfig+0x620>)
 800134e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001350:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001352:	697a      	ldr	r2, [r7, #20]
 8001354:	2380      	movs	r3, #128	; 0x80
 8001356:	025b      	lsls	r3, r3, #9
 8001358:	401a      	ands	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	429a      	cmp	r2, r3
 8001360:	d10e      	bne.n	8001380 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	220f      	movs	r2, #15
 8001366:	401a      	ands	r2, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800136c:	429a      	cmp	r2, r3
 800136e:	d107      	bne.n	8001380 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001370:	697a      	ldr	r2, [r7, #20]
 8001372:	23f0      	movs	r3, #240	; 0xf0
 8001374:	039b      	lsls	r3, r3, #14
 8001376:	401a      	ands	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800137c:	429a      	cmp	r2, r3
 800137e:	d001      	beq.n	8001384 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e000      	b.n	8001386 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001384:	2300      	movs	r3, #0
}
 8001386:	0018      	movs	r0, r3
 8001388:	46bd      	mov	sp, r7
 800138a:	b008      	add	sp, #32
 800138c:	bd80      	pop	{r7, pc}
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	40021000 	.word	0x40021000
 8001394:	00001388 	.word	0x00001388
 8001398:	efffffff 	.word	0xefffffff
 800139c:	feffffff 	.word	0xfeffffff
 80013a0:	ffc2ffff 	.word	0xffc2ffff

080013a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d101      	bne.n	80013b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e0b3      	b.n	8001520 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013b8:	4b5b      	ldr	r3, [pc, #364]	; (8001528 <HAL_RCC_ClockConfig+0x184>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2201      	movs	r2, #1
 80013be:	4013      	ands	r3, r2
 80013c0:	683a      	ldr	r2, [r7, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d911      	bls.n	80013ea <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013c6:	4b58      	ldr	r3, [pc, #352]	; (8001528 <HAL_RCC_ClockConfig+0x184>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2201      	movs	r2, #1
 80013cc:	4393      	bics	r3, r2
 80013ce:	0019      	movs	r1, r3
 80013d0:	4b55      	ldr	r3, [pc, #340]	; (8001528 <HAL_RCC_ClockConfig+0x184>)
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	430a      	orrs	r2, r1
 80013d6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013d8:	4b53      	ldr	r3, [pc, #332]	; (8001528 <HAL_RCC_ClockConfig+0x184>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2201      	movs	r2, #1
 80013de:	4013      	ands	r3, r2
 80013e0:	683a      	ldr	r2, [r7, #0]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d001      	beq.n	80013ea <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e09a      	b.n	8001520 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2202      	movs	r2, #2
 80013f0:	4013      	ands	r3, r2
 80013f2:	d015      	beq.n	8001420 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2204      	movs	r2, #4
 80013fa:	4013      	ands	r3, r2
 80013fc:	d006      	beq.n	800140c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80013fe:	4b4b      	ldr	r3, [pc, #300]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 8001400:	685a      	ldr	r2, [r3, #4]
 8001402:	4b4a      	ldr	r3, [pc, #296]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 8001404:	21e0      	movs	r1, #224	; 0xe0
 8001406:	00c9      	lsls	r1, r1, #3
 8001408:	430a      	orrs	r2, r1
 800140a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800140c:	4b47      	ldr	r3, [pc, #284]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	22f0      	movs	r2, #240	; 0xf0
 8001412:	4393      	bics	r3, r2
 8001414:	0019      	movs	r1, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	689a      	ldr	r2, [r3, #8]
 800141a:	4b44      	ldr	r3, [pc, #272]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 800141c:	430a      	orrs	r2, r1
 800141e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2201      	movs	r2, #1
 8001426:	4013      	ands	r3, r2
 8001428:	d040      	beq.n	80014ac <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d107      	bne.n	8001442 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001432:	4b3e      	ldr	r3, [pc, #248]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	2380      	movs	r3, #128	; 0x80
 8001438:	029b      	lsls	r3, r3, #10
 800143a:	4013      	ands	r3, r2
 800143c:	d114      	bne.n	8001468 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e06e      	b.n	8001520 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d107      	bne.n	800145a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800144a:	4b38      	ldr	r3, [pc, #224]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	2380      	movs	r3, #128	; 0x80
 8001450:	049b      	lsls	r3, r3, #18
 8001452:	4013      	ands	r3, r2
 8001454:	d108      	bne.n	8001468 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e062      	b.n	8001520 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800145a:	4b34      	ldr	r3, [pc, #208]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2202      	movs	r2, #2
 8001460:	4013      	ands	r3, r2
 8001462:	d101      	bne.n	8001468 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e05b      	b.n	8001520 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001468:	4b30      	ldr	r3, [pc, #192]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	2203      	movs	r2, #3
 800146e:	4393      	bics	r3, r2
 8001470:	0019      	movs	r1, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685a      	ldr	r2, [r3, #4]
 8001476:	4b2d      	ldr	r3, [pc, #180]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 8001478:	430a      	orrs	r2, r1
 800147a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800147c:	f7ff fa08 	bl	8000890 <HAL_GetTick>
 8001480:	0003      	movs	r3, r0
 8001482:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001484:	e009      	b.n	800149a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001486:	f7ff fa03 	bl	8000890 <HAL_GetTick>
 800148a:	0002      	movs	r2, r0
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	4a27      	ldr	r2, [pc, #156]	; (8001530 <HAL_RCC_ClockConfig+0x18c>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d901      	bls.n	800149a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e042      	b.n	8001520 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800149a:	4b24      	ldr	r3, [pc, #144]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	220c      	movs	r2, #12
 80014a0:	401a      	ands	r2, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d1ec      	bne.n	8001486 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014ac:	4b1e      	ldr	r3, [pc, #120]	; (8001528 <HAL_RCC_ClockConfig+0x184>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2201      	movs	r2, #1
 80014b2:	4013      	ands	r3, r2
 80014b4:	683a      	ldr	r2, [r7, #0]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d211      	bcs.n	80014de <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ba:	4b1b      	ldr	r3, [pc, #108]	; (8001528 <HAL_RCC_ClockConfig+0x184>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2201      	movs	r2, #1
 80014c0:	4393      	bics	r3, r2
 80014c2:	0019      	movs	r1, r3
 80014c4:	4b18      	ldr	r3, [pc, #96]	; (8001528 <HAL_RCC_ClockConfig+0x184>)
 80014c6:	683a      	ldr	r2, [r7, #0]
 80014c8:	430a      	orrs	r2, r1
 80014ca:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014cc:	4b16      	ldr	r3, [pc, #88]	; (8001528 <HAL_RCC_ClockConfig+0x184>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2201      	movs	r2, #1
 80014d2:	4013      	ands	r3, r2
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d001      	beq.n	80014de <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e020      	b.n	8001520 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2204      	movs	r2, #4
 80014e4:	4013      	ands	r3, r2
 80014e6:	d009      	beq.n	80014fc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80014e8:	4b10      	ldr	r3, [pc, #64]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	4a11      	ldr	r2, [pc, #68]	; (8001534 <HAL_RCC_ClockConfig+0x190>)
 80014ee:	4013      	ands	r3, r2
 80014f0:	0019      	movs	r1, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	68da      	ldr	r2, [r3, #12]
 80014f6:	4b0d      	ldr	r3, [pc, #52]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 80014f8:	430a      	orrs	r2, r1
 80014fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80014fc:	f000 f820 	bl	8001540 <HAL_RCC_GetSysClockFreq>
 8001500:	0001      	movs	r1, r0
 8001502:	4b0a      	ldr	r3, [pc, #40]	; (800152c <HAL_RCC_ClockConfig+0x188>)
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	091b      	lsrs	r3, r3, #4
 8001508:	220f      	movs	r2, #15
 800150a:	4013      	ands	r3, r2
 800150c:	4a0a      	ldr	r2, [pc, #40]	; (8001538 <HAL_RCC_ClockConfig+0x194>)
 800150e:	5cd3      	ldrb	r3, [r2, r3]
 8001510:	000a      	movs	r2, r1
 8001512:	40da      	lsrs	r2, r3
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <HAL_RCC_ClockConfig+0x198>)
 8001516:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001518:	2003      	movs	r0, #3
 800151a:	f7ff f973 	bl	8000804 <HAL_InitTick>
  
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
}
 8001520:	0018      	movs	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	b004      	add	sp, #16
 8001526:	bd80      	pop	{r7, pc}
 8001528:	40022000 	.word	0x40022000
 800152c:	40021000 	.word	0x40021000
 8001530:	00001388 	.word	0x00001388
 8001534:	fffff8ff 	.word	0xfffff8ff
 8001538:	08002bbc 	.word	0x08002bbc
 800153c:	20000000 	.word	0x20000000

08001540 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800155a:	4b20      	ldr	r3, [pc, #128]	; (80015dc <HAL_RCC_GetSysClockFreq+0x9c>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	220c      	movs	r2, #12
 8001564:	4013      	ands	r3, r2
 8001566:	2b04      	cmp	r3, #4
 8001568:	d002      	beq.n	8001570 <HAL_RCC_GetSysClockFreq+0x30>
 800156a:	2b08      	cmp	r3, #8
 800156c:	d003      	beq.n	8001576 <HAL_RCC_GetSysClockFreq+0x36>
 800156e:	e02c      	b.n	80015ca <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001570:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001572:	613b      	str	r3, [r7, #16]
      break;
 8001574:	e02c      	b.n	80015d0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	0c9b      	lsrs	r3, r3, #18
 800157a:	220f      	movs	r2, #15
 800157c:	4013      	ands	r3, r2
 800157e:	4a19      	ldr	r2, [pc, #100]	; (80015e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001580:	5cd3      	ldrb	r3, [r2, r3]
 8001582:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001584:	4b15      	ldr	r3, [pc, #84]	; (80015dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001588:	220f      	movs	r2, #15
 800158a:	4013      	ands	r3, r2
 800158c:	4a16      	ldr	r2, [pc, #88]	; (80015e8 <HAL_RCC_GetSysClockFreq+0xa8>)
 800158e:	5cd3      	ldrb	r3, [r2, r3]
 8001590:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	2380      	movs	r3, #128	; 0x80
 8001596:	025b      	lsls	r3, r3, #9
 8001598:	4013      	ands	r3, r2
 800159a:	d009      	beq.n	80015b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800159c:	68b9      	ldr	r1, [r7, #8]
 800159e:	4810      	ldr	r0, [pc, #64]	; (80015e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80015a0:	f7fe fdb2 	bl	8000108 <__udivsi3>
 80015a4:	0003      	movs	r3, r0
 80015a6:	001a      	movs	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4353      	muls	r3, r2
 80015ac:	617b      	str	r3, [r7, #20]
 80015ae:	e009      	b.n	80015c4 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80015b0:	6879      	ldr	r1, [r7, #4]
 80015b2:	000a      	movs	r2, r1
 80015b4:	0152      	lsls	r2, r2, #5
 80015b6:	1a52      	subs	r2, r2, r1
 80015b8:	0193      	lsls	r3, r2, #6
 80015ba:	1a9b      	subs	r3, r3, r2
 80015bc:	00db      	lsls	r3, r3, #3
 80015be:	185b      	adds	r3, r3, r1
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	613b      	str	r3, [r7, #16]
      break;
 80015c8:	e002      	b.n	80015d0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015ca:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80015cc:	613b      	str	r3, [r7, #16]
      break;
 80015ce:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80015d0:	693b      	ldr	r3, [r7, #16]
}
 80015d2:	0018      	movs	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b006      	add	sp, #24
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	40021000 	.word	0x40021000
 80015e0:	007a1200 	.word	0x007a1200
 80015e4:	08002bd4 	.word	0x08002bd4
 80015e8:	08002be4 	.word	0x08002be4

080015ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015f0:	4b02      	ldr	r3, [pc, #8]	; (80015fc <HAL_RCC_GetHCLKFreq+0x10>)
 80015f2:	681b      	ldr	r3, [r3, #0]
}
 80015f4:	0018      	movs	r0, r3
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	20000000 	.word	0x20000000

08001600 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001604:	f7ff fff2 	bl	80015ec <HAL_RCC_GetHCLKFreq>
 8001608:	0001      	movs	r1, r0
 800160a:	4b06      	ldr	r3, [pc, #24]	; (8001624 <HAL_RCC_GetPCLK1Freq+0x24>)
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	0a1b      	lsrs	r3, r3, #8
 8001610:	2207      	movs	r2, #7
 8001612:	4013      	ands	r3, r2
 8001614:	4a04      	ldr	r2, [pc, #16]	; (8001628 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001616:	5cd3      	ldrb	r3, [r2, r3]
 8001618:	40d9      	lsrs	r1, r3
 800161a:	000b      	movs	r3, r1
}    
 800161c:	0018      	movs	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	46c0      	nop			; (mov r8, r8)
 8001624:	40021000 	.word	0x40021000
 8001628:	08002bcc 	.word	0x08002bcc

0800162c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001634:	2300      	movs	r3, #0
 8001636:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001638:	2300      	movs	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	2380      	movs	r3, #128	; 0x80
 8001642:	025b      	lsls	r3, r3, #9
 8001644:	4013      	ands	r3, r2
 8001646:	d100      	bne.n	800164a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001648:	e08e      	b.n	8001768 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800164a:	2017      	movs	r0, #23
 800164c:	183b      	adds	r3, r7, r0
 800164e:	2200      	movs	r2, #0
 8001650:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001652:	4b57      	ldr	r3, [pc, #348]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001654:	69da      	ldr	r2, [r3, #28]
 8001656:	2380      	movs	r3, #128	; 0x80
 8001658:	055b      	lsls	r3, r3, #21
 800165a:	4013      	ands	r3, r2
 800165c:	d110      	bne.n	8001680 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800165e:	4b54      	ldr	r3, [pc, #336]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001660:	69da      	ldr	r2, [r3, #28]
 8001662:	4b53      	ldr	r3, [pc, #332]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001664:	2180      	movs	r1, #128	; 0x80
 8001666:	0549      	lsls	r1, r1, #21
 8001668:	430a      	orrs	r2, r1
 800166a:	61da      	str	r2, [r3, #28]
 800166c:	4b50      	ldr	r3, [pc, #320]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800166e:	69da      	ldr	r2, [r3, #28]
 8001670:	2380      	movs	r3, #128	; 0x80
 8001672:	055b      	lsls	r3, r3, #21
 8001674:	4013      	ands	r3, r2
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800167a:	183b      	adds	r3, r7, r0
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001680:	4b4c      	ldr	r3, [pc, #304]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4013      	ands	r3, r2
 800168a:	d11a      	bne.n	80016c2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800168c:	4b49      	ldr	r3, [pc, #292]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4b48      	ldr	r3, [pc, #288]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001692:	2180      	movs	r1, #128	; 0x80
 8001694:	0049      	lsls	r1, r1, #1
 8001696:	430a      	orrs	r2, r1
 8001698:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800169a:	f7ff f8f9 	bl	8000890 <HAL_GetTick>
 800169e:	0003      	movs	r3, r0
 80016a0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a2:	e008      	b.n	80016b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016a4:	f7ff f8f4 	bl	8000890 <HAL_GetTick>
 80016a8:	0002      	movs	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b64      	cmp	r3, #100	; 0x64
 80016b0:	d901      	bls.n	80016b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e077      	b.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016b6:	4b3f      	ldr	r3, [pc, #252]	; (80017b4 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	2380      	movs	r3, #128	; 0x80
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	4013      	ands	r3, r2
 80016c0:	d0f0      	beq.n	80016a4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80016c2:	4b3b      	ldr	r3, [pc, #236]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016c4:	6a1a      	ldr	r2, [r3, #32]
 80016c6:	23c0      	movs	r3, #192	; 0xc0
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4013      	ands	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d034      	beq.n	800173e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685a      	ldr	r2, [r3, #4]
 80016d8:	23c0      	movs	r3, #192	; 0xc0
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	4013      	ands	r3, r2
 80016de:	68fa      	ldr	r2, [r7, #12]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d02c      	beq.n	800173e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016e4:	4b32      	ldr	r3, [pc, #200]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	4a33      	ldr	r2, [pc, #204]	; (80017b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80016ea:	4013      	ands	r3, r2
 80016ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80016ee:	4b30      	ldr	r3, [pc, #192]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016f0:	6a1a      	ldr	r2, [r3, #32]
 80016f2:	4b2f      	ldr	r3, [pc, #188]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016f4:	2180      	movs	r1, #128	; 0x80
 80016f6:	0249      	lsls	r1, r1, #9
 80016f8:	430a      	orrs	r2, r1
 80016fa:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016fc:	4b2c      	ldr	r3, [pc, #176]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80016fe:	6a1a      	ldr	r2, [r3, #32]
 8001700:	4b2b      	ldr	r3, [pc, #172]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001702:	492e      	ldr	r1, [pc, #184]	; (80017bc <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001704:	400a      	ands	r2, r1
 8001706:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001708:	4b29      	ldr	r3, [pc, #164]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800170a:	68fa      	ldr	r2, [r7, #12]
 800170c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	2201      	movs	r2, #1
 8001712:	4013      	ands	r3, r2
 8001714:	d013      	beq.n	800173e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001716:	f7ff f8bb 	bl	8000890 <HAL_GetTick>
 800171a:	0003      	movs	r3, r0
 800171c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800171e:	e009      	b.n	8001734 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001720:	f7ff f8b6 	bl	8000890 <HAL_GetTick>
 8001724:	0002      	movs	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	4a25      	ldr	r2, [pc, #148]	; (80017c0 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d901      	bls.n	8001734 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e038      	b.n	80017a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001734:	4b1e      	ldr	r3, [pc, #120]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	2202      	movs	r2, #2
 800173a:	4013      	ands	r3, r2
 800173c:	d0f0      	beq.n	8001720 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800173e:	4b1c      	ldr	r3, [pc, #112]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001740:	6a1b      	ldr	r3, [r3, #32]
 8001742:	4a1d      	ldr	r2, [pc, #116]	; (80017b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001744:	4013      	ands	r3, r2
 8001746:	0019      	movs	r1, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685a      	ldr	r2, [r3, #4]
 800174c:	4b18      	ldr	r3, [pc, #96]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800174e:	430a      	orrs	r2, r1
 8001750:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001752:	2317      	movs	r3, #23
 8001754:	18fb      	adds	r3, r7, r3
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d105      	bne.n	8001768 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800175c:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800175e:	69da      	ldr	r2, [r3, #28]
 8001760:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001762:	4918      	ldr	r1, [pc, #96]	; (80017c4 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001764:	400a      	ands	r2, r1
 8001766:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2201      	movs	r2, #1
 800176e:	4013      	ands	r3, r2
 8001770:	d009      	beq.n	8001786 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001772:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	2203      	movs	r2, #3
 8001778:	4393      	bics	r3, r2
 800177a:	0019      	movs	r1, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689a      	ldr	r2, [r3, #8]
 8001780:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001782:	430a      	orrs	r2, r1
 8001784:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2220      	movs	r2, #32
 800178c:	4013      	ands	r3, r2
 800178e:	d009      	beq.n	80017a4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001790:	4b07      	ldr	r3, [pc, #28]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001794:	2210      	movs	r2, #16
 8001796:	4393      	bics	r3, r2
 8001798:	0019      	movs	r1, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	68da      	ldr	r2, [r3, #12]
 800179e:	4b04      	ldr	r3, [pc, #16]	; (80017b0 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80017a0:	430a      	orrs	r2, r1
 80017a2:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	0018      	movs	r0, r3
 80017a8:	46bd      	mov	sp, r7
 80017aa:	b006      	add	sp, #24
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	46c0      	nop			; (mov r8, r8)
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40007000 	.word	0x40007000
 80017b8:	fffffcff 	.word	0xfffffcff
 80017bc:	fffeffff 	.word	0xfffeffff
 80017c0:	00001388 	.word	0x00001388
 80017c4:	efffffff 	.word	0xefffffff

080017c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e0a8      	b.n	800192c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d109      	bne.n	80017f6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685a      	ldr	r2, [r3, #4]
 80017e6:	2382      	movs	r3, #130	; 0x82
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d009      	beq.n	8001802 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	61da      	str	r2, [r3, #28]
 80017f4:	e005      	b.n	8001802 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2200      	movs	r2, #0
 8001800:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2200      	movs	r2, #0
 8001806:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	225d      	movs	r2, #93	; 0x5d
 800180c:	5c9b      	ldrb	r3, [r3, r2]
 800180e:	b2db      	uxtb	r3, r3
 8001810:	2b00      	cmp	r3, #0
 8001812:	d107      	bne.n	8001824 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	225c      	movs	r2, #92	; 0x5c
 8001818:	2100      	movs	r1, #0
 800181a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	0018      	movs	r0, r3
 8001820:	f7fe fe62 	bl	80004e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	225d      	movs	r2, #93	; 0x5d
 8001828:	2102      	movs	r1, #2
 800182a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2140      	movs	r1, #64	; 0x40
 8001838:	438a      	bics	r2, r1
 800183a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	68da      	ldr	r2, [r3, #12]
 8001840:	23e0      	movs	r3, #224	; 0xe0
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	429a      	cmp	r2, r3
 8001846:	d902      	bls.n	800184e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001848:	2300      	movs	r3, #0
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	e002      	b.n	8001854 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800184e:	2380      	movs	r3, #128	; 0x80
 8001850:	015b      	lsls	r3, r3, #5
 8001852:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	68da      	ldr	r2, [r3, #12]
 8001858:	23f0      	movs	r3, #240	; 0xf0
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	429a      	cmp	r2, r3
 800185e:	d008      	beq.n	8001872 <HAL_SPI_Init+0xaa>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	68da      	ldr	r2, [r3, #12]
 8001864:	23e0      	movs	r3, #224	; 0xe0
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	429a      	cmp	r2, r3
 800186a:	d002      	beq.n	8001872 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	2382      	movs	r3, #130	; 0x82
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	401a      	ands	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6899      	ldr	r1, [r3, #8]
 8001880:	2384      	movs	r3, #132	; 0x84
 8001882:	021b      	lsls	r3, r3, #8
 8001884:	400b      	ands	r3, r1
 8001886:	431a      	orrs	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	2102      	movs	r1, #2
 800188e:	400b      	ands	r3, r1
 8001890:	431a      	orrs	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	2101      	movs	r1, #1
 8001898:	400b      	ands	r3, r1
 800189a:	431a      	orrs	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6999      	ldr	r1, [r3, #24]
 80018a0:	2380      	movs	r3, #128	; 0x80
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	400b      	ands	r3, r1
 80018a6:	431a      	orrs	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	69db      	ldr	r3, [r3, #28]
 80018ac:	2138      	movs	r1, #56	; 0x38
 80018ae:	400b      	ands	r3, r1
 80018b0:	431a      	orrs	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a1b      	ldr	r3, [r3, #32]
 80018b6:	2180      	movs	r1, #128	; 0x80
 80018b8:	400b      	ands	r3, r1
 80018ba:	431a      	orrs	r2, r3
 80018bc:	0011      	movs	r1, r2
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018c2:	2380      	movs	r3, #128	; 0x80
 80018c4:	019b      	lsls	r3, r3, #6
 80018c6:	401a      	ands	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	0c1b      	lsrs	r3, r3, #16
 80018d6:	2204      	movs	r2, #4
 80018d8:	401a      	ands	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018de:	2110      	movs	r1, #16
 80018e0:	400b      	ands	r3, r1
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018e8:	2108      	movs	r1, #8
 80018ea:	400b      	ands	r3, r1
 80018ec:	431a      	orrs	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	68d9      	ldr	r1, [r3, #12]
 80018f2:	23f0      	movs	r3, #240	; 0xf0
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	400b      	ands	r3, r1
 80018f8:	431a      	orrs	r2, r3
 80018fa:	0011      	movs	r1, r2
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	015b      	lsls	r3, r3, #5
 8001902:	401a      	ands	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	430a      	orrs	r2, r1
 800190a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	69da      	ldr	r2, [r3, #28]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4907      	ldr	r1, [pc, #28]	; (8001934 <HAL_SPI_Init+0x16c>)
 8001918:	400a      	ands	r2, r1
 800191a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	225d      	movs	r2, #93	; 0x5d
 8001926:	2101      	movs	r1, #1
 8001928:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800192a:	2300      	movs	r3, #0
}
 800192c:	0018      	movs	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	b004      	add	sp, #16
 8001932:	bd80      	pop	{r7, pc}
 8001934:	fffff7ff 	.word	0xfffff7ff

08001938 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e044      	b.n	80019d4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800194e:	2b00      	cmp	r3, #0
 8001950:	d107      	bne.n	8001962 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2278      	movs	r2, #120	; 0x78
 8001956:	2100      	movs	r1, #0
 8001958:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	0018      	movs	r0, r3
 800195e:	f7fe fe0f 	bl	8000580 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2224      	movs	r2, #36	; 0x24
 8001966:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2101      	movs	r1, #1
 8001974:	438a      	bics	r2, r1
 8001976:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	0018      	movs	r0, r3
 800197c:	f000 f8d0 	bl	8001b20 <UART_SetConfig>
 8001980:	0003      	movs	r3, r0
 8001982:	2b01      	cmp	r3, #1
 8001984:	d101      	bne.n	800198a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e024      	b.n	80019d4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198e:	2b00      	cmp	r3, #0
 8001990:	d003      	beq.n	800199a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	0018      	movs	r0, r3
 8001996:	f000 f9eb 	bl	8001d70 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	685a      	ldr	r2, [r3, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	490d      	ldr	r1, [pc, #52]	; (80019dc <HAL_UART_Init+0xa4>)
 80019a6:	400a      	ands	r2, r1
 80019a8:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2108      	movs	r1, #8
 80019b6:	438a      	bics	r2, r1
 80019b8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2101      	movs	r1, #1
 80019c6:	430a      	orrs	r2, r1
 80019c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	0018      	movs	r0, r3
 80019ce:	f000 fa83 	bl	8001ed8 <UART_CheckIdleState>
 80019d2:	0003      	movs	r3, r0
}
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b002      	add	sp, #8
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	fffff7ff 	.word	0xfffff7ff

080019e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08a      	sub	sp, #40	; 0x28
 80019e4:	af02      	add	r7, sp, #8
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	60b9      	str	r1, [r7, #8]
 80019ea:	603b      	str	r3, [r7, #0]
 80019ec:	1dbb      	adds	r3, r7, #6
 80019ee:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80019f4:	2b20      	cmp	r3, #32
 80019f6:	d000      	beq.n	80019fa <HAL_UART_Transmit+0x1a>
 80019f8:	e08d      	b.n	8001b16 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d003      	beq.n	8001a08 <HAL_UART_Transmit+0x28>
 8001a00:	1dbb      	adds	r3, r7, #6
 8001a02:	881b      	ldrh	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d101      	bne.n	8001a0c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e085      	b.n	8001b18 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	015b      	lsls	r3, r3, #5
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d109      	bne.n	8001a2c <HAL_UART_Transmit+0x4c>
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d105      	bne.n	8001a2c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	2201      	movs	r2, #1
 8001a24:	4013      	ands	r3, r2
 8001a26:	d001      	beq.n	8001a2c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e075      	b.n	8001b18 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2284      	movs	r2, #132	; 0x84
 8001a30:	2100      	movs	r1, #0
 8001a32:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2221      	movs	r2, #33	; 0x21
 8001a38:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001a3a:	f7fe ff29 	bl	8000890 <HAL_GetTick>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	1dba      	adds	r2, r7, #6
 8001a46:	2150      	movs	r1, #80	; 0x50
 8001a48:	8812      	ldrh	r2, [r2, #0]
 8001a4a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	1dba      	adds	r2, r7, #6
 8001a50:	2152      	movs	r1, #82	; 0x52
 8001a52:	8812      	ldrh	r2, [r2, #0]
 8001a54:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	689a      	ldr	r2, [r3, #8]
 8001a5a:	2380      	movs	r3, #128	; 0x80
 8001a5c:	015b      	lsls	r3, r3, #5
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d108      	bne.n	8001a74 <HAL_UART_Transmit+0x94>
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d104      	bne.n	8001a74 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	61bb      	str	r3, [r7, #24]
 8001a72:	e003      	b.n	8001a7c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001a7c:	e030      	b.n	8001ae0 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	9300      	str	r3, [sp, #0]
 8001a86:	0013      	movs	r3, r2
 8001a88:	2200      	movs	r2, #0
 8001a8a:	2180      	movs	r1, #128	; 0x80
 8001a8c:	f000 facc 	bl	8002028 <UART_WaitOnFlagUntilTimeout>
 8001a90:	1e03      	subs	r3, r0, #0
 8001a92:	d004      	beq.n	8001a9e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2220      	movs	r2, #32
 8001a98:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e03c      	b.n	8001b18 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d10b      	bne.n	8001abc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	881a      	ldrh	r2, [r3, #0]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	05d2      	lsls	r2, r2, #23
 8001aae:	0dd2      	lsrs	r2, r2, #23
 8001ab0:	b292      	uxth	r2, r2
 8001ab2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	3302      	adds	r3, #2
 8001ab8:	61bb      	str	r3, [r7, #24]
 8001aba:	e008      	b.n	8001ace <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	781a      	ldrb	r2, [r3, #0]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	b292      	uxth	r2, r2
 8001ac6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	3301      	adds	r3, #1
 8001acc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2252      	movs	r2, #82	; 0x52
 8001ad2:	5a9b      	ldrh	r3, [r3, r2]
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	b299      	uxth	r1, r3
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2252      	movs	r2, #82	; 0x52
 8001ade:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2252      	movs	r2, #82	; 0x52
 8001ae4:	5a9b      	ldrh	r3, [r3, r2]
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1c8      	bne.n	8001a7e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	68f8      	ldr	r0, [r7, #12]
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	0013      	movs	r3, r2
 8001af6:	2200      	movs	r2, #0
 8001af8:	2140      	movs	r1, #64	; 0x40
 8001afa:	f000 fa95 	bl	8002028 <UART_WaitOnFlagUntilTimeout>
 8001afe:	1e03      	subs	r3, r0, #0
 8001b00:	d004      	beq.n	8001b0c <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2220      	movs	r2, #32
 8001b06:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e005      	b.n	8001b18 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2220      	movs	r2, #32
 8001b10:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8001b12:	2300      	movs	r3, #0
 8001b14:	e000      	b.n	8001b18 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8001b16:	2302      	movs	r3, #2
  }
}
 8001b18:	0018      	movs	r0, r3
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	b008      	add	sp, #32
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b088      	sub	sp, #32
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001b28:	231e      	movs	r3, #30
 8001b2a:	18fb      	adds	r3, r7, r3
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	431a      	orrs	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	695b      	ldr	r3, [r3, #20]
 8001b3e:	431a      	orrs	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	69db      	ldr	r3, [r3, #28]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a83      	ldr	r2, [pc, #524]	; (8001d5c <UART_SetConfig+0x23c>)
 8001b50:	4013      	ands	r3, r2
 8001b52:	0019      	movs	r1, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	697a      	ldr	r2, [r7, #20]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	4a7e      	ldr	r2, [pc, #504]	; (8001d60 <UART_SetConfig+0x240>)
 8001b66:	4013      	ands	r3, r2
 8001b68:	0019      	movs	r1, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	68da      	ldr	r2, [r3, #12]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	430a      	orrs	r2, r1
 8001b74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a1b      	ldr	r3, [r3, #32]
 8001b80:	697a      	ldr	r2, [r7, #20]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	4a75      	ldr	r2, [pc, #468]	; (8001d64 <UART_SetConfig+0x244>)
 8001b8e:	4013      	ands	r3, r2
 8001b90:	0019      	movs	r1, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	697a      	ldr	r2, [r7, #20]
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001b9c:	4b72      	ldr	r3, [pc, #456]	; (8001d68 <UART_SetConfig+0x248>)
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba0:	2203      	movs	r2, #3
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b03      	cmp	r3, #3
 8001ba6:	d00d      	beq.n	8001bc4 <UART_SetConfig+0xa4>
 8001ba8:	d81b      	bhi.n	8001be2 <UART_SetConfig+0xc2>
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d014      	beq.n	8001bd8 <UART_SetConfig+0xb8>
 8001bae:	d818      	bhi.n	8001be2 <UART_SetConfig+0xc2>
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d002      	beq.n	8001bba <UART_SetConfig+0x9a>
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d00a      	beq.n	8001bce <UART_SetConfig+0xae>
 8001bb8:	e013      	b.n	8001be2 <UART_SetConfig+0xc2>
 8001bba:	231f      	movs	r3, #31
 8001bbc:	18fb      	adds	r3, r7, r3
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	701a      	strb	r2, [r3, #0]
 8001bc2:	e012      	b.n	8001bea <UART_SetConfig+0xca>
 8001bc4:	231f      	movs	r3, #31
 8001bc6:	18fb      	adds	r3, r7, r3
 8001bc8:	2202      	movs	r2, #2
 8001bca:	701a      	strb	r2, [r3, #0]
 8001bcc:	e00d      	b.n	8001bea <UART_SetConfig+0xca>
 8001bce:	231f      	movs	r3, #31
 8001bd0:	18fb      	adds	r3, r7, r3
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	701a      	strb	r2, [r3, #0]
 8001bd6:	e008      	b.n	8001bea <UART_SetConfig+0xca>
 8001bd8:	231f      	movs	r3, #31
 8001bda:	18fb      	adds	r3, r7, r3
 8001bdc:	2208      	movs	r2, #8
 8001bde:	701a      	strb	r2, [r3, #0]
 8001be0:	e003      	b.n	8001bea <UART_SetConfig+0xca>
 8001be2:	231f      	movs	r3, #31
 8001be4:	18fb      	adds	r3, r7, r3
 8001be6:	2210      	movs	r2, #16
 8001be8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69da      	ldr	r2, [r3, #28]
 8001bee:	2380      	movs	r3, #128	; 0x80
 8001bf0:	021b      	lsls	r3, r3, #8
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d15c      	bne.n	8001cb0 <UART_SetConfig+0x190>
  {
    switch (clocksource)
 8001bf6:	231f      	movs	r3, #31
 8001bf8:	18fb      	adds	r3, r7, r3
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b08      	cmp	r3, #8
 8001bfe:	d015      	beq.n	8001c2c <UART_SetConfig+0x10c>
 8001c00:	dc18      	bgt.n	8001c34 <UART_SetConfig+0x114>
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d00d      	beq.n	8001c22 <UART_SetConfig+0x102>
 8001c06:	dc15      	bgt.n	8001c34 <UART_SetConfig+0x114>
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d002      	beq.n	8001c12 <UART_SetConfig+0xf2>
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d005      	beq.n	8001c1c <UART_SetConfig+0xfc>
 8001c10:	e010      	b.n	8001c34 <UART_SetConfig+0x114>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001c12:	f7ff fcf5 	bl	8001600 <HAL_RCC_GetPCLK1Freq>
 8001c16:	0003      	movs	r3, r0
 8001c18:	61bb      	str	r3, [r7, #24]
        break;
 8001c1a:	e012      	b.n	8001c42 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001c1c:	4b53      	ldr	r3, [pc, #332]	; (8001d6c <UART_SetConfig+0x24c>)
 8001c1e:	61bb      	str	r3, [r7, #24]
        break;
 8001c20:	e00f      	b.n	8001c42 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001c22:	f7ff fc8d 	bl	8001540 <HAL_RCC_GetSysClockFreq>
 8001c26:	0003      	movs	r3, r0
 8001c28:	61bb      	str	r3, [r7, #24]
        break;
 8001c2a:	e00a      	b.n	8001c42 <UART_SetConfig+0x122>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001c2c:	2380      	movs	r3, #128	; 0x80
 8001c2e:	021b      	lsls	r3, r3, #8
 8001c30:	61bb      	str	r3, [r7, #24]
        break;
 8001c32:	e006      	b.n	8001c42 <UART_SetConfig+0x122>
      default:
        pclk = 0U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001c38:	231e      	movs	r3, #30
 8001c3a:	18fb      	adds	r3, r7, r3
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	701a      	strb	r2, [r3, #0]
        break;
 8001c40:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d100      	bne.n	8001c4a <UART_SetConfig+0x12a>
 8001c48:	e07a      	b.n	8001d40 <UART_SetConfig+0x220>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	005a      	lsls	r2, r3, #1
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	085b      	lsrs	r3, r3, #1
 8001c54:	18d2      	adds	r2, r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	0019      	movs	r1, r3
 8001c5c:	0010      	movs	r0, r2
 8001c5e:	f7fe fa53 	bl	8000108 <__udivsi3>
 8001c62:	0003      	movs	r3, r0
 8001c64:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	2b0f      	cmp	r3, #15
 8001c6a:	d91c      	bls.n	8001ca6 <UART_SetConfig+0x186>
 8001c6c:	693a      	ldr	r2, [r7, #16]
 8001c6e:	2380      	movs	r3, #128	; 0x80
 8001c70:	025b      	lsls	r3, r3, #9
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d217      	bcs.n	8001ca6 <UART_SetConfig+0x186>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	200e      	movs	r0, #14
 8001c7c:	183b      	adds	r3, r7, r0
 8001c7e:	210f      	movs	r1, #15
 8001c80:	438a      	bics	r2, r1
 8001c82:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	085b      	lsrs	r3, r3, #1
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	2207      	movs	r2, #7
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	b299      	uxth	r1, r3
 8001c90:	183b      	adds	r3, r7, r0
 8001c92:	183a      	adds	r2, r7, r0
 8001c94:	8812      	ldrh	r2, [r2, #0]
 8001c96:	430a      	orrs	r2, r1
 8001c98:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	183a      	adds	r2, r7, r0
 8001ca0:	8812      	ldrh	r2, [r2, #0]
 8001ca2:	60da      	str	r2, [r3, #12]
 8001ca4:	e04c      	b.n	8001d40 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 8001ca6:	231e      	movs	r3, #30
 8001ca8:	18fb      	adds	r3, r7, r3
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
 8001cae:	e047      	b.n	8001d40 <UART_SetConfig+0x220>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001cb0:	231f      	movs	r3, #31
 8001cb2:	18fb      	adds	r3, r7, r3
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d015      	beq.n	8001ce6 <UART_SetConfig+0x1c6>
 8001cba:	dc18      	bgt.n	8001cee <UART_SetConfig+0x1ce>
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d00d      	beq.n	8001cdc <UART_SetConfig+0x1bc>
 8001cc0:	dc15      	bgt.n	8001cee <UART_SetConfig+0x1ce>
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d002      	beq.n	8001ccc <UART_SetConfig+0x1ac>
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d005      	beq.n	8001cd6 <UART_SetConfig+0x1b6>
 8001cca:	e010      	b.n	8001cee <UART_SetConfig+0x1ce>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001ccc:	f7ff fc98 	bl	8001600 <HAL_RCC_GetPCLK1Freq>
 8001cd0:	0003      	movs	r3, r0
 8001cd2:	61bb      	str	r3, [r7, #24]
        break;
 8001cd4:	e012      	b.n	8001cfc <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001cd6:	4b25      	ldr	r3, [pc, #148]	; (8001d6c <UART_SetConfig+0x24c>)
 8001cd8:	61bb      	str	r3, [r7, #24]
        break;
 8001cda:	e00f      	b.n	8001cfc <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001cdc:	f7ff fc30 	bl	8001540 <HAL_RCC_GetSysClockFreq>
 8001ce0:	0003      	movs	r3, r0
 8001ce2:	61bb      	str	r3, [r7, #24]
        break;
 8001ce4:	e00a      	b.n	8001cfc <UART_SetConfig+0x1dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	021b      	lsls	r3, r3, #8
 8001cea:	61bb      	str	r3, [r7, #24]
        break;
 8001cec:	e006      	b.n	8001cfc <UART_SetConfig+0x1dc>
      default:
        pclk = 0U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001cf2:	231e      	movs	r3, #30
 8001cf4:	18fb      	adds	r3, r7, r3
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	701a      	strb	r2, [r3, #0]
        break;
 8001cfa:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d01e      	beq.n	8001d40 <UART_SetConfig+0x220>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	085a      	lsrs	r2, r3, #1
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	18d2      	adds	r2, r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	0019      	movs	r1, r3
 8001d12:	0010      	movs	r0, r2
 8001d14:	f7fe f9f8 	bl	8000108 <__udivsi3>
 8001d18:	0003      	movs	r3, r0
 8001d1a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	2b0f      	cmp	r3, #15
 8001d20:	d90a      	bls.n	8001d38 <UART_SetConfig+0x218>
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	2380      	movs	r3, #128	; 0x80
 8001d26:	025b      	lsls	r3, r3, #9
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d205      	bcs.n	8001d38 <UART_SetConfig+0x218>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	e003      	b.n	8001d40 <UART_SetConfig+0x220>
      }
      else
      {
        ret = HAL_ERROR;
 8001d38:	231e      	movs	r3, #30
 8001d3a:	18fb      	adds	r3, r7, r3
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8001d4c:	231e      	movs	r3, #30
 8001d4e:	18fb      	adds	r3, r7, r3
 8001d50:	781b      	ldrb	r3, [r3, #0]
}
 8001d52:	0018      	movs	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b008      	add	sp, #32
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	46c0      	nop			; (mov r8, r8)
 8001d5c:	ffff69f3 	.word	0xffff69f3
 8001d60:	ffffcfff 	.word	0xffffcfff
 8001d64:	fffff4ff 	.word	0xfffff4ff
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	007a1200 	.word	0x007a1200

08001d70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d00b      	beq.n	8001d9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	4a4a      	ldr	r2, [pc, #296]	; (8001eb4 <UART_AdvFeatureConfig+0x144>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	0019      	movs	r1, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	430a      	orrs	r2, r1
 8001d98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9e:	2202      	movs	r2, #2
 8001da0:	4013      	ands	r3, r2
 8001da2:	d00b      	beq.n	8001dbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	4a43      	ldr	r2, [pc, #268]	; (8001eb8 <UART_AdvFeatureConfig+0x148>)
 8001dac:	4013      	ands	r3, r2
 8001dae:	0019      	movs	r1, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	430a      	orrs	r2, r1
 8001dba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc0:	2204      	movs	r2, #4
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d00b      	beq.n	8001dde <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	4a3b      	ldr	r2, [pc, #236]	; (8001ebc <UART_AdvFeatureConfig+0x14c>)
 8001dce:	4013      	ands	r3, r2
 8001dd0:	0019      	movs	r1, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de2:	2208      	movs	r2, #8
 8001de4:	4013      	ands	r3, r2
 8001de6:	d00b      	beq.n	8001e00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	4a34      	ldr	r2, [pc, #208]	; (8001ec0 <UART_AdvFeatureConfig+0x150>)
 8001df0:	4013      	ands	r3, r2
 8001df2:	0019      	movs	r1, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e04:	2210      	movs	r2, #16
 8001e06:	4013      	ands	r3, r2
 8001e08:	d00b      	beq.n	8001e22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	4a2c      	ldr	r2, [pc, #176]	; (8001ec4 <UART_AdvFeatureConfig+0x154>)
 8001e12:	4013      	ands	r3, r2
 8001e14:	0019      	movs	r1, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e26:	2220      	movs	r2, #32
 8001e28:	4013      	ands	r3, r2
 8001e2a:	d00b      	beq.n	8001e44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	4a25      	ldr	r2, [pc, #148]	; (8001ec8 <UART_AdvFeatureConfig+0x158>)
 8001e34:	4013      	ands	r3, r2
 8001e36:	0019      	movs	r1, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	430a      	orrs	r2, r1
 8001e42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	2240      	movs	r2, #64	; 0x40
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d01d      	beq.n	8001e8a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	4a1d      	ldr	r2, [pc, #116]	; (8001ecc <UART_AdvFeatureConfig+0x15c>)
 8001e56:	4013      	ands	r3, r2
 8001e58:	0019      	movs	r1, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	430a      	orrs	r2, r1
 8001e64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e6a:	2380      	movs	r3, #128	; 0x80
 8001e6c:	035b      	lsls	r3, r3, #13
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d10b      	bne.n	8001e8a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	4a15      	ldr	r2, [pc, #84]	; (8001ed0 <UART_AdvFeatureConfig+0x160>)
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	430a      	orrs	r2, r1
 8001e88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8e:	2280      	movs	r2, #128	; 0x80
 8001e90:	4013      	ands	r3, r2
 8001e92:	d00b      	beq.n	8001eac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	4a0e      	ldr	r2, [pc, #56]	; (8001ed4 <UART_AdvFeatureConfig+0x164>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	0019      	movs	r1, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	605a      	str	r2, [r3, #4]
  }
}
 8001eac:	46c0      	nop			; (mov r8, r8)
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	b002      	add	sp, #8
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	fffdffff 	.word	0xfffdffff
 8001eb8:	fffeffff 	.word	0xfffeffff
 8001ebc:	fffbffff 	.word	0xfffbffff
 8001ec0:	ffff7fff 	.word	0xffff7fff
 8001ec4:	ffffefff 	.word	0xffffefff
 8001ec8:	ffffdfff 	.word	0xffffdfff
 8001ecc:	ffefffff 	.word	0xffefffff
 8001ed0:	ff9fffff 	.word	0xff9fffff
 8001ed4:	fff7ffff 	.word	0xfff7ffff

08001ed8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b092      	sub	sp, #72	; 0x48
 8001edc:	af02      	add	r7, sp, #8
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2284      	movs	r2, #132	; 0x84
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001ee8:	f7fe fcd2 	bl	8000890 <HAL_GetTick>
 8001eec:	0003      	movs	r3, r0
 8001eee:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2208      	movs	r2, #8
 8001ef8:	4013      	ands	r3, r2
 8001efa:	2b08      	cmp	r3, #8
 8001efc:	d12c      	bne.n	8001f58 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001efe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f00:	2280      	movs	r2, #128	; 0x80
 8001f02:	0391      	lsls	r1, r2, #14
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	4a46      	ldr	r2, [pc, #280]	; (8002020 <UART_CheckIdleState+0x148>)
 8001f08:	9200      	str	r2, [sp, #0]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f000 f88c 	bl	8002028 <UART_WaitOnFlagUntilTimeout>
 8001f10:	1e03      	subs	r3, r0, #0
 8001f12:	d021      	beq.n	8001f58 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f14:	f3ef 8310 	mrs	r3, PRIMASK
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8001f1c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f1e:	2301      	movs	r3, #1
 8001f20:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f24:	f383 8810 	msr	PRIMASK, r3
}
 8001f28:	46c0      	nop			; (mov r8, r8)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2180      	movs	r1, #128	; 0x80
 8001f36:	438a      	bics	r2, r1
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f40:	f383 8810 	msr	PRIMASK, r3
}
 8001f44:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2220      	movs	r2, #32
 8001f4a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2278      	movs	r2, #120	; 0x78
 8001f50:	2100      	movs	r1, #0
 8001f52:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e05f      	b.n	8002018 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2204      	movs	r2, #4
 8001f60:	4013      	ands	r3, r2
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	d146      	bne.n	8001ff4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f68:	2280      	movs	r2, #128	; 0x80
 8001f6a:	03d1      	lsls	r1, r2, #15
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	4a2c      	ldr	r2, [pc, #176]	; (8002020 <UART_CheckIdleState+0x148>)
 8001f70:	9200      	str	r2, [sp, #0]
 8001f72:	2200      	movs	r2, #0
 8001f74:	f000 f858 	bl	8002028 <UART_WaitOnFlagUntilTimeout>
 8001f78:	1e03      	subs	r3, r0, #0
 8001f7a:	d03b      	beq.n	8001ff4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f7c:	f3ef 8310 	mrs	r3, PRIMASK
 8001f80:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f82:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f84:	637b      	str	r3, [r7, #52]	; 0x34
 8001f86:	2301      	movs	r3, #1
 8001f88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	f383 8810 	msr	PRIMASK, r3
}
 8001f90:	46c0      	nop			; (mov r8, r8)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4921      	ldr	r1, [pc, #132]	; (8002024 <UART_CheckIdleState+0x14c>)
 8001f9e:	400a      	ands	r2, r1
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fa4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	f383 8810 	msr	PRIMASK, r3
}
 8001fac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fae:	f3ef 8310 	mrs	r3, PRIMASK
 8001fb2:	61bb      	str	r3, [r7, #24]
  return(result);
 8001fb4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fb6:	633b      	str	r3, [r7, #48]	; 0x30
 8001fb8:	2301      	movs	r3, #1
 8001fba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f383 8810 	msr	PRIMASK, r3
}
 8001fc2:	46c0      	nop			; (mov r8, r8)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689a      	ldr	r2, [r3, #8]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2101      	movs	r1, #1
 8001fd0:	438a      	bics	r2, r1
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fd6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fd8:	6a3b      	ldr	r3, [r7, #32]
 8001fda:	f383 8810 	msr	PRIMASK, r3
}
 8001fde:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2280      	movs	r2, #128	; 0x80
 8001fe4:	2120      	movs	r1, #32
 8001fe6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2278      	movs	r2, #120	; 0x78
 8001fec:	2100      	movs	r1, #0
 8001fee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e011      	b.n	8002018 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2280      	movs	r2, #128	; 0x80
 8001ffe:	2120      	movs	r1, #32
 8002000:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2278      	movs	r2, #120	; 0x78
 8002012:	2100      	movs	r1, #0
 8002014:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	0018      	movs	r0, r3
 800201a:	46bd      	mov	sp, r7
 800201c:	b010      	add	sp, #64	; 0x40
 800201e:	bd80      	pop	{r7, pc}
 8002020:	01ffffff 	.word	0x01ffffff
 8002024:	fffffedf 	.word	0xfffffedf

08002028 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	603b      	str	r3, [r7, #0]
 8002034:	1dfb      	adds	r3, r7, #7
 8002036:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002038:	e04b      	b.n	80020d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	3301      	adds	r3, #1
 800203e:	d048      	beq.n	80020d2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002040:	f7fe fc26 	bl	8000890 <HAL_GetTick>
 8002044:	0002      	movs	r2, r0
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	429a      	cmp	r2, r3
 800204e:	d302      	bcc.n	8002056 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d101      	bne.n	800205a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e04b      	b.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2204      	movs	r2, #4
 8002062:	4013      	ands	r3, r2
 8002064:	d035      	beq.n	80020d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	2208      	movs	r2, #8
 800206e:	4013      	ands	r3, r2
 8002070:	2b08      	cmp	r3, #8
 8002072:	d111      	bne.n	8002098 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2208      	movs	r2, #8
 800207a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	0018      	movs	r0, r3
 8002080:	f000 f83c 	bl	80020fc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2284      	movs	r2, #132	; 0x84
 8002088:	2108      	movs	r1, #8
 800208a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2278      	movs	r2, #120	; 0x78
 8002090:	2100      	movs	r1, #0
 8002092:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e02c      	b.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	69da      	ldr	r2, [r3, #28]
 800209e:	2380      	movs	r3, #128	; 0x80
 80020a0:	011b      	lsls	r3, r3, #4
 80020a2:	401a      	ands	r2, r3
 80020a4:	2380      	movs	r3, #128	; 0x80
 80020a6:	011b      	lsls	r3, r3, #4
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d112      	bne.n	80020d2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2280      	movs	r2, #128	; 0x80
 80020b2:	0112      	lsls	r2, r2, #4
 80020b4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	0018      	movs	r0, r3
 80020ba:	f000 f81f 	bl	80020fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2284      	movs	r2, #132	; 0x84
 80020c2:	2120      	movs	r1, #32
 80020c4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2278      	movs	r2, #120	; 0x78
 80020ca:	2100      	movs	r1, #0
 80020cc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e00f      	b.n	80020f2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	69db      	ldr	r3, [r3, #28]
 80020d8:	68ba      	ldr	r2, [r7, #8]
 80020da:	4013      	ands	r3, r2
 80020dc:	68ba      	ldr	r2, [r7, #8]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	425a      	negs	r2, r3
 80020e2:	4153      	adcs	r3, r2
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	001a      	movs	r2, r3
 80020e8:	1dfb      	adds	r3, r7, #7
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d0a4      	beq.n	800203a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	0018      	movs	r0, r3
 80020f4:	46bd      	mov	sp, r7
 80020f6:	b004      	add	sp, #16
 80020f8:	bd80      	pop	{r7, pc}
	...

080020fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08e      	sub	sp, #56	; 0x38
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002104:	f3ef 8310 	mrs	r3, PRIMASK
 8002108:	617b      	str	r3, [r7, #20]
  return(result);
 800210a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800210c:	637b      	str	r3, [r7, #52]	; 0x34
 800210e:	2301      	movs	r3, #1
 8002110:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	f383 8810 	msr	PRIMASK, r3
}
 8002118:	46c0      	nop			; (mov r8, r8)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4926      	ldr	r1, [pc, #152]	; (80021c0 <UART_EndRxTransfer+0xc4>)
 8002126:	400a      	ands	r2, r1
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800212c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	f383 8810 	msr	PRIMASK, r3
}
 8002134:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002136:	f3ef 8310 	mrs	r3, PRIMASK
 800213a:	623b      	str	r3, [r7, #32]
  return(result);
 800213c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800213e:	633b      	str	r3, [r7, #48]	; 0x30
 8002140:	2301      	movs	r3, #1
 8002142:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002146:	f383 8810 	msr	PRIMASK, r3
}
 800214a:	46c0      	nop			; (mov r8, r8)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2101      	movs	r1, #1
 8002158:	438a      	bics	r2, r1
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800215e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002162:	f383 8810 	msr	PRIMASK, r3
}
 8002166:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800216c:	2b01      	cmp	r3, #1
 800216e:	d118      	bne.n	80021a2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002170:	f3ef 8310 	mrs	r3, PRIMASK
 8002174:	60bb      	str	r3, [r7, #8]
  return(result);
 8002176:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002178:	62fb      	str	r3, [r7, #44]	; 0x2c
 800217a:	2301      	movs	r3, #1
 800217c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f383 8810 	msr	PRIMASK, r3
}
 8002184:	46c0      	nop			; (mov r8, r8)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2110      	movs	r1, #16
 8002192:	438a      	bics	r2, r1
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002198:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	f383 8810 	msr	PRIMASK, r3
}
 80021a0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2280      	movs	r2, #128	; 0x80
 80021a6:	2120      	movs	r1, #32
 80021a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80021b6:	46c0      	nop			; (mov r8, r8)
 80021b8:	46bd      	mov	sp, r7
 80021ba:	b00e      	add	sp, #56	; 0x38
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	fffffedf 	.word	0xfffffedf

080021c4 <std>:
 80021c4:	2300      	movs	r3, #0
 80021c6:	b510      	push	{r4, lr}
 80021c8:	0004      	movs	r4, r0
 80021ca:	6003      	str	r3, [r0, #0]
 80021cc:	6043      	str	r3, [r0, #4]
 80021ce:	6083      	str	r3, [r0, #8]
 80021d0:	8181      	strh	r1, [r0, #12]
 80021d2:	6643      	str	r3, [r0, #100]	; 0x64
 80021d4:	81c2      	strh	r2, [r0, #14]
 80021d6:	6103      	str	r3, [r0, #16]
 80021d8:	6143      	str	r3, [r0, #20]
 80021da:	6183      	str	r3, [r0, #24]
 80021dc:	0019      	movs	r1, r3
 80021de:	2208      	movs	r2, #8
 80021e0:	305c      	adds	r0, #92	; 0x5c
 80021e2:	f000 fa05 	bl	80025f0 <memset>
 80021e6:	4b0b      	ldr	r3, [pc, #44]	; (8002214 <std+0x50>)
 80021e8:	6224      	str	r4, [r4, #32]
 80021ea:	6263      	str	r3, [r4, #36]	; 0x24
 80021ec:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <std+0x54>)
 80021ee:	62a3      	str	r3, [r4, #40]	; 0x28
 80021f0:	4b0a      	ldr	r3, [pc, #40]	; (800221c <std+0x58>)
 80021f2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80021f4:	4b0a      	ldr	r3, [pc, #40]	; (8002220 <std+0x5c>)
 80021f6:	6323      	str	r3, [r4, #48]	; 0x30
 80021f8:	4b0a      	ldr	r3, [pc, #40]	; (8002224 <std+0x60>)
 80021fa:	429c      	cmp	r4, r3
 80021fc:	d005      	beq.n	800220a <std+0x46>
 80021fe:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <std+0x64>)
 8002200:	429c      	cmp	r4, r3
 8002202:	d002      	beq.n	800220a <std+0x46>
 8002204:	4b09      	ldr	r3, [pc, #36]	; (800222c <std+0x68>)
 8002206:	429c      	cmp	r4, r3
 8002208:	d103      	bne.n	8002212 <std+0x4e>
 800220a:	0020      	movs	r0, r4
 800220c:	3058      	adds	r0, #88	; 0x58
 800220e:	f000 fa6f 	bl	80026f0 <__retarget_lock_init_recursive>
 8002212:	bd10      	pop	{r4, pc}
 8002214:	0800240d 	.word	0x0800240d
 8002218:	08002435 	.word	0x08002435
 800221c:	0800246d 	.word	0x0800246d
 8002220:	08002499 	.word	0x08002499
 8002224:	20000178 	.word	0x20000178
 8002228:	200001e0 	.word	0x200001e0
 800222c:	20000248 	.word	0x20000248

08002230 <stdio_exit_handler>:
 8002230:	b510      	push	{r4, lr}
 8002232:	4a03      	ldr	r2, [pc, #12]	; (8002240 <stdio_exit_handler+0x10>)
 8002234:	4903      	ldr	r1, [pc, #12]	; (8002244 <stdio_exit_handler+0x14>)
 8002236:	4804      	ldr	r0, [pc, #16]	; (8002248 <stdio_exit_handler+0x18>)
 8002238:	f000 f86c 	bl	8002314 <_fwalk_sglue>
 800223c:	bd10      	pop	{r4, pc}
 800223e:	46c0      	nop			; (mov r8, r8)
 8002240:	2000000c 	.word	0x2000000c
 8002244:	08002a09 	.word	0x08002a09
 8002248:	20000018 	.word	0x20000018

0800224c <cleanup_stdio>:
 800224c:	6841      	ldr	r1, [r0, #4]
 800224e:	4b0b      	ldr	r3, [pc, #44]	; (800227c <cleanup_stdio+0x30>)
 8002250:	b510      	push	{r4, lr}
 8002252:	0004      	movs	r4, r0
 8002254:	4299      	cmp	r1, r3
 8002256:	d001      	beq.n	800225c <cleanup_stdio+0x10>
 8002258:	f000 fbd6 	bl	8002a08 <_fflush_r>
 800225c:	68a1      	ldr	r1, [r4, #8]
 800225e:	4b08      	ldr	r3, [pc, #32]	; (8002280 <cleanup_stdio+0x34>)
 8002260:	4299      	cmp	r1, r3
 8002262:	d002      	beq.n	800226a <cleanup_stdio+0x1e>
 8002264:	0020      	movs	r0, r4
 8002266:	f000 fbcf 	bl	8002a08 <_fflush_r>
 800226a:	68e1      	ldr	r1, [r4, #12]
 800226c:	4b05      	ldr	r3, [pc, #20]	; (8002284 <cleanup_stdio+0x38>)
 800226e:	4299      	cmp	r1, r3
 8002270:	d002      	beq.n	8002278 <cleanup_stdio+0x2c>
 8002272:	0020      	movs	r0, r4
 8002274:	f000 fbc8 	bl	8002a08 <_fflush_r>
 8002278:	bd10      	pop	{r4, pc}
 800227a:	46c0      	nop			; (mov r8, r8)
 800227c:	20000178 	.word	0x20000178
 8002280:	200001e0 	.word	0x200001e0
 8002284:	20000248 	.word	0x20000248

08002288 <global_stdio_init.part.0>:
 8002288:	b510      	push	{r4, lr}
 800228a:	4b09      	ldr	r3, [pc, #36]	; (80022b0 <global_stdio_init.part.0+0x28>)
 800228c:	4a09      	ldr	r2, [pc, #36]	; (80022b4 <global_stdio_init.part.0+0x2c>)
 800228e:	2104      	movs	r1, #4
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	4809      	ldr	r0, [pc, #36]	; (80022b8 <global_stdio_init.part.0+0x30>)
 8002294:	2200      	movs	r2, #0
 8002296:	f7ff ff95 	bl	80021c4 <std>
 800229a:	2201      	movs	r2, #1
 800229c:	2109      	movs	r1, #9
 800229e:	4807      	ldr	r0, [pc, #28]	; (80022bc <global_stdio_init.part.0+0x34>)
 80022a0:	f7ff ff90 	bl	80021c4 <std>
 80022a4:	2202      	movs	r2, #2
 80022a6:	2112      	movs	r1, #18
 80022a8:	4805      	ldr	r0, [pc, #20]	; (80022c0 <global_stdio_init.part.0+0x38>)
 80022aa:	f7ff ff8b 	bl	80021c4 <std>
 80022ae:	bd10      	pop	{r4, pc}
 80022b0:	200002b0 	.word	0x200002b0
 80022b4:	08002231 	.word	0x08002231
 80022b8:	20000178 	.word	0x20000178
 80022bc:	200001e0 	.word	0x200001e0
 80022c0:	20000248 	.word	0x20000248

080022c4 <__sfp_lock_acquire>:
 80022c4:	b510      	push	{r4, lr}
 80022c6:	4802      	ldr	r0, [pc, #8]	; (80022d0 <__sfp_lock_acquire+0xc>)
 80022c8:	f000 fa13 	bl	80026f2 <__retarget_lock_acquire_recursive>
 80022cc:	bd10      	pop	{r4, pc}
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	200002b9 	.word	0x200002b9

080022d4 <__sfp_lock_release>:
 80022d4:	b510      	push	{r4, lr}
 80022d6:	4802      	ldr	r0, [pc, #8]	; (80022e0 <__sfp_lock_release+0xc>)
 80022d8:	f000 fa0c 	bl	80026f4 <__retarget_lock_release_recursive>
 80022dc:	bd10      	pop	{r4, pc}
 80022de:	46c0      	nop			; (mov r8, r8)
 80022e0:	200002b9 	.word	0x200002b9

080022e4 <__sinit>:
 80022e4:	b510      	push	{r4, lr}
 80022e6:	0004      	movs	r4, r0
 80022e8:	f7ff ffec 	bl	80022c4 <__sfp_lock_acquire>
 80022ec:	6a23      	ldr	r3, [r4, #32]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <__sinit+0x14>
 80022f2:	f7ff ffef 	bl	80022d4 <__sfp_lock_release>
 80022f6:	bd10      	pop	{r4, pc}
 80022f8:	4b04      	ldr	r3, [pc, #16]	; (800230c <__sinit+0x28>)
 80022fa:	6223      	str	r3, [r4, #32]
 80022fc:	4b04      	ldr	r3, [pc, #16]	; (8002310 <__sinit+0x2c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1f6      	bne.n	80022f2 <__sinit+0xe>
 8002304:	f7ff ffc0 	bl	8002288 <global_stdio_init.part.0>
 8002308:	e7f3      	b.n	80022f2 <__sinit+0xe>
 800230a:	46c0      	nop			; (mov r8, r8)
 800230c:	0800224d 	.word	0x0800224d
 8002310:	200002b0 	.word	0x200002b0

08002314 <_fwalk_sglue>:
 8002314:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002316:	0014      	movs	r4, r2
 8002318:	2600      	movs	r6, #0
 800231a:	9000      	str	r0, [sp, #0]
 800231c:	9101      	str	r1, [sp, #4]
 800231e:	68a5      	ldr	r5, [r4, #8]
 8002320:	6867      	ldr	r7, [r4, #4]
 8002322:	3f01      	subs	r7, #1
 8002324:	d504      	bpl.n	8002330 <_fwalk_sglue+0x1c>
 8002326:	6824      	ldr	r4, [r4, #0]
 8002328:	2c00      	cmp	r4, #0
 800232a:	d1f8      	bne.n	800231e <_fwalk_sglue+0xa>
 800232c:	0030      	movs	r0, r6
 800232e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002330:	89ab      	ldrh	r3, [r5, #12]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d908      	bls.n	8002348 <_fwalk_sglue+0x34>
 8002336:	220e      	movs	r2, #14
 8002338:	5eab      	ldrsh	r3, [r5, r2]
 800233a:	3301      	adds	r3, #1
 800233c:	d004      	beq.n	8002348 <_fwalk_sglue+0x34>
 800233e:	0029      	movs	r1, r5
 8002340:	9800      	ldr	r0, [sp, #0]
 8002342:	9b01      	ldr	r3, [sp, #4]
 8002344:	4798      	blx	r3
 8002346:	4306      	orrs	r6, r0
 8002348:	3568      	adds	r5, #104	; 0x68
 800234a:	e7ea      	b.n	8002322 <_fwalk_sglue+0xe>

0800234c <_puts_r>:
 800234c:	6a03      	ldr	r3, [r0, #32]
 800234e:	b570      	push	{r4, r5, r6, lr}
 8002350:	0005      	movs	r5, r0
 8002352:	000e      	movs	r6, r1
 8002354:	6884      	ldr	r4, [r0, #8]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <_puts_r+0x12>
 800235a:	f7ff ffc3 	bl	80022e4 <__sinit>
 800235e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002360:	07db      	lsls	r3, r3, #31
 8002362:	d405      	bmi.n	8002370 <_puts_r+0x24>
 8002364:	89a3      	ldrh	r3, [r4, #12]
 8002366:	059b      	lsls	r3, r3, #22
 8002368:	d402      	bmi.n	8002370 <_puts_r+0x24>
 800236a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800236c:	f000 f9c1 	bl	80026f2 <__retarget_lock_acquire_recursive>
 8002370:	89a3      	ldrh	r3, [r4, #12]
 8002372:	071b      	lsls	r3, r3, #28
 8002374:	d502      	bpl.n	800237c <_puts_r+0x30>
 8002376:	6923      	ldr	r3, [r4, #16]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d11f      	bne.n	80023bc <_puts_r+0x70>
 800237c:	0021      	movs	r1, r4
 800237e:	0028      	movs	r0, r5
 8002380:	f000 f8d2 	bl	8002528 <__swsetup_r>
 8002384:	2800      	cmp	r0, #0
 8002386:	d019      	beq.n	80023bc <_puts_r+0x70>
 8002388:	2501      	movs	r5, #1
 800238a:	426d      	negs	r5, r5
 800238c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800238e:	07db      	lsls	r3, r3, #31
 8002390:	d405      	bmi.n	800239e <_puts_r+0x52>
 8002392:	89a3      	ldrh	r3, [r4, #12]
 8002394:	059b      	lsls	r3, r3, #22
 8002396:	d402      	bmi.n	800239e <_puts_r+0x52>
 8002398:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800239a:	f000 f9ab 	bl	80026f4 <__retarget_lock_release_recursive>
 800239e:	0028      	movs	r0, r5
 80023a0:	bd70      	pop	{r4, r5, r6, pc}
 80023a2:	3601      	adds	r6, #1
 80023a4:	60a3      	str	r3, [r4, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	da04      	bge.n	80023b4 <_puts_r+0x68>
 80023aa:	69a2      	ldr	r2, [r4, #24]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	dc16      	bgt.n	80023de <_puts_r+0x92>
 80023b0:	290a      	cmp	r1, #10
 80023b2:	d014      	beq.n	80023de <_puts_r+0x92>
 80023b4:	6823      	ldr	r3, [r4, #0]
 80023b6:	1c5a      	adds	r2, r3, #1
 80023b8:	6022      	str	r2, [r4, #0]
 80023ba:	7019      	strb	r1, [r3, #0]
 80023bc:	68a3      	ldr	r3, [r4, #8]
 80023be:	7831      	ldrb	r1, [r6, #0]
 80023c0:	3b01      	subs	r3, #1
 80023c2:	2900      	cmp	r1, #0
 80023c4:	d1ed      	bne.n	80023a2 <_puts_r+0x56>
 80023c6:	60a3      	str	r3, [r4, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	da0f      	bge.n	80023ec <_puts_r+0xa0>
 80023cc:	0028      	movs	r0, r5
 80023ce:	0022      	movs	r2, r4
 80023d0:	310a      	adds	r1, #10
 80023d2:	f000 f867 	bl	80024a4 <__swbuf_r>
 80023d6:	250a      	movs	r5, #10
 80023d8:	3001      	adds	r0, #1
 80023da:	d1d7      	bne.n	800238c <_puts_r+0x40>
 80023dc:	e7d4      	b.n	8002388 <_puts_r+0x3c>
 80023de:	0022      	movs	r2, r4
 80023e0:	0028      	movs	r0, r5
 80023e2:	f000 f85f 	bl	80024a4 <__swbuf_r>
 80023e6:	3001      	adds	r0, #1
 80023e8:	d1e8      	bne.n	80023bc <_puts_r+0x70>
 80023ea:	e7cd      	b.n	8002388 <_puts_r+0x3c>
 80023ec:	250a      	movs	r5, #10
 80023ee:	6823      	ldr	r3, [r4, #0]
 80023f0:	1c5a      	adds	r2, r3, #1
 80023f2:	6022      	str	r2, [r4, #0]
 80023f4:	701d      	strb	r5, [r3, #0]
 80023f6:	e7c9      	b.n	800238c <_puts_r+0x40>

080023f8 <puts>:
 80023f8:	b510      	push	{r4, lr}
 80023fa:	4b03      	ldr	r3, [pc, #12]	; (8002408 <puts+0x10>)
 80023fc:	0001      	movs	r1, r0
 80023fe:	6818      	ldr	r0, [r3, #0]
 8002400:	f7ff ffa4 	bl	800234c <_puts_r>
 8002404:	bd10      	pop	{r4, pc}
 8002406:	46c0      	nop			; (mov r8, r8)
 8002408:	20000064 	.word	0x20000064

0800240c <__sread>:
 800240c:	b570      	push	{r4, r5, r6, lr}
 800240e:	000c      	movs	r4, r1
 8002410:	250e      	movs	r5, #14
 8002412:	5f49      	ldrsh	r1, [r1, r5]
 8002414:	f000 f91a 	bl	800264c <_read_r>
 8002418:	2800      	cmp	r0, #0
 800241a:	db03      	blt.n	8002424 <__sread+0x18>
 800241c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800241e:	181b      	adds	r3, r3, r0
 8002420:	6563      	str	r3, [r4, #84]	; 0x54
 8002422:	bd70      	pop	{r4, r5, r6, pc}
 8002424:	89a3      	ldrh	r3, [r4, #12]
 8002426:	4a02      	ldr	r2, [pc, #8]	; (8002430 <__sread+0x24>)
 8002428:	4013      	ands	r3, r2
 800242a:	81a3      	strh	r3, [r4, #12]
 800242c:	e7f9      	b.n	8002422 <__sread+0x16>
 800242e:	46c0      	nop			; (mov r8, r8)
 8002430:	ffffefff 	.word	0xffffefff

08002434 <__swrite>:
 8002434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002436:	001f      	movs	r7, r3
 8002438:	898b      	ldrh	r3, [r1, #12]
 800243a:	0005      	movs	r5, r0
 800243c:	000c      	movs	r4, r1
 800243e:	0016      	movs	r6, r2
 8002440:	05db      	lsls	r3, r3, #23
 8002442:	d505      	bpl.n	8002450 <__swrite+0x1c>
 8002444:	230e      	movs	r3, #14
 8002446:	5ec9      	ldrsh	r1, [r1, r3]
 8002448:	2200      	movs	r2, #0
 800244a:	2302      	movs	r3, #2
 800244c:	f000 f8ea 	bl	8002624 <_lseek_r>
 8002450:	89a3      	ldrh	r3, [r4, #12]
 8002452:	4a05      	ldr	r2, [pc, #20]	; (8002468 <__swrite+0x34>)
 8002454:	0028      	movs	r0, r5
 8002456:	4013      	ands	r3, r2
 8002458:	81a3      	strh	r3, [r4, #12]
 800245a:	0032      	movs	r2, r6
 800245c:	230e      	movs	r3, #14
 800245e:	5ee1      	ldrsh	r1, [r4, r3]
 8002460:	003b      	movs	r3, r7
 8002462:	f000 f907 	bl	8002674 <_write_r>
 8002466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002468:	ffffefff 	.word	0xffffefff

0800246c <__sseek>:
 800246c:	b570      	push	{r4, r5, r6, lr}
 800246e:	000c      	movs	r4, r1
 8002470:	250e      	movs	r5, #14
 8002472:	5f49      	ldrsh	r1, [r1, r5]
 8002474:	f000 f8d6 	bl	8002624 <_lseek_r>
 8002478:	89a3      	ldrh	r3, [r4, #12]
 800247a:	1c42      	adds	r2, r0, #1
 800247c:	d103      	bne.n	8002486 <__sseek+0x1a>
 800247e:	4a05      	ldr	r2, [pc, #20]	; (8002494 <__sseek+0x28>)
 8002480:	4013      	ands	r3, r2
 8002482:	81a3      	strh	r3, [r4, #12]
 8002484:	bd70      	pop	{r4, r5, r6, pc}
 8002486:	2280      	movs	r2, #128	; 0x80
 8002488:	0152      	lsls	r2, r2, #5
 800248a:	4313      	orrs	r3, r2
 800248c:	81a3      	strh	r3, [r4, #12]
 800248e:	6560      	str	r0, [r4, #84]	; 0x54
 8002490:	e7f8      	b.n	8002484 <__sseek+0x18>
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	ffffefff 	.word	0xffffefff

08002498 <__sclose>:
 8002498:	b510      	push	{r4, lr}
 800249a:	230e      	movs	r3, #14
 800249c:	5ec9      	ldrsh	r1, [r1, r3]
 800249e:	f000 f8af 	bl	8002600 <_close_r>
 80024a2:	bd10      	pop	{r4, pc}

080024a4 <__swbuf_r>:
 80024a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024a6:	0006      	movs	r6, r0
 80024a8:	000d      	movs	r5, r1
 80024aa:	0014      	movs	r4, r2
 80024ac:	2800      	cmp	r0, #0
 80024ae:	d004      	beq.n	80024ba <__swbuf_r+0x16>
 80024b0:	6a03      	ldr	r3, [r0, #32]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <__swbuf_r+0x16>
 80024b6:	f7ff ff15 	bl	80022e4 <__sinit>
 80024ba:	69a3      	ldr	r3, [r4, #24]
 80024bc:	60a3      	str	r3, [r4, #8]
 80024be:	89a3      	ldrh	r3, [r4, #12]
 80024c0:	071b      	lsls	r3, r3, #28
 80024c2:	d528      	bpl.n	8002516 <__swbuf_r+0x72>
 80024c4:	6923      	ldr	r3, [r4, #16]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d025      	beq.n	8002516 <__swbuf_r+0x72>
 80024ca:	6923      	ldr	r3, [r4, #16]
 80024cc:	6820      	ldr	r0, [r4, #0]
 80024ce:	b2ef      	uxtb	r7, r5
 80024d0:	1ac0      	subs	r0, r0, r3
 80024d2:	6963      	ldr	r3, [r4, #20]
 80024d4:	b2ed      	uxtb	r5, r5
 80024d6:	4283      	cmp	r3, r0
 80024d8:	dc05      	bgt.n	80024e6 <__swbuf_r+0x42>
 80024da:	0021      	movs	r1, r4
 80024dc:	0030      	movs	r0, r6
 80024de:	f000 fa93 	bl	8002a08 <_fflush_r>
 80024e2:	2800      	cmp	r0, #0
 80024e4:	d11d      	bne.n	8002522 <__swbuf_r+0x7e>
 80024e6:	68a3      	ldr	r3, [r4, #8]
 80024e8:	3001      	adds	r0, #1
 80024ea:	3b01      	subs	r3, #1
 80024ec:	60a3      	str	r3, [r4, #8]
 80024ee:	6823      	ldr	r3, [r4, #0]
 80024f0:	1c5a      	adds	r2, r3, #1
 80024f2:	6022      	str	r2, [r4, #0]
 80024f4:	701f      	strb	r7, [r3, #0]
 80024f6:	6963      	ldr	r3, [r4, #20]
 80024f8:	4283      	cmp	r3, r0
 80024fa:	d004      	beq.n	8002506 <__swbuf_r+0x62>
 80024fc:	89a3      	ldrh	r3, [r4, #12]
 80024fe:	07db      	lsls	r3, r3, #31
 8002500:	d507      	bpl.n	8002512 <__swbuf_r+0x6e>
 8002502:	2d0a      	cmp	r5, #10
 8002504:	d105      	bne.n	8002512 <__swbuf_r+0x6e>
 8002506:	0021      	movs	r1, r4
 8002508:	0030      	movs	r0, r6
 800250a:	f000 fa7d 	bl	8002a08 <_fflush_r>
 800250e:	2800      	cmp	r0, #0
 8002510:	d107      	bne.n	8002522 <__swbuf_r+0x7e>
 8002512:	0028      	movs	r0, r5
 8002514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002516:	0021      	movs	r1, r4
 8002518:	0030      	movs	r0, r6
 800251a:	f000 f805 	bl	8002528 <__swsetup_r>
 800251e:	2800      	cmp	r0, #0
 8002520:	d0d3      	beq.n	80024ca <__swbuf_r+0x26>
 8002522:	2501      	movs	r5, #1
 8002524:	426d      	negs	r5, r5
 8002526:	e7f4      	b.n	8002512 <__swbuf_r+0x6e>

08002528 <__swsetup_r>:
 8002528:	4b30      	ldr	r3, [pc, #192]	; (80025ec <__swsetup_r+0xc4>)
 800252a:	b570      	push	{r4, r5, r6, lr}
 800252c:	0005      	movs	r5, r0
 800252e:	6818      	ldr	r0, [r3, #0]
 8002530:	000c      	movs	r4, r1
 8002532:	2800      	cmp	r0, #0
 8002534:	d004      	beq.n	8002540 <__swsetup_r+0x18>
 8002536:	6a03      	ldr	r3, [r0, #32]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d101      	bne.n	8002540 <__swsetup_r+0x18>
 800253c:	f7ff fed2 	bl	80022e4 <__sinit>
 8002540:	230c      	movs	r3, #12
 8002542:	5ee2      	ldrsh	r2, [r4, r3]
 8002544:	b293      	uxth	r3, r2
 8002546:	0711      	lsls	r1, r2, #28
 8002548:	d423      	bmi.n	8002592 <__swsetup_r+0x6a>
 800254a:	06d9      	lsls	r1, r3, #27
 800254c:	d407      	bmi.n	800255e <__swsetup_r+0x36>
 800254e:	2309      	movs	r3, #9
 8002550:	2001      	movs	r0, #1
 8002552:	602b      	str	r3, [r5, #0]
 8002554:	3337      	adds	r3, #55	; 0x37
 8002556:	4313      	orrs	r3, r2
 8002558:	81a3      	strh	r3, [r4, #12]
 800255a:	4240      	negs	r0, r0
 800255c:	bd70      	pop	{r4, r5, r6, pc}
 800255e:	075b      	lsls	r3, r3, #29
 8002560:	d513      	bpl.n	800258a <__swsetup_r+0x62>
 8002562:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002564:	2900      	cmp	r1, #0
 8002566:	d008      	beq.n	800257a <__swsetup_r+0x52>
 8002568:	0023      	movs	r3, r4
 800256a:	3344      	adds	r3, #68	; 0x44
 800256c:	4299      	cmp	r1, r3
 800256e:	d002      	beq.n	8002576 <__swsetup_r+0x4e>
 8002570:	0028      	movs	r0, r5
 8002572:	f000 f8c1 	bl	80026f8 <_free_r>
 8002576:	2300      	movs	r3, #0
 8002578:	6363      	str	r3, [r4, #52]	; 0x34
 800257a:	2224      	movs	r2, #36	; 0x24
 800257c:	89a3      	ldrh	r3, [r4, #12]
 800257e:	4393      	bics	r3, r2
 8002580:	81a3      	strh	r3, [r4, #12]
 8002582:	2300      	movs	r3, #0
 8002584:	6063      	str	r3, [r4, #4]
 8002586:	6923      	ldr	r3, [r4, #16]
 8002588:	6023      	str	r3, [r4, #0]
 800258a:	2308      	movs	r3, #8
 800258c:	89a2      	ldrh	r2, [r4, #12]
 800258e:	4313      	orrs	r3, r2
 8002590:	81a3      	strh	r3, [r4, #12]
 8002592:	6923      	ldr	r3, [r4, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d10b      	bne.n	80025b0 <__swsetup_r+0x88>
 8002598:	21a0      	movs	r1, #160	; 0xa0
 800259a:	2280      	movs	r2, #128	; 0x80
 800259c:	89a3      	ldrh	r3, [r4, #12]
 800259e:	0089      	lsls	r1, r1, #2
 80025a0:	0092      	lsls	r2, r2, #2
 80025a2:	400b      	ands	r3, r1
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d003      	beq.n	80025b0 <__swsetup_r+0x88>
 80025a8:	0021      	movs	r1, r4
 80025aa:	0028      	movs	r0, r5
 80025ac:	f000 fa80 	bl	8002ab0 <__smakebuf_r>
 80025b0:	220c      	movs	r2, #12
 80025b2:	5ea3      	ldrsh	r3, [r4, r2]
 80025b4:	2001      	movs	r0, #1
 80025b6:	001a      	movs	r2, r3
 80025b8:	b299      	uxth	r1, r3
 80025ba:	4002      	ands	r2, r0
 80025bc:	4203      	tst	r3, r0
 80025be:	d00f      	beq.n	80025e0 <__swsetup_r+0xb8>
 80025c0:	2200      	movs	r2, #0
 80025c2:	60a2      	str	r2, [r4, #8]
 80025c4:	6962      	ldr	r2, [r4, #20]
 80025c6:	4252      	negs	r2, r2
 80025c8:	61a2      	str	r2, [r4, #24]
 80025ca:	2000      	movs	r0, #0
 80025cc:	6922      	ldr	r2, [r4, #16]
 80025ce:	4282      	cmp	r2, r0
 80025d0:	d1c4      	bne.n	800255c <__swsetup_r+0x34>
 80025d2:	0609      	lsls	r1, r1, #24
 80025d4:	d5c2      	bpl.n	800255c <__swsetup_r+0x34>
 80025d6:	2240      	movs	r2, #64	; 0x40
 80025d8:	4313      	orrs	r3, r2
 80025da:	81a3      	strh	r3, [r4, #12]
 80025dc:	3801      	subs	r0, #1
 80025de:	e7bd      	b.n	800255c <__swsetup_r+0x34>
 80025e0:	0788      	lsls	r0, r1, #30
 80025e2:	d400      	bmi.n	80025e6 <__swsetup_r+0xbe>
 80025e4:	6962      	ldr	r2, [r4, #20]
 80025e6:	60a2      	str	r2, [r4, #8]
 80025e8:	e7ef      	b.n	80025ca <__swsetup_r+0xa2>
 80025ea:	46c0      	nop			; (mov r8, r8)
 80025ec:	20000064 	.word	0x20000064

080025f0 <memset>:
 80025f0:	0003      	movs	r3, r0
 80025f2:	1882      	adds	r2, r0, r2
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d100      	bne.n	80025fa <memset+0xa>
 80025f8:	4770      	bx	lr
 80025fa:	7019      	strb	r1, [r3, #0]
 80025fc:	3301      	adds	r3, #1
 80025fe:	e7f9      	b.n	80025f4 <memset+0x4>

08002600 <_close_r>:
 8002600:	2300      	movs	r3, #0
 8002602:	b570      	push	{r4, r5, r6, lr}
 8002604:	4d06      	ldr	r5, [pc, #24]	; (8002620 <_close_r+0x20>)
 8002606:	0004      	movs	r4, r0
 8002608:	0008      	movs	r0, r1
 800260a:	602b      	str	r3, [r5, #0]
 800260c:	f7fe f854 	bl	80006b8 <_close>
 8002610:	1c43      	adds	r3, r0, #1
 8002612:	d103      	bne.n	800261c <_close_r+0x1c>
 8002614:	682b      	ldr	r3, [r5, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d000      	beq.n	800261c <_close_r+0x1c>
 800261a:	6023      	str	r3, [r4, #0]
 800261c:	bd70      	pop	{r4, r5, r6, pc}
 800261e:	46c0      	nop			; (mov r8, r8)
 8002620:	200002b4 	.word	0x200002b4

08002624 <_lseek_r>:
 8002624:	b570      	push	{r4, r5, r6, lr}
 8002626:	0004      	movs	r4, r0
 8002628:	0008      	movs	r0, r1
 800262a:	0011      	movs	r1, r2
 800262c:	001a      	movs	r2, r3
 800262e:	2300      	movs	r3, #0
 8002630:	4d05      	ldr	r5, [pc, #20]	; (8002648 <_lseek_r+0x24>)
 8002632:	602b      	str	r3, [r5, #0]
 8002634:	f7fe f861 	bl	80006fa <_lseek>
 8002638:	1c43      	adds	r3, r0, #1
 800263a:	d103      	bne.n	8002644 <_lseek_r+0x20>
 800263c:	682b      	ldr	r3, [r5, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d000      	beq.n	8002644 <_lseek_r+0x20>
 8002642:	6023      	str	r3, [r4, #0]
 8002644:	bd70      	pop	{r4, r5, r6, pc}
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	200002b4 	.word	0x200002b4

0800264c <_read_r>:
 800264c:	b570      	push	{r4, r5, r6, lr}
 800264e:	0004      	movs	r4, r0
 8002650:	0008      	movs	r0, r1
 8002652:	0011      	movs	r1, r2
 8002654:	001a      	movs	r2, r3
 8002656:	2300      	movs	r3, #0
 8002658:	4d05      	ldr	r5, [pc, #20]	; (8002670 <_read_r+0x24>)
 800265a:	602b      	str	r3, [r5, #0]
 800265c:	f7fd fff3 	bl	8000646 <_read>
 8002660:	1c43      	adds	r3, r0, #1
 8002662:	d103      	bne.n	800266c <_read_r+0x20>
 8002664:	682b      	ldr	r3, [r5, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d000      	beq.n	800266c <_read_r+0x20>
 800266a:	6023      	str	r3, [r4, #0]
 800266c:	bd70      	pop	{r4, r5, r6, pc}
 800266e:	46c0      	nop			; (mov r8, r8)
 8002670:	200002b4 	.word	0x200002b4

08002674 <_write_r>:
 8002674:	b570      	push	{r4, r5, r6, lr}
 8002676:	0004      	movs	r4, r0
 8002678:	0008      	movs	r0, r1
 800267a:	0011      	movs	r1, r2
 800267c:	001a      	movs	r2, r3
 800267e:	2300      	movs	r3, #0
 8002680:	4d05      	ldr	r5, [pc, #20]	; (8002698 <_write_r+0x24>)
 8002682:	602b      	str	r3, [r5, #0]
 8002684:	f7fd fffc 	bl	8000680 <_write>
 8002688:	1c43      	adds	r3, r0, #1
 800268a:	d103      	bne.n	8002694 <_write_r+0x20>
 800268c:	682b      	ldr	r3, [r5, #0]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d000      	beq.n	8002694 <_write_r+0x20>
 8002692:	6023      	str	r3, [r4, #0]
 8002694:	bd70      	pop	{r4, r5, r6, pc}
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	200002b4 	.word	0x200002b4

0800269c <__errno>:
 800269c:	4b01      	ldr	r3, [pc, #4]	; (80026a4 <__errno+0x8>)
 800269e:	6818      	ldr	r0, [r3, #0]
 80026a0:	4770      	bx	lr
 80026a2:	46c0      	nop			; (mov r8, r8)
 80026a4:	20000064 	.word	0x20000064

080026a8 <__libc_init_array>:
 80026a8:	b570      	push	{r4, r5, r6, lr}
 80026aa:	2600      	movs	r6, #0
 80026ac:	4c0c      	ldr	r4, [pc, #48]	; (80026e0 <__libc_init_array+0x38>)
 80026ae:	4d0d      	ldr	r5, [pc, #52]	; (80026e4 <__libc_init_array+0x3c>)
 80026b0:	1b64      	subs	r4, r4, r5
 80026b2:	10a4      	asrs	r4, r4, #2
 80026b4:	42a6      	cmp	r6, r4
 80026b6:	d109      	bne.n	80026cc <__libc_init_array+0x24>
 80026b8:	2600      	movs	r6, #0
 80026ba:	f000 fa6d 	bl	8002b98 <_init>
 80026be:	4c0a      	ldr	r4, [pc, #40]	; (80026e8 <__libc_init_array+0x40>)
 80026c0:	4d0a      	ldr	r5, [pc, #40]	; (80026ec <__libc_init_array+0x44>)
 80026c2:	1b64      	subs	r4, r4, r5
 80026c4:	10a4      	asrs	r4, r4, #2
 80026c6:	42a6      	cmp	r6, r4
 80026c8:	d105      	bne.n	80026d6 <__libc_init_array+0x2e>
 80026ca:	bd70      	pop	{r4, r5, r6, pc}
 80026cc:	00b3      	lsls	r3, r6, #2
 80026ce:	58eb      	ldr	r3, [r5, r3]
 80026d0:	4798      	blx	r3
 80026d2:	3601      	adds	r6, #1
 80026d4:	e7ee      	b.n	80026b4 <__libc_init_array+0xc>
 80026d6:	00b3      	lsls	r3, r6, #2
 80026d8:	58eb      	ldr	r3, [r5, r3]
 80026da:	4798      	blx	r3
 80026dc:	3601      	adds	r6, #1
 80026de:	e7f2      	b.n	80026c6 <__libc_init_array+0x1e>
 80026e0:	08002bf4 	.word	0x08002bf4
 80026e4:	08002bf4 	.word	0x08002bf4
 80026e8:	08002bf8 	.word	0x08002bf8
 80026ec:	08002bf4 	.word	0x08002bf4

080026f0 <__retarget_lock_init_recursive>:
 80026f0:	4770      	bx	lr

080026f2 <__retarget_lock_acquire_recursive>:
 80026f2:	4770      	bx	lr

080026f4 <__retarget_lock_release_recursive>:
 80026f4:	4770      	bx	lr
	...

080026f8 <_free_r>:
 80026f8:	b570      	push	{r4, r5, r6, lr}
 80026fa:	0005      	movs	r5, r0
 80026fc:	2900      	cmp	r1, #0
 80026fe:	d010      	beq.n	8002722 <_free_r+0x2a>
 8002700:	1f0c      	subs	r4, r1, #4
 8002702:	6823      	ldr	r3, [r4, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	da00      	bge.n	800270a <_free_r+0x12>
 8002708:	18e4      	adds	r4, r4, r3
 800270a:	0028      	movs	r0, r5
 800270c:	f000 f8e2 	bl	80028d4 <__malloc_lock>
 8002710:	4a1d      	ldr	r2, [pc, #116]	; (8002788 <_free_r+0x90>)
 8002712:	6813      	ldr	r3, [r2, #0]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d105      	bne.n	8002724 <_free_r+0x2c>
 8002718:	6063      	str	r3, [r4, #4]
 800271a:	6014      	str	r4, [r2, #0]
 800271c:	0028      	movs	r0, r5
 800271e:	f000 f8e1 	bl	80028e4 <__malloc_unlock>
 8002722:	bd70      	pop	{r4, r5, r6, pc}
 8002724:	42a3      	cmp	r3, r4
 8002726:	d908      	bls.n	800273a <_free_r+0x42>
 8002728:	6820      	ldr	r0, [r4, #0]
 800272a:	1821      	adds	r1, r4, r0
 800272c:	428b      	cmp	r3, r1
 800272e:	d1f3      	bne.n	8002718 <_free_r+0x20>
 8002730:	6819      	ldr	r1, [r3, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	1809      	adds	r1, r1, r0
 8002736:	6021      	str	r1, [r4, #0]
 8002738:	e7ee      	b.n	8002718 <_free_r+0x20>
 800273a:	001a      	movs	r2, r3
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <_free_r+0x4e>
 8002742:	42a3      	cmp	r3, r4
 8002744:	d9f9      	bls.n	800273a <_free_r+0x42>
 8002746:	6811      	ldr	r1, [r2, #0]
 8002748:	1850      	adds	r0, r2, r1
 800274a:	42a0      	cmp	r0, r4
 800274c:	d10b      	bne.n	8002766 <_free_r+0x6e>
 800274e:	6820      	ldr	r0, [r4, #0]
 8002750:	1809      	adds	r1, r1, r0
 8002752:	1850      	adds	r0, r2, r1
 8002754:	6011      	str	r1, [r2, #0]
 8002756:	4283      	cmp	r3, r0
 8002758:	d1e0      	bne.n	800271c <_free_r+0x24>
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	1841      	adds	r1, r0, r1
 8002760:	6011      	str	r1, [r2, #0]
 8002762:	6053      	str	r3, [r2, #4]
 8002764:	e7da      	b.n	800271c <_free_r+0x24>
 8002766:	42a0      	cmp	r0, r4
 8002768:	d902      	bls.n	8002770 <_free_r+0x78>
 800276a:	230c      	movs	r3, #12
 800276c:	602b      	str	r3, [r5, #0]
 800276e:	e7d5      	b.n	800271c <_free_r+0x24>
 8002770:	6820      	ldr	r0, [r4, #0]
 8002772:	1821      	adds	r1, r4, r0
 8002774:	428b      	cmp	r3, r1
 8002776:	d103      	bne.n	8002780 <_free_r+0x88>
 8002778:	6819      	ldr	r1, [r3, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	1809      	adds	r1, r1, r0
 800277e:	6021      	str	r1, [r4, #0]
 8002780:	6063      	str	r3, [r4, #4]
 8002782:	6054      	str	r4, [r2, #4]
 8002784:	e7ca      	b.n	800271c <_free_r+0x24>
 8002786:	46c0      	nop			; (mov r8, r8)
 8002788:	200002bc 	.word	0x200002bc

0800278c <sbrk_aligned>:
 800278c:	b570      	push	{r4, r5, r6, lr}
 800278e:	4e0f      	ldr	r6, [pc, #60]	; (80027cc <sbrk_aligned+0x40>)
 8002790:	000d      	movs	r5, r1
 8002792:	6831      	ldr	r1, [r6, #0]
 8002794:	0004      	movs	r4, r0
 8002796:	2900      	cmp	r1, #0
 8002798:	d102      	bne.n	80027a0 <sbrk_aligned+0x14>
 800279a:	f000 f9eb 	bl	8002b74 <_sbrk_r>
 800279e:	6030      	str	r0, [r6, #0]
 80027a0:	0029      	movs	r1, r5
 80027a2:	0020      	movs	r0, r4
 80027a4:	f000 f9e6 	bl	8002b74 <_sbrk_r>
 80027a8:	1c43      	adds	r3, r0, #1
 80027aa:	d00a      	beq.n	80027c2 <sbrk_aligned+0x36>
 80027ac:	2303      	movs	r3, #3
 80027ae:	1cc5      	adds	r5, r0, #3
 80027b0:	439d      	bics	r5, r3
 80027b2:	42a8      	cmp	r0, r5
 80027b4:	d007      	beq.n	80027c6 <sbrk_aligned+0x3a>
 80027b6:	1a29      	subs	r1, r5, r0
 80027b8:	0020      	movs	r0, r4
 80027ba:	f000 f9db 	bl	8002b74 <_sbrk_r>
 80027be:	3001      	adds	r0, #1
 80027c0:	d101      	bne.n	80027c6 <sbrk_aligned+0x3a>
 80027c2:	2501      	movs	r5, #1
 80027c4:	426d      	negs	r5, r5
 80027c6:	0028      	movs	r0, r5
 80027c8:	bd70      	pop	{r4, r5, r6, pc}
 80027ca:	46c0      	nop			; (mov r8, r8)
 80027cc:	200002c0 	.word	0x200002c0

080027d0 <_malloc_r>:
 80027d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80027d2:	2203      	movs	r2, #3
 80027d4:	1ccb      	adds	r3, r1, #3
 80027d6:	4393      	bics	r3, r2
 80027d8:	3308      	adds	r3, #8
 80027da:	0006      	movs	r6, r0
 80027dc:	001f      	movs	r7, r3
 80027de:	2b0c      	cmp	r3, #12
 80027e0:	d238      	bcs.n	8002854 <_malloc_r+0x84>
 80027e2:	270c      	movs	r7, #12
 80027e4:	42b9      	cmp	r1, r7
 80027e6:	d837      	bhi.n	8002858 <_malloc_r+0x88>
 80027e8:	0030      	movs	r0, r6
 80027ea:	f000 f873 	bl	80028d4 <__malloc_lock>
 80027ee:	4b38      	ldr	r3, [pc, #224]	; (80028d0 <_malloc_r+0x100>)
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	001c      	movs	r4, r3
 80027f6:	2c00      	cmp	r4, #0
 80027f8:	d133      	bne.n	8002862 <_malloc_r+0x92>
 80027fa:	0039      	movs	r1, r7
 80027fc:	0030      	movs	r0, r6
 80027fe:	f7ff ffc5 	bl	800278c <sbrk_aligned>
 8002802:	0004      	movs	r4, r0
 8002804:	1c43      	adds	r3, r0, #1
 8002806:	d15e      	bne.n	80028c6 <_malloc_r+0xf6>
 8002808:	9b00      	ldr	r3, [sp, #0]
 800280a:	681c      	ldr	r4, [r3, #0]
 800280c:	0025      	movs	r5, r4
 800280e:	2d00      	cmp	r5, #0
 8002810:	d14e      	bne.n	80028b0 <_malloc_r+0xe0>
 8002812:	2c00      	cmp	r4, #0
 8002814:	d051      	beq.n	80028ba <_malloc_r+0xea>
 8002816:	6823      	ldr	r3, [r4, #0]
 8002818:	0029      	movs	r1, r5
 800281a:	18e3      	adds	r3, r4, r3
 800281c:	0030      	movs	r0, r6
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	f000 f9a8 	bl	8002b74 <_sbrk_r>
 8002824:	9b01      	ldr	r3, [sp, #4]
 8002826:	4283      	cmp	r3, r0
 8002828:	d147      	bne.n	80028ba <_malloc_r+0xea>
 800282a:	6823      	ldr	r3, [r4, #0]
 800282c:	0030      	movs	r0, r6
 800282e:	1aff      	subs	r7, r7, r3
 8002830:	0039      	movs	r1, r7
 8002832:	f7ff ffab 	bl	800278c <sbrk_aligned>
 8002836:	3001      	adds	r0, #1
 8002838:	d03f      	beq.n	80028ba <_malloc_r+0xea>
 800283a:	6823      	ldr	r3, [r4, #0]
 800283c:	19db      	adds	r3, r3, r7
 800283e:	6023      	str	r3, [r4, #0]
 8002840:	9b00      	ldr	r3, [sp, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d040      	beq.n	80028ca <_malloc_r+0xfa>
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	42a2      	cmp	r2, r4
 800284c:	d133      	bne.n	80028b6 <_malloc_r+0xe6>
 800284e:	2200      	movs	r2, #0
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	e014      	b.n	800287e <_malloc_r+0xae>
 8002854:	2b00      	cmp	r3, #0
 8002856:	dac5      	bge.n	80027e4 <_malloc_r+0x14>
 8002858:	230c      	movs	r3, #12
 800285a:	2500      	movs	r5, #0
 800285c:	6033      	str	r3, [r6, #0]
 800285e:	0028      	movs	r0, r5
 8002860:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002862:	6821      	ldr	r1, [r4, #0]
 8002864:	1bc9      	subs	r1, r1, r7
 8002866:	d420      	bmi.n	80028aa <_malloc_r+0xda>
 8002868:	290b      	cmp	r1, #11
 800286a:	d918      	bls.n	800289e <_malloc_r+0xce>
 800286c:	19e2      	adds	r2, r4, r7
 800286e:	6027      	str	r7, [r4, #0]
 8002870:	42a3      	cmp	r3, r4
 8002872:	d112      	bne.n	800289a <_malloc_r+0xca>
 8002874:	9b00      	ldr	r3, [sp, #0]
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	6863      	ldr	r3, [r4, #4]
 800287a:	6011      	str	r1, [r2, #0]
 800287c:	6053      	str	r3, [r2, #4]
 800287e:	0030      	movs	r0, r6
 8002880:	0025      	movs	r5, r4
 8002882:	f000 f82f 	bl	80028e4 <__malloc_unlock>
 8002886:	2207      	movs	r2, #7
 8002888:	350b      	adds	r5, #11
 800288a:	1d23      	adds	r3, r4, #4
 800288c:	4395      	bics	r5, r2
 800288e:	1aea      	subs	r2, r5, r3
 8002890:	429d      	cmp	r5, r3
 8002892:	d0e4      	beq.n	800285e <_malloc_r+0x8e>
 8002894:	1b5b      	subs	r3, r3, r5
 8002896:	50a3      	str	r3, [r4, r2]
 8002898:	e7e1      	b.n	800285e <_malloc_r+0x8e>
 800289a:	605a      	str	r2, [r3, #4]
 800289c:	e7ec      	b.n	8002878 <_malloc_r+0xa8>
 800289e:	6862      	ldr	r2, [r4, #4]
 80028a0:	42a3      	cmp	r3, r4
 80028a2:	d1d5      	bne.n	8002850 <_malloc_r+0x80>
 80028a4:	9b00      	ldr	r3, [sp, #0]
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	e7e9      	b.n	800287e <_malloc_r+0xae>
 80028aa:	0023      	movs	r3, r4
 80028ac:	6864      	ldr	r4, [r4, #4]
 80028ae:	e7a2      	b.n	80027f6 <_malloc_r+0x26>
 80028b0:	002c      	movs	r4, r5
 80028b2:	686d      	ldr	r5, [r5, #4]
 80028b4:	e7ab      	b.n	800280e <_malloc_r+0x3e>
 80028b6:	0013      	movs	r3, r2
 80028b8:	e7c4      	b.n	8002844 <_malloc_r+0x74>
 80028ba:	230c      	movs	r3, #12
 80028bc:	0030      	movs	r0, r6
 80028be:	6033      	str	r3, [r6, #0]
 80028c0:	f000 f810 	bl	80028e4 <__malloc_unlock>
 80028c4:	e7cb      	b.n	800285e <_malloc_r+0x8e>
 80028c6:	6027      	str	r7, [r4, #0]
 80028c8:	e7d9      	b.n	800287e <_malloc_r+0xae>
 80028ca:	605b      	str	r3, [r3, #4]
 80028cc:	deff      	udf	#255	; 0xff
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	200002bc 	.word	0x200002bc

080028d4 <__malloc_lock>:
 80028d4:	b510      	push	{r4, lr}
 80028d6:	4802      	ldr	r0, [pc, #8]	; (80028e0 <__malloc_lock+0xc>)
 80028d8:	f7ff ff0b 	bl	80026f2 <__retarget_lock_acquire_recursive>
 80028dc:	bd10      	pop	{r4, pc}
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	200002b8 	.word	0x200002b8

080028e4 <__malloc_unlock>:
 80028e4:	b510      	push	{r4, lr}
 80028e6:	4802      	ldr	r0, [pc, #8]	; (80028f0 <__malloc_unlock+0xc>)
 80028e8:	f7ff ff04 	bl	80026f4 <__retarget_lock_release_recursive>
 80028ec:	bd10      	pop	{r4, pc}
 80028ee:	46c0      	nop			; (mov r8, r8)
 80028f0:	200002b8 	.word	0x200002b8

080028f4 <__sflush_r>:
 80028f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80028f6:	898b      	ldrh	r3, [r1, #12]
 80028f8:	0005      	movs	r5, r0
 80028fa:	000c      	movs	r4, r1
 80028fc:	071a      	lsls	r2, r3, #28
 80028fe:	d45c      	bmi.n	80029ba <__sflush_r+0xc6>
 8002900:	684a      	ldr	r2, [r1, #4]
 8002902:	2a00      	cmp	r2, #0
 8002904:	dc04      	bgt.n	8002910 <__sflush_r+0x1c>
 8002906:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8002908:	2a00      	cmp	r2, #0
 800290a:	dc01      	bgt.n	8002910 <__sflush_r+0x1c>
 800290c:	2000      	movs	r0, #0
 800290e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002910:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002912:	2f00      	cmp	r7, #0
 8002914:	d0fa      	beq.n	800290c <__sflush_r+0x18>
 8002916:	2200      	movs	r2, #0
 8002918:	2080      	movs	r0, #128	; 0x80
 800291a:	682e      	ldr	r6, [r5, #0]
 800291c:	602a      	str	r2, [r5, #0]
 800291e:	001a      	movs	r2, r3
 8002920:	0140      	lsls	r0, r0, #5
 8002922:	6a21      	ldr	r1, [r4, #32]
 8002924:	4002      	ands	r2, r0
 8002926:	4203      	tst	r3, r0
 8002928:	d034      	beq.n	8002994 <__sflush_r+0xa0>
 800292a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800292c:	89a3      	ldrh	r3, [r4, #12]
 800292e:	075b      	lsls	r3, r3, #29
 8002930:	d506      	bpl.n	8002940 <__sflush_r+0x4c>
 8002932:	6863      	ldr	r3, [r4, #4]
 8002934:	1ac0      	subs	r0, r0, r3
 8002936:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <__sflush_r+0x4c>
 800293c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800293e:	1ac0      	subs	r0, r0, r3
 8002940:	0002      	movs	r2, r0
 8002942:	2300      	movs	r3, #0
 8002944:	0028      	movs	r0, r5
 8002946:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002948:	6a21      	ldr	r1, [r4, #32]
 800294a:	47b8      	blx	r7
 800294c:	89a2      	ldrh	r2, [r4, #12]
 800294e:	1c43      	adds	r3, r0, #1
 8002950:	d106      	bne.n	8002960 <__sflush_r+0x6c>
 8002952:	6829      	ldr	r1, [r5, #0]
 8002954:	291d      	cmp	r1, #29
 8002956:	d82c      	bhi.n	80029b2 <__sflush_r+0xbe>
 8002958:	4b2a      	ldr	r3, [pc, #168]	; (8002a04 <__sflush_r+0x110>)
 800295a:	410b      	asrs	r3, r1
 800295c:	07db      	lsls	r3, r3, #31
 800295e:	d428      	bmi.n	80029b2 <__sflush_r+0xbe>
 8002960:	2300      	movs	r3, #0
 8002962:	6063      	str	r3, [r4, #4]
 8002964:	6923      	ldr	r3, [r4, #16]
 8002966:	6023      	str	r3, [r4, #0]
 8002968:	04d2      	lsls	r2, r2, #19
 800296a:	d505      	bpl.n	8002978 <__sflush_r+0x84>
 800296c:	1c43      	adds	r3, r0, #1
 800296e:	d102      	bne.n	8002976 <__sflush_r+0x82>
 8002970:	682b      	ldr	r3, [r5, #0]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d100      	bne.n	8002978 <__sflush_r+0x84>
 8002976:	6560      	str	r0, [r4, #84]	; 0x54
 8002978:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800297a:	602e      	str	r6, [r5, #0]
 800297c:	2900      	cmp	r1, #0
 800297e:	d0c5      	beq.n	800290c <__sflush_r+0x18>
 8002980:	0023      	movs	r3, r4
 8002982:	3344      	adds	r3, #68	; 0x44
 8002984:	4299      	cmp	r1, r3
 8002986:	d002      	beq.n	800298e <__sflush_r+0x9a>
 8002988:	0028      	movs	r0, r5
 800298a:	f7ff feb5 	bl	80026f8 <_free_r>
 800298e:	2000      	movs	r0, #0
 8002990:	6360      	str	r0, [r4, #52]	; 0x34
 8002992:	e7bc      	b.n	800290e <__sflush_r+0x1a>
 8002994:	2301      	movs	r3, #1
 8002996:	0028      	movs	r0, r5
 8002998:	47b8      	blx	r7
 800299a:	1c43      	adds	r3, r0, #1
 800299c:	d1c6      	bne.n	800292c <__sflush_r+0x38>
 800299e:	682b      	ldr	r3, [r5, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0c3      	beq.n	800292c <__sflush_r+0x38>
 80029a4:	2b1d      	cmp	r3, #29
 80029a6:	d001      	beq.n	80029ac <__sflush_r+0xb8>
 80029a8:	2b16      	cmp	r3, #22
 80029aa:	d101      	bne.n	80029b0 <__sflush_r+0xbc>
 80029ac:	602e      	str	r6, [r5, #0]
 80029ae:	e7ad      	b.n	800290c <__sflush_r+0x18>
 80029b0:	89a2      	ldrh	r2, [r4, #12]
 80029b2:	2340      	movs	r3, #64	; 0x40
 80029b4:	4313      	orrs	r3, r2
 80029b6:	81a3      	strh	r3, [r4, #12]
 80029b8:	e7a9      	b.n	800290e <__sflush_r+0x1a>
 80029ba:	690e      	ldr	r6, [r1, #16]
 80029bc:	2e00      	cmp	r6, #0
 80029be:	d0a5      	beq.n	800290c <__sflush_r+0x18>
 80029c0:	680f      	ldr	r7, [r1, #0]
 80029c2:	600e      	str	r6, [r1, #0]
 80029c4:	1bba      	subs	r2, r7, r6
 80029c6:	9201      	str	r2, [sp, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	079b      	lsls	r3, r3, #30
 80029cc:	d100      	bne.n	80029d0 <__sflush_r+0xdc>
 80029ce:	694a      	ldr	r2, [r1, #20]
 80029d0:	60a2      	str	r2, [r4, #8]
 80029d2:	9b01      	ldr	r3, [sp, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	dd99      	ble.n	800290c <__sflush_r+0x18>
 80029d8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80029da:	0032      	movs	r2, r6
 80029dc:	001f      	movs	r7, r3
 80029de:	0028      	movs	r0, r5
 80029e0:	9b01      	ldr	r3, [sp, #4]
 80029e2:	6a21      	ldr	r1, [r4, #32]
 80029e4:	47b8      	blx	r7
 80029e6:	2800      	cmp	r0, #0
 80029e8:	dc06      	bgt.n	80029f8 <__sflush_r+0x104>
 80029ea:	2340      	movs	r3, #64	; 0x40
 80029ec:	2001      	movs	r0, #1
 80029ee:	89a2      	ldrh	r2, [r4, #12]
 80029f0:	4240      	negs	r0, r0
 80029f2:	4313      	orrs	r3, r2
 80029f4:	81a3      	strh	r3, [r4, #12]
 80029f6:	e78a      	b.n	800290e <__sflush_r+0x1a>
 80029f8:	9b01      	ldr	r3, [sp, #4]
 80029fa:	1836      	adds	r6, r6, r0
 80029fc:	1a1b      	subs	r3, r3, r0
 80029fe:	9301      	str	r3, [sp, #4]
 8002a00:	e7e7      	b.n	80029d2 <__sflush_r+0xde>
 8002a02:	46c0      	nop			; (mov r8, r8)
 8002a04:	dfbffffe 	.word	0xdfbffffe

08002a08 <_fflush_r>:
 8002a08:	690b      	ldr	r3, [r1, #16]
 8002a0a:	b570      	push	{r4, r5, r6, lr}
 8002a0c:	0005      	movs	r5, r0
 8002a0e:	000c      	movs	r4, r1
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d102      	bne.n	8002a1a <_fflush_r+0x12>
 8002a14:	2500      	movs	r5, #0
 8002a16:	0028      	movs	r0, r5
 8002a18:	bd70      	pop	{r4, r5, r6, pc}
 8002a1a:	2800      	cmp	r0, #0
 8002a1c:	d004      	beq.n	8002a28 <_fflush_r+0x20>
 8002a1e:	6a03      	ldr	r3, [r0, #32]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d101      	bne.n	8002a28 <_fflush_r+0x20>
 8002a24:	f7ff fc5e 	bl	80022e4 <__sinit>
 8002a28:	220c      	movs	r2, #12
 8002a2a:	5ea3      	ldrsh	r3, [r4, r2]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0f1      	beq.n	8002a14 <_fflush_r+0xc>
 8002a30:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002a32:	07d2      	lsls	r2, r2, #31
 8002a34:	d404      	bmi.n	8002a40 <_fflush_r+0x38>
 8002a36:	059b      	lsls	r3, r3, #22
 8002a38:	d402      	bmi.n	8002a40 <_fflush_r+0x38>
 8002a3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a3c:	f7ff fe59 	bl	80026f2 <__retarget_lock_acquire_recursive>
 8002a40:	0028      	movs	r0, r5
 8002a42:	0021      	movs	r1, r4
 8002a44:	f7ff ff56 	bl	80028f4 <__sflush_r>
 8002a48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a4a:	0005      	movs	r5, r0
 8002a4c:	07db      	lsls	r3, r3, #31
 8002a4e:	d4e2      	bmi.n	8002a16 <_fflush_r+0xe>
 8002a50:	89a3      	ldrh	r3, [r4, #12]
 8002a52:	059b      	lsls	r3, r3, #22
 8002a54:	d4df      	bmi.n	8002a16 <_fflush_r+0xe>
 8002a56:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a58:	f7ff fe4c 	bl	80026f4 <__retarget_lock_release_recursive>
 8002a5c:	e7db      	b.n	8002a16 <_fflush_r+0xe>
	...

08002a60 <__swhatbuf_r>:
 8002a60:	b570      	push	{r4, r5, r6, lr}
 8002a62:	000e      	movs	r6, r1
 8002a64:	001d      	movs	r5, r3
 8002a66:	230e      	movs	r3, #14
 8002a68:	5ec9      	ldrsh	r1, [r1, r3]
 8002a6a:	0014      	movs	r4, r2
 8002a6c:	b096      	sub	sp, #88	; 0x58
 8002a6e:	2900      	cmp	r1, #0
 8002a70:	da0c      	bge.n	8002a8c <__swhatbuf_r+0x2c>
 8002a72:	89b2      	ldrh	r2, [r6, #12]
 8002a74:	2380      	movs	r3, #128	; 0x80
 8002a76:	0011      	movs	r1, r2
 8002a78:	4019      	ands	r1, r3
 8002a7a:	421a      	tst	r2, r3
 8002a7c:	d013      	beq.n	8002aa6 <__swhatbuf_r+0x46>
 8002a7e:	2100      	movs	r1, #0
 8002a80:	3b40      	subs	r3, #64	; 0x40
 8002a82:	2000      	movs	r0, #0
 8002a84:	6029      	str	r1, [r5, #0]
 8002a86:	6023      	str	r3, [r4, #0]
 8002a88:	b016      	add	sp, #88	; 0x58
 8002a8a:	bd70      	pop	{r4, r5, r6, pc}
 8002a8c:	466a      	mov	r2, sp
 8002a8e:	f000 f84d 	bl	8002b2c <_fstat_r>
 8002a92:	2800      	cmp	r0, #0
 8002a94:	dbed      	blt.n	8002a72 <__swhatbuf_r+0x12>
 8002a96:	23f0      	movs	r3, #240	; 0xf0
 8002a98:	9901      	ldr	r1, [sp, #4]
 8002a9a:	021b      	lsls	r3, r3, #8
 8002a9c:	4019      	ands	r1, r3
 8002a9e:	4b03      	ldr	r3, [pc, #12]	; (8002aac <__swhatbuf_r+0x4c>)
 8002aa0:	18c9      	adds	r1, r1, r3
 8002aa2:	424b      	negs	r3, r1
 8002aa4:	4159      	adcs	r1, r3
 8002aa6:	2380      	movs	r3, #128	; 0x80
 8002aa8:	00db      	lsls	r3, r3, #3
 8002aaa:	e7ea      	b.n	8002a82 <__swhatbuf_r+0x22>
 8002aac:	ffffe000 	.word	0xffffe000

08002ab0 <__smakebuf_r>:
 8002ab0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ab2:	2602      	movs	r6, #2
 8002ab4:	898b      	ldrh	r3, [r1, #12]
 8002ab6:	0005      	movs	r5, r0
 8002ab8:	000c      	movs	r4, r1
 8002aba:	4233      	tst	r3, r6
 8002abc:	d006      	beq.n	8002acc <__smakebuf_r+0x1c>
 8002abe:	0023      	movs	r3, r4
 8002ac0:	3347      	adds	r3, #71	; 0x47
 8002ac2:	6023      	str	r3, [r4, #0]
 8002ac4:	6123      	str	r3, [r4, #16]
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	6163      	str	r3, [r4, #20]
 8002aca:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002acc:	466a      	mov	r2, sp
 8002ace:	ab01      	add	r3, sp, #4
 8002ad0:	f7ff ffc6 	bl	8002a60 <__swhatbuf_r>
 8002ad4:	9900      	ldr	r1, [sp, #0]
 8002ad6:	0007      	movs	r7, r0
 8002ad8:	0028      	movs	r0, r5
 8002ada:	f7ff fe79 	bl	80027d0 <_malloc_r>
 8002ade:	2800      	cmp	r0, #0
 8002ae0:	d108      	bne.n	8002af4 <__smakebuf_r+0x44>
 8002ae2:	220c      	movs	r2, #12
 8002ae4:	5ea3      	ldrsh	r3, [r4, r2]
 8002ae6:	059a      	lsls	r2, r3, #22
 8002ae8:	d4ef      	bmi.n	8002aca <__smakebuf_r+0x1a>
 8002aea:	2203      	movs	r2, #3
 8002aec:	4393      	bics	r3, r2
 8002aee:	431e      	orrs	r6, r3
 8002af0:	81a6      	strh	r6, [r4, #12]
 8002af2:	e7e4      	b.n	8002abe <__smakebuf_r+0xe>
 8002af4:	2380      	movs	r3, #128	; 0x80
 8002af6:	89a2      	ldrh	r2, [r4, #12]
 8002af8:	6020      	str	r0, [r4, #0]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	81a3      	strh	r3, [r4, #12]
 8002afe:	9b00      	ldr	r3, [sp, #0]
 8002b00:	6120      	str	r0, [r4, #16]
 8002b02:	6163      	str	r3, [r4, #20]
 8002b04:	9b01      	ldr	r3, [sp, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00c      	beq.n	8002b24 <__smakebuf_r+0x74>
 8002b0a:	0028      	movs	r0, r5
 8002b0c:	230e      	movs	r3, #14
 8002b0e:	5ee1      	ldrsh	r1, [r4, r3]
 8002b10:	f000 f81e 	bl	8002b50 <_isatty_r>
 8002b14:	2800      	cmp	r0, #0
 8002b16:	d005      	beq.n	8002b24 <__smakebuf_r+0x74>
 8002b18:	2303      	movs	r3, #3
 8002b1a:	89a2      	ldrh	r2, [r4, #12]
 8002b1c:	439a      	bics	r2, r3
 8002b1e:	3b02      	subs	r3, #2
 8002b20:	4313      	orrs	r3, r2
 8002b22:	81a3      	strh	r3, [r4, #12]
 8002b24:	89a3      	ldrh	r3, [r4, #12]
 8002b26:	433b      	orrs	r3, r7
 8002b28:	81a3      	strh	r3, [r4, #12]
 8002b2a:	e7ce      	b.n	8002aca <__smakebuf_r+0x1a>

08002b2c <_fstat_r>:
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	b570      	push	{r4, r5, r6, lr}
 8002b30:	4d06      	ldr	r5, [pc, #24]	; (8002b4c <_fstat_r+0x20>)
 8002b32:	0004      	movs	r4, r0
 8002b34:	0008      	movs	r0, r1
 8002b36:	0011      	movs	r1, r2
 8002b38:	602b      	str	r3, [r5, #0]
 8002b3a:	f7fd fdc7 	bl	80006cc <_fstat>
 8002b3e:	1c43      	adds	r3, r0, #1
 8002b40:	d103      	bne.n	8002b4a <_fstat_r+0x1e>
 8002b42:	682b      	ldr	r3, [r5, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d000      	beq.n	8002b4a <_fstat_r+0x1e>
 8002b48:	6023      	str	r3, [r4, #0]
 8002b4a:	bd70      	pop	{r4, r5, r6, pc}
 8002b4c:	200002b4 	.word	0x200002b4

08002b50 <_isatty_r>:
 8002b50:	2300      	movs	r3, #0
 8002b52:	b570      	push	{r4, r5, r6, lr}
 8002b54:	4d06      	ldr	r5, [pc, #24]	; (8002b70 <_isatty_r+0x20>)
 8002b56:	0004      	movs	r4, r0
 8002b58:	0008      	movs	r0, r1
 8002b5a:	602b      	str	r3, [r5, #0]
 8002b5c:	f7fd fdc4 	bl	80006e8 <_isatty>
 8002b60:	1c43      	adds	r3, r0, #1
 8002b62:	d103      	bne.n	8002b6c <_isatty_r+0x1c>
 8002b64:	682b      	ldr	r3, [r5, #0]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d000      	beq.n	8002b6c <_isatty_r+0x1c>
 8002b6a:	6023      	str	r3, [r4, #0]
 8002b6c:	bd70      	pop	{r4, r5, r6, pc}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	200002b4 	.word	0x200002b4

08002b74 <_sbrk_r>:
 8002b74:	2300      	movs	r3, #0
 8002b76:	b570      	push	{r4, r5, r6, lr}
 8002b78:	4d06      	ldr	r5, [pc, #24]	; (8002b94 <_sbrk_r+0x20>)
 8002b7a:	0004      	movs	r4, r0
 8002b7c:	0008      	movs	r0, r1
 8002b7e:	602b      	str	r3, [r5, #0]
 8002b80:	f7fd fdc6 	bl	8000710 <_sbrk>
 8002b84:	1c43      	adds	r3, r0, #1
 8002b86:	d103      	bne.n	8002b90 <_sbrk_r+0x1c>
 8002b88:	682b      	ldr	r3, [r5, #0]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d000      	beq.n	8002b90 <_sbrk_r+0x1c>
 8002b8e:	6023      	str	r3, [r4, #0]
 8002b90:	bd70      	pop	{r4, r5, r6, pc}
 8002b92:	46c0      	nop			; (mov r8, r8)
 8002b94:	200002b4 	.word	0x200002b4

08002b98 <_init>:
 8002b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b9e:	bc08      	pop	{r3}
 8002ba0:	469e      	mov	lr, r3
 8002ba2:	4770      	bx	lr

08002ba4 <_fini>:
 8002ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ba6:	46c0      	nop			; (mov r8, r8)
 8002ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002baa:	bc08      	pop	{r3}
 8002bac:	469e      	mov	lr, r3
 8002bae:	4770      	bx	lr
