 
****************************************
Report : qor
Design : s35932
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:22 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          8.29
  Critical Path Slack:           0.01
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               5002
  Buf/Inv Cell Count:             297
  Buf Cell Count:                 160
  Inv Cell Count:                 137
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3274
  Sequential Cell Count:         1728
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     8421.061538
  Noncombinational Area: 11418.690295
  Buf/Inv Area:            499.392977
  Total Buffer Area:           325.30
  Total Inverter Area:         174.09
  Macro/Black Box Area:      0.000000
  Net Area:               4968.036239
  -----------------------------------
  Cell Area:             19839.751833
  Design Area:           24807.788072


  Design Rules
  -----------------------------------
  Total Number of Nets:          5630
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.18
  Logic Optimization:                 52.85
  Mapping Optimization:               44.92
  -----------------------------------------
  Overall Compile Time:              134.57
  Overall Compile Wall Clock Time:   137.23

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
