# Reading pref.tcl
# do projeto_lic_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/decoderHex.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:30 on May 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/decoderHex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoderHex
# -- Compiling architecture logicFuntion of decoderHex
# End time: 12:39:30 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/int7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:30 on May 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/int7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity int7seg
# -- Compiling architecture logicFunction of int7seg
# End time: 12:39:30 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/ticket_dispenser.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:30 on May 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/ticket_dispenser.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ticket_dispenser
# -- Compiling architecture arq of ticket_dispenser
# End time: 12:39:31 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/ticket_dispenser_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:31 on May 02,2022
# vcom -reportprogress 300 -93 -work work C:/Users/roby/Documents/ISEL/Projeto-LIC/hardware/LIC/ticket_dispenser_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ticket_dispenser_tb
# -- Compiling architecture arq of ticket_dispenser_tb
# End time: 12:39:31 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  ticket_dispenser_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" ticket_dispenser_tb 
# Start time: 12:39:31 on May 02,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ticket_dispenser_tb(arq)
# Loading work.ticket_dispenser(arq)
# Loading work.decoderhex(logicfuntion)
# Loading work.int7seg(logicfunction)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 12:41:34 on May 02,2022, Elapsed time: 0:02:03
# Errors: 0, Warnings: 0
