#! /home/rohan/temp/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/rohan/temp/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x55557ab40de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55557ab40f70 .scope module, "reg_tb" "reg_tb" 3 4;
 .timescale -8 -8;
v0x55557ab9f260_0 .var "clk", 0 0;
v0x55557ab9f320_0 .var "read_address_1", 4 0;
v0x55557ab9f3c0_0 .var "read_address_2", 4 0;
v0x55557ab9f490_0 .net "read_data_1", 31 0, v0x55557ab9e3c0_0;  1 drivers
v0x55557ab9f560_0 .net "read_data_2", 31 0, v0x55557ab9e4f0_0;  1 drivers
v0x55557ab9f650_0 .var "write_address", 4 0;
v0x55557ab9f720_0 .var "write_enable", 0 0;
v0x55557ab9f7f0_0 .var "write_value", 31 0;
S_0x55557ab7ed70 .scope begin, "$unm_blk_7" "$unm_blk_7" 3 32, 3 32 0, S_0x55557ab40f70;
 .timescale -8 -8;
v0x55557ab7ef00_0 .var "d1", 31 0;
v0x55557ab9d580_0 .var "read", 31 0;
v0x55557ab9d660_0 .var "read2", 31 0;
v0x55557ab9d720_0 .var "w1", 4 0;
v0x55557ab9d800_0 .var "w2", 4 0;
S_0x55557ab9d930 .scope task, "read_reg" "read_reg" 3 17, 3 17 0, S_0x55557ab40f70;
 .timescale -8 -8;
v0x55557ab9db30_0 .var "read_add", 4 0;
v0x55557ab9dc10_0 .var "read_val", 31 0;
TD_reg_tb.read_reg ;
    %load/vec4 v0x55557ab9db30_0;
    %store/vec4 v0x55557ab9f320_0, 0, 5;
    %delay 2, 0;
    %load/vec4 v0x55557ab9f490_0;
    %store/vec4 v0x55557ab9dc10_0, 0, 32;
    %end;
S_0x55557ab9dcf0 .scope module, "u1" "registerfile" 3 22, 4 15 0, S_0x55557ab40f70;
 .timescale -8 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_address_1";
    .port_info 2 /INPUT 5 "read_address_2";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 32 "write_value";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "read_data_1";
    .port_info 7 /OUTPUT 32 "read_data_2";
v0x55557ab9e060_0 .net "clk", 0 0, v0x55557ab9f260_0;  1 drivers
v0x55557ab9e140_0 .var/2s "i", 31 0;
v0x55557ab9e220_0 .net "read_address_1", 4 0, v0x55557ab9f320_0;  1 drivers
v0x55557ab9e2e0_0 .net "read_address_2", 4 0, v0x55557ab9f3c0_0;  1 drivers
v0x55557ab9e3c0_0 .var "read_data_1", 31 0;
v0x55557ab9e4f0_0 .var "read_data_2", 31 0;
v0x55557ab9e5d0_0 .var "read_value_1", 31 0;
v0x55557ab9e6b0 .array "register", 0 31, 31 0;
v0x55557ab9eb70_0 .net "write_address", 4 0, v0x55557ab9f650_0;  1 drivers
v0x55557ab9ec50_0 .net "write_enable", 0 0, v0x55557ab9f720_0;  1 drivers
v0x55557ab9ed10_0 .net "write_value", 31 0, v0x55557ab9f7f0_0;  1 drivers
E_0x55557ab7fd30 .event negedge, v0x55557ab9e060_0;
v0x55557ab9e6b0_0 .array/port v0x55557ab9e6b0, 0;
v0x55557ab9e6b0_1 .array/port v0x55557ab9e6b0, 1;
v0x55557ab9e6b0_2 .array/port v0x55557ab9e6b0, 2;
E_0x55557ab808e0/0 .event anyedge, v0x55557ab9e220_0, v0x55557ab9e6b0_0, v0x55557ab9e6b0_1, v0x55557ab9e6b0_2;
v0x55557ab9e6b0_3 .array/port v0x55557ab9e6b0, 3;
v0x55557ab9e6b0_4 .array/port v0x55557ab9e6b0, 4;
v0x55557ab9e6b0_5 .array/port v0x55557ab9e6b0, 5;
v0x55557ab9e6b0_6 .array/port v0x55557ab9e6b0, 6;
E_0x55557ab808e0/1 .event anyedge, v0x55557ab9e6b0_3, v0x55557ab9e6b0_4, v0x55557ab9e6b0_5, v0x55557ab9e6b0_6;
v0x55557ab9e6b0_7 .array/port v0x55557ab9e6b0, 7;
v0x55557ab9e6b0_8 .array/port v0x55557ab9e6b0, 8;
v0x55557ab9e6b0_9 .array/port v0x55557ab9e6b0, 9;
v0x55557ab9e6b0_10 .array/port v0x55557ab9e6b0, 10;
E_0x55557ab808e0/2 .event anyedge, v0x55557ab9e6b0_7, v0x55557ab9e6b0_8, v0x55557ab9e6b0_9, v0x55557ab9e6b0_10;
v0x55557ab9e6b0_11 .array/port v0x55557ab9e6b0, 11;
v0x55557ab9e6b0_12 .array/port v0x55557ab9e6b0, 12;
v0x55557ab9e6b0_13 .array/port v0x55557ab9e6b0, 13;
v0x55557ab9e6b0_14 .array/port v0x55557ab9e6b0, 14;
E_0x55557ab808e0/3 .event anyedge, v0x55557ab9e6b0_11, v0x55557ab9e6b0_12, v0x55557ab9e6b0_13, v0x55557ab9e6b0_14;
v0x55557ab9e6b0_15 .array/port v0x55557ab9e6b0, 15;
v0x55557ab9e6b0_16 .array/port v0x55557ab9e6b0, 16;
v0x55557ab9e6b0_17 .array/port v0x55557ab9e6b0, 17;
v0x55557ab9e6b0_18 .array/port v0x55557ab9e6b0, 18;
E_0x55557ab808e0/4 .event anyedge, v0x55557ab9e6b0_15, v0x55557ab9e6b0_16, v0x55557ab9e6b0_17, v0x55557ab9e6b0_18;
v0x55557ab9e6b0_19 .array/port v0x55557ab9e6b0, 19;
v0x55557ab9e6b0_20 .array/port v0x55557ab9e6b0, 20;
v0x55557ab9e6b0_21 .array/port v0x55557ab9e6b0, 21;
v0x55557ab9e6b0_22 .array/port v0x55557ab9e6b0, 22;
E_0x55557ab808e0/5 .event anyedge, v0x55557ab9e6b0_19, v0x55557ab9e6b0_20, v0x55557ab9e6b0_21, v0x55557ab9e6b0_22;
v0x55557ab9e6b0_23 .array/port v0x55557ab9e6b0, 23;
v0x55557ab9e6b0_24 .array/port v0x55557ab9e6b0, 24;
v0x55557ab9e6b0_25 .array/port v0x55557ab9e6b0, 25;
v0x55557ab9e6b0_26 .array/port v0x55557ab9e6b0, 26;
E_0x55557ab808e0/6 .event anyedge, v0x55557ab9e6b0_23, v0x55557ab9e6b0_24, v0x55557ab9e6b0_25, v0x55557ab9e6b0_26;
v0x55557ab9e6b0_27 .array/port v0x55557ab9e6b0, 27;
v0x55557ab9e6b0_28 .array/port v0x55557ab9e6b0, 28;
v0x55557ab9e6b0_29 .array/port v0x55557ab9e6b0, 29;
v0x55557ab9e6b0_30 .array/port v0x55557ab9e6b0, 30;
E_0x55557ab808e0/7 .event anyedge, v0x55557ab9e6b0_27, v0x55557ab9e6b0_28, v0x55557ab9e6b0_29, v0x55557ab9e6b0_30;
v0x55557ab9e6b0_31 .array/port v0x55557ab9e6b0, 31;
E_0x55557ab808e0/8 .event anyedge, v0x55557ab9e6b0_31, v0x55557ab9e2e0_0;
E_0x55557ab808e0 .event/or E_0x55557ab808e0/0, E_0x55557ab808e0/1, E_0x55557ab808e0/2, E_0x55557ab808e0/3, E_0x55557ab808e0/4, E_0x55557ab808e0/5, E_0x55557ab808e0/6, E_0x55557ab808e0/7, E_0x55557ab808e0/8;
S_0x55557ab9eef0 .scope task, "write" "write" 3 9, 3 9 0, S_0x55557ab40f70;
 .timescale -8 -8;
v0x55557ab9f080_0 .var "write_add", 4 0;
v0x55557ab9f180_0 .var "write_val", 31 0;
TD_reg_tb.write ;
    %load/vec4 v0x55557ab9f080_0;
    %store/vec4 v0x55557ab9f650_0, 0, 5;
    %load/vec4 v0x55557ab9f180_0;
    %store/vec4 v0x55557ab9f7f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55557ab9f720_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557ab9f720_0, 0, 1;
    %end;
    .scope S_0x55557ab9dcf0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557ab9e140_0, 0, 32;
T_2.0 ; Top of for-loop
    %load/vec4 v0x55557ab9e140_0;
    %cmpi/s 31, 0, 32;
	  %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55557ab9e140_0;
    %store/vec4a v0x55557ab9e6b0, 4, 0;
T_2.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55557ab9e140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55557ab9e140_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .thread T_2;
    .scope S_0x55557ab9dcf0;
T_3 ;
Ewait_0 .event/or E_0x55557ab808e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55557ab9e220_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55557ab9e6b0, 4;
    %store/vec4 v0x55557ab9e3c0_0, 0, 32;
    %load/vec4 v0x55557ab9e2e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55557ab9e6b0, 4;
    %store/vec4 v0x55557ab9e5d0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55557ab9dcf0;
T_4 ;
    %wait E_0x55557ab7fd30;
    %load/vec4 v0x55557ab9ec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55557ab9eb70_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55557ab9ed10_0;
    %load/vec4 v0x55557ab9eb70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55557ab9e6b0, 0, 4;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55557ab40f70;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557ab9f260_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x55557ab7ed70;
T_6 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55557ab9d720_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55557ab9d800_0, 0, 5;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x55557ab7ef00_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x55557ab40f70;
T_7 ;
    %fork t_1, S_0x55557ab7ed70;
    %jmp t_0;
    .scope S_0x55557ab7ed70;
t_1 ;
    %vpi_call/w 3 37 "$dumpfile", "sreg_tb.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55557ab40f70 {0 0 0};
    %load/vec4 v0x55557ab9d720_0;
    %store/vec4 v0x55557ab9f080_0, 0, 5;
    %load/vec4 v0x55557ab7ef00_0;
    %store/vec4 v0x55557ab9f180_0, 0, 32;
    %fork TD_reg_tb.write, S_0x55557ab9eef0;
    %join;
    %load/vec4 v0x55557ab9d720_0;
    %store/vec4 v0x55557ab9db30_0, 0, 5;
    %fork TD_reg_tb.read_reg, S_0x55557ab9d930;
    %join;
    %load/vec4 v0x55557ab9dc10_0;
    %store/vec4 v0x55557ab9d580_0, 0, 32;
    %load/vec4 v0x55557ab9d800_0;
    %store/vec4 v0x55557ab9f080_0, 0, 5;
    %load/vec4 v0x55557ab7ef00_0;
    %store/vec4 v0x55557ab9f180_0, 0, 32;
    %fork TD_reg_tb.write, S_0x55557ab9eef0;
    %join;
    %load/vec4 v0x55557ab9d800_0;
    %store/vec4 v0x55557ab9db30_0, 0, 5;
    %fork TD_reg_tb.read_reg, S_0x55557ab9d930;
    %join;
    %load/vec4 v0x55557ab9dc10_0;
    %store/vec4 v0x55557ab9d660_0, 0, 32;
    %load/vec4 v0x55557ab9d580_0;
    %load/vec4 v0x55557ab7ef00_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 46 "$error", "read/write failed" {0 0 0};
T_7.1 ;
    %load/vec4 v0x55557ab9d660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 49 "$error", "read to 0 reg produced non zero result" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .scope S_0x55557ab40f70;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x55557ab40f70;
T_8 ;
    %delay 4, 0;
    %load/vec4 v0x55557ab9f260_0;
    %inv;
    %store/vec4 v0x55557ab9f260_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "reg_tb.sv";
    "./registerfile.sv";
