blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
dmem32.v,verilog,xil_defaultlib,../../../../cpu.srcs/sources_1/ip/dmem32/sim/dmem32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
