{
    "CompileProcesses": [
        "cgproc.11962.json"
    ],
    "CurCompileUdps": {},
    "MlibObjs": {},
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7686,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "checksum": 0
            }
        },
        "timeunit": {
            "H0Y6L_d": {
                "bytes": 8072,
                "mod": "timeunit",
                "out": "H0Y6L_d.o",
                "archive": "archive.2/_prev_archive_1.a",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "NameTable": {
        "full_adder": [
            "full_adder",
            "BEdzp",
            "module",
            2
        ],
        "timeunit": [
            "timeunit",
            "H0Y6L",
            "module",
            1
        ],
        "rca_16b_test": [
            "rca_16b_test",
            "UN6wk",
            "module",
            5
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            3
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "timeunit",
        "full_adder",
        "full_adder",
        "rca_16b_test",
        "rca_16b_test"
    ],
    "CompileStatus": "Successful",
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 2,
            "ru_utime_sec": 0.047927999999999998,
            "ru_stime_sec": 0.064556000000000002,
            "ru_maxrss_kb": 64200,
            "ru_minflt": 21862,
            "ru_majflt": 0,
            "ru_nvcsw": 431
        },
        "outputSizePerQuad": 556.43548387096769,
        "ru_childs_cgstart": {
            "ru_nivcsw": 16,
            "ru_utime_sec": 0.0040359999999999997,
            "ru_stime_sec": 0.017249,
            "ru_maxrss_kb": 19788,
            "ru_minflt": 4374,
            "ru_majflt": 0,
            "ru_nvcsw": 30
        },
        "mopSpeed": 44744.912182882632,
        "quadSpeed": 17284.638974073041,
        "nMops": 642,
        "nQuads": 248,
        "totalObjSize": 137996,
        "ru_self_end": {
            "ru_nivcsw": 2,
            "ru_utime_sec": 0.062275999999999998,
            "ru_stime_sec": 0.076116000000000003,
            "ru_maxrss_kb": 71356,
            "ru_minflt": 24553,
            "ru_majflt": 0,
            "ru_nvcsw": 604
        },
        "Frontend(%)": 76.960626886762157,
        "ru_childs_end": {
            "ru_nivcsw": 18,
            "ru_utime_sec": 0.0048700000000000002,
            "ru_stime_sec": 0.019748999999999999,
            "ru_maxrss_kb": 20616,
            "ru_minflt": 4980,
            "ru_majflt": 0,
            "ru_nvcsw": 37
        },
        "mop/quad": 2.588709677419355,
        "peak_mem_kb": 276652,
        "CodeGen(%)": 23.039373113237847
    },
    "SIMBData": {
        "archive": "archive.2/_11962_archive_1.a",
        "out": "amcQwB.o",
        "bytes": 100881
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "Misc": {
        "archive_dir": "archive.2",
        "default_output_dir": "csrc",
        "cwd": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/rca_16b",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "csrc_abs": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/rca_16b/csrc",
        "daidir_abs": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/rca_16b/simv.daidir"
    }
}