Classic Timing Analyzer report for ex4
Fri Aug 29 17:05:20 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. Clock Setup: 'C/D'
  8. Clock Hold: 'C/D'
  9. tco
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.512 ns                                      ; jkff2:inst4|2 ; Q3            ; CLOCK      ; --       ; 0            ;
; Clock Setup: 'C/D'           ; N/A                                      ; None          ; 151.65 MHz ( period = 6.594 ns )               ; jkff2:inst4|2 ; jkff2:inst4|2 ; C/D        ; C/D      ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A                                      ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; jkff2:inst1|2 ; jkff2:inst1|2 ; CLOCK      ; CLOCK    ; 0            ;
; Clock Hold: 'C/D'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; jkff2:inst4|2 ; jkff2:inst4|2 ; C/D        ; C/D      ; 2            ;
; Total number of failed paths ;                                          ;               ;                                                ;               ;               ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; C/D             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                               ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; jkff2:inst1|2 ; jkff2:inst1|2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; jkff2:inst|2  ; jkff2:inst|2  ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; jkff2:inst2|2 ; jkff2:inst2|2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; jkff2:inst4|2 ; jkff2:inst4|2 ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.823 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'C/D'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 151.65 MHz ( period = 6.594 ns )               ; jkff2:inst4|2 ; jkff2:inst4|2 ; C/D        ; C/D      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; jkff2:inst2|2 ; jkff2:inst2|2 ; C/D        ; C/D      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; jkff2:inst1|2 ; jkff2:inst1|2 ; C/D        ; C/D      ; None                        ; None                      ; 0.847 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'C/D'                                                                                                                                                                     ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From          ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; jkff2:inst4|2 ; jkff2:inst4|2 ; C/D        ; C/D      ; None                       ; None                       ; 0.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; jkff2:inst2|2 ; jkff2:inst2|2 ; C/D        ; C/D      ; None                       ; None                       ; 0.823 ns                 ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+---------------+----+------------+
; Slack ; Required tco ; Actual tco ; From          ; To ; From Clock ;
+-------+--------------+------------+---------------+----+------------+
; N/A   ; None         ; 16.512 ns  ; jkff2:inst4|2 ; Q3 ; CLOCK      ;
; N/A   ; None         ; 15.272 ns  ; jkff2:inst4|2 ; Q3 ; C/D        ;
; N/A   ; None         ; 12.121 ns  ; jkff2:inst2|2 ; Q2 ; CLOCK      ;
; N/A   ; None         ; 10.881 ns  ; jkff2:inst2|2 ; Q2 ; C/D        ;
; N/A   ; None         ; 10.039 ns  ; jkff2:inst1|2 ; Q1 ; CLOCK      ;
; N/A   ; None         ; 9.696 ns   ; jkff2:inst|2  ; Q0 ; CLOCK      ;
; N/A   ; None         ; 8.799 ns   ; jkff2:inst1|2 ; Q1 ; C/D        ;
+-------+--------------+------------+---------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Aug 29 17:05:19 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex4 -c ex4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
    Info: Assuming node "C/D" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst13" as buffer
    Info: Detected ripple clock "jkff2:inst4|2" as buffer
    Info: Detected gated clock "inst10" as buffer
    Info: Detected ripple clock "jkff2:inst2|2" as buffer
    Info: Detected gated clock "inst9" as buffer
    Info: Detected ripple clock "jkff2:inst1|2" as buffer
    Info: Detected ripple clock "jkff2:inst|2" as buffer
Info: Clock "CLOCK" Internal fmax is restricted to 275.03 MHz between source register "jkff2:inst1|2" and destination register "jkff2:inst1|2"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.847 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1|2'
            Info: 2: + IC(0.538 ns) + CELL(0.309 ns) = 0.847 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1|2'
            Info: Total cell delay = 0.309 ns ( 36.48 % )
            Info: Total interconnect delay = 0.538 ns ( 63.52 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 5.839 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(1.615 ns) + CELL(0.935 ns) = 4.019 ns; Loc. = LC_X2_Y5_N5; Fanout = 3; REG Node = 'jkff2:inst|2'
                Info: 3: + IC(0.538 ns) + CELL(0.114 ns) = 4.671 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'
                Info: 4: + IC(0.457 ns) + CELL(0.711 ns) = 5.839 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1|2'
                Info: Total cell delay = 3.229 ns ( 55.30 % )
                Info: Total interconnect delay = 2.610 ns ( 44.70 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 5.839 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLOCK'
                Info: 2: + IC(1.615 ns) + CELL(0.935 ns) = 4.019 ns; Loc. = LC_X2_Y5_N5; Fanout = 3; REG Node = 'jkff2:inst|2'
                Info: 3: + IC(0.538 ns) + CELL(0.114 ns) = 4.671 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'
                Info: 4: + IC(0.457 ns) + CELL(0.711 ns) = 5.839 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1|2'
                Info: Total cell delay = 3.229 ns ( 55.30 % )
                Info: Total interconnect delay = 2.610 ns ( 44.70 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: Clock "C/D" has Internal fmax of 151.65 MHz between source register "jkff2:inst4|2" and destination register "jkff2:inst4|2" (period= 6.594 ns)
    Info: + Longest register to register delay is 0.823 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
        Info: 2: + IC(0.514 ns) + CELL(0.309 ns) = 0.823 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
        Info: Total cell delay = 0.309 ns ( 37.55 % )
        Info: Total interconnect delay = 0.514 ns ( 62.45 % )
    Info: - Smallest clock skew is -5.510 ns
        Info: + Shortest clock path from clock "C/D" to destination register is 6.026 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'C/D'
            Info: 2: + IC(1.669 ns) + CELL(0.292 ns) = 3.430 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'
            Info: 3: + IC(1.885 ns) + CELL(0.711 ns) = 6.026 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
            Info: Total cell delay = 2.472 ns ( 41.02 % )
            Info: Total interconnect delay = 3.554 ns ( 58.98 % )
        Info: - Longest clock path from clock "C/D" to source register is 11.536 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'C/D'
            Info: 2: + IC(1.670 ns) + CELL(0.292 ns) = 3.431 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 3: + IC(0.457 ns) + CELL(0.935 ns) = 4.823 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1|2'
            Info: 4: + IC(0.538 ns) + CELL(0.114 ns) = 5.475 ns; Loc. = LC_X2_Y5_N4; Fanout = 1; COMB Node = 'inst10'
            Info: 5: + IC(1.195 ns) + CELL(0.935 ns) = 7.605 ns; Loc. = LC_X1_Y9_N3; Fanout = 3; REG Node = 'jkff2:inst2|2'
            Info: 6: + IC(1.221 ns) + CELL(0.114 ns) = 8.940 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'
            Info: 7: + IC(1.885 ns) + CELL(0.711 ns) = 11.536 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
            Info: Total cell delay = 4.570 ns ( 39.62 % )
            Info: Total interconnect delay = 6.966 ns ( 60.38 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "C/D" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "jkff2:inst4|2" and destination pin or register "jkff2:inst4|2" for clock "C/D" (Hold time is 4.478 ns)
    Info: + Largest clock skew is 5.510 ns
        Info: + Longest clock path from clock "C/D" to destination register is 11.536 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'C/D'
            Info: 2: + IC(1.670 ns) + CELL(0.292 ns) = 3.431 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'
            Info: 3: + IC(0.457 ns) + CELL(0.935 ns) = 4.823 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1|2'
            Info: 4: + IC(0.538 ns) + CELL(0.114 ns) = 5.475 ns; Loc. = LC_X2_Y5_N4; Fanout = 1; COMB Node = 'inst10'
            Info: 5: + IC(1.195 ns) + CELL(0.935 ns) = 7.605 ns; Loc. = LC_X1_Y9_N3; Fanout = 3; REG Node = 'jkff2:inst2|2'
            Info: 6: + IC(1.221 ns) + CELL(0.114 ns) = 8.940 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'
            Info: 7: + IC(1.885 ns) + CELL(0.711 ns) = 11.536 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
            Info: Total cell delay = 4.570 ns ( 39.62 % )
            Info: Total interconnect delay = 6.966 ns ( 60.38 % )
        Info: - Shortest clock path from clock "C/D" to source register is 6.026 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'C/D'
            Info: 2: + IC(1.669 ns) + CELL(0.292 ns) = 3.430 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'
            Info: 3: + IC(1.885 ns) + CELL(0.711 ns) = 6.026 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
            Info: Total cell delay = 2.472 ns ( 41.02 % )
            Info: Total interconnect delay = 3.554 ns ( 58.98 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.823 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
        Info: 2: + IC(0.514 ns) + CELL(0.309 ns) = 0.823 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
        Info: Total cell delay = 0.309 ns ( 37.55 % )
        Info: Total interconnect delay = 0.514 ns ( 62.45 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tco from clock "CLOCK" to destination pin "Q3" through register "jkff2:inst4|2" is 16.512 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 12.776 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'CLOCK'
        Info: 2: + IC(1.615 ns) + CELL(0.935 ns) = 4.019 ns; Loc. = LC_X2_Y5_N5; Fanout = 3; REG Node = 'jkff2:inst|2'
        Info: 3: + IC(0.538 ns) + CELL(0.114 ns) = 4.671 ns; Loc. = LC_X2_Y5_N6; Fanout = 1; COMB Node = 'inst9'
        Info: 4: + IC(0.457 ns) + CELL(0.935 ns) = 6.063 ns; Loc. = LC_X2_Y5_N3; Fanout = 3; REG Node = 'jkff2:inst1|2'
        Info: 5: + IC(0.538 ns) + CELL(0.114 ns) = 6.715 ns; Loc. = LC_X2_Y5_N4; Fanout = 1; COMB Node = 'inst10'
        Info: 6: + IC(1.195 ns) + CELL(0.935 ns) = 8.845 ns; Loc. = LC_X1_Y9_N3; Fanout = 3; REG Node = 'jkff2:inst2|2'
        Info: 7: + IC(1.221 ns) + CELL(0.114 ns) = 10.180 ns; Loc. = LC_X2_Y5_N8; Fanout = 1; COMB Node = 'inst13'
        Info: 8: + IC(1.885 ns) + CELL(0.711 ns) = 12.776 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
        Info: Total cell delay = 5.327 ns ( 41.70 % )
        Info: Total interconnect delay = 7.449 ns ( 58.30 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.512 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N3; Fanout = 3; REG Node = 'jkff2:inst4|2'
        Info: 2: + IC(1.404 ns) + CELL(2.108 ns) = 3.512 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 2.108 ns ( 60.02 % )
        Info: Total interconnect delay = 1.404 ns ( 39.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Fri Aug 29 17:05:20 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


