[01/20 16:33:20      0s] 
[01/20 16:33:20      0s] Cadence Innovus(TM) Implementation System.
[01/20 16:33:20      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/20 16:33:20      0s] 
[01/20 16:33:20      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[01/20 16:33:20      0s] Options:	-log simple_ALU.log 
[01/20 16:33:20      0s] Date:		Tue Jan 20 16:33:20 2026
[01/20 16:33:20      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[01/20 16:33:20      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/20 16:33:20      0s] 
[01/20 16:33:20      0s] License:
[01/20 16:33:21      0s] 		[16:33:21.438657] Configured Lic search path (21.01-s002): 5280@192.100.9.133

[01/20 16:33:34      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/20 16:33:34      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/20 16:34:03     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[01/20 16:34:08     13s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[01/20 16:34:08     13s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[01/20 16:34:08     13s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/20 16:34:08     13s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/20 16:34:08     13s] @(#)CDS: CPE v21.15-s076
[01/20 16:34:08     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/20 16:34:08     13s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/20 16:34:08     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/20 16:34:08     13s] @(#)CDS: RCDB 11.15.0
[01/20 16:34:08     13s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/20 16:34:08     13s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/20 16:34:08     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_30636_ra01_shadab_8BuJ9U.

[01/20 16:34:08     13s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[01/20 16:34:14     15s] <CMD> getVersion
[01/20 16:34:14     15s] Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
[01/20 16:34:14     15s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:14     15s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/20 16:34:14     15s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[01/20 16:34:14     15s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[01/20 16:34:14     15s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[01/20 16:34:14     15s] <CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
[01/20 16:34:14     15s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[01/20 16:34:14     15s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[01/20 16:34:14     15s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/20 16:34:14     15s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/20 16:34:14     15s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/20 16:34:14     15s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[01/20 16:34:14     15s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[01/20 16:34:14     15s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[01/20 16:34:14     15s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[01/20 16:34:14     15s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:14     15s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/20 16:34:14     15s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:14     15s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[01/20 16:34:14     15s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[01/20 16:34:14     15s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[01/20 16:34:14     15s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/20 16:34:14     15s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/20 16:34:14     15s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/20 16:34:14     15s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[01/20 16:34:14     15s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:14     15s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[01/20 16:34:14     15s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[01/20 16:34:14     15s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[01/20 16:34:14     15s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[01/20 16:34:14     15s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
[01/20 16:34:14     15s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[01/20 16:34:14     15s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:14     15s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[01/20 16:34:14     15s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
[01/20 16:34:14     15s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
[01/20 16:34:14     15s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
[01/20 16:34:14     15s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
[01/20 16:34:14     15s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/20 16:34:14     15s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[01/20 16:34:14     15s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[01/20 16:34:14     15s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[01/20 16:34:14     15s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[01/20 16:34:14     15s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[01/20 16:34:14     15s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[01/20 16:34:14     15s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[01/20 16:34:14     15s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[01/20 16:34:14     15s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[01/20 16:34:14     15s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[01/20 16:34:14     15s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:14     15s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:14     15s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:14     15s] <CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[01/20 16:34:14     15s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[01/20 16:34:14     15s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/20 16:34:14     15s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/20 16:34:14     15s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[01/20 16:34:14     15s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[01/20 16:34:14     15s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[01/20 16:34:14     15s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:14     15s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:14     15s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:14     15s] <CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
[01/20 16:34:14     15s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[01/20 16:34:14     15s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[01/20 16:34:14     15s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[01/20 16:34:14     15s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[01/20 16:34:14     15s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[01/20 16:34:14     15s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[01/20 16:34:14     15s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[01/20 16:34:14     15s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:14     15s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[01/20 16:34:15     15s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[01/20 16:34:15     15s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[01/20 16:34:15     15s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[01/20 16:34:15     15s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[01/20 16:34:15     15s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[01/20 16:34:15     15s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[01/20 16:34:15     15s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[01/20 16:34:15     15s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[01/20 16:34:15     15s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[01/20 16:34:15     15s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[01/20 16:34:15     15s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[01/20 16:34:15     15s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[01/20 16:34:15     15s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[01/20 16:34:15     15s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[01/20 16:34:15     15s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[01/20 16:34:15     15s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[01/20 16:34:15     15s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[01/20 16:34:15     15s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[01/20 16:34:15     15s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[01/20 16:34:15     15s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[01/20 16:34:15     15s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[01/20 16:34:15     15s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[01/20 16:34:15     15s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[01/20 16:34:15     15s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[01/20 16:34:15     15s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[01/20 16:34:15     15s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[01/20 16:34:15     15s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[01/20 16:34:15     15s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[01/20 16:34:15     15s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[01/20 16:34:15     15s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[01/20 16:34:15     15s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[01/20 16:34:15     15s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[01/20 16:34:15     15s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[01/20 16:34:15     15s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[01/20 16:34:15     15s] <CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[01/20 16:34:15     15s] <CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[01/20 16:34:15     15s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[01/20 16:34:15     15s] 
[01/20 16:34:15     15s] **INFO:  MMMC transition support version v31-84 
[01/20 16:34:15     15s] 
[01/20 16:34:15     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/20 16:34:15     15s] <CMD> suppressMessage ENCEXT-2799
[01/20 16:34:16     15s] <CMD> getVersion
[01/20 16:34:17     15s] [INFO] Loading PVS 22.20 fill procedures
[01/20 16:34:18     15s] <CMD> win
[01/20 16:35:55     23s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/20 16:35:55     23s] <CMD> set dbgDualViewAwareXTree 1
[01/20 16:35:55     23s] <CMD> set defHierChar /
[01/20 16:35:55     23s] <CMD> set distributed_client_message_echo 1
[01/20 16:35:55     23s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/20 16:35:55     23s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/20 16:35:55     23s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/20 16:35:55     23s] <CMD> set init_gnd_net VSS
[01/20 16:35:55     23s] <CMD> set init_lef_file {../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_macro.lef ../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_tech.lef}
[01/20 16:35:55     23s] <CMD> set init_mmmc_file mmmc.tcl
[01/20 16:35:55     23s] <CMD> set init_original_verilog_files ../../genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.v.gz
[01/20 16:35:55     23s] <CMD> set init_pwr_net VDD
[01/20 16:35:55     23s] <CMD> set init_verilog ../../genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.v.gz
[01/20 16:35:55     23s] <CMD> get_message -id GLOBAL-100 -suppress
[01/20 16:35:55     23s] <CMD> get_message -id GLOBAL-100 -suppress
[01/20 16:35:55     23s] <CMD> set latch_time_borrow_mode max_borrow
[01/20 16:35:55     23s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/20 16:35:55     23s] <CMD> set pegDefaultResScaleFactor 1
[01/20 16:35:55     23s] <CMD> set pegDetailResScaleFactor 1
[01/20 16:35:55     23s] <CMD> set pegEnableDualViewForTQuantus 1
[01/20 16:35:55     23s] <CMD> get_message -id GLOBAL-100 -suppress
[01/20 16:35:55     23s] <CMD> get_message -id GLOBAL-100 -suppress
[01/20 16:35:55     23s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/20 16:35:55     23s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/20 16:35:55     23s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/20 16:35:55     23s] <CMD> get_message -id GLOBAL-100 -suppress
[01/20 16:35:55     23s] <CMD> get_message -id GLOBAL-100 -suppress
[01/20 16:35:55     23s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/20 16:35:55     23s] <CMD> set defStreamOutCheckUncolored false
[01/20 16:35:55     23s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/20 16:35:55     23s] <CMD> set lefdefInputCheckColoredShape 0
[01/20 16:35:55     23s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/20 16:35:56     23s] <CMD> init_design
[01/20 16:35:56     23s] #% Begin Load MMMC data ... (date=01/20 16:35:56, mem=760.7M)
[01/20 16:35:57     23s] #% End Load MMMC data ... (date=01/20 16:35:56, total cpu=0:00:00.0, real=0:00:01.0, peak res=760.9M, current mem=760.9M)
[01/20 16:35:57     23s] 
[01/20 16:35:57     23s] Loading LEF file ../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_macro.lef ...
[01/20 16:35:57     23s] **ERROR: (IMPLF-328):	The layer 'M1' specified in macro pin 'OAI2BB1X4.Y' does not exist
**ERROR: (IMPLF-328):	The layer 'M1' specified in macro pin 'OAI2BB1X4.Y' does not exist
**ERROR: (IMPLF-328):	The layer 'M1' specified in macro pin 'OAI2BB1X4.Y' does not exist
**ERROR: (IMPLF-53):	The layer 'M1' referenced in pin 'Y' in macro 'OAI2BB1X4' is not found in the database. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-53' for more detail.
[01/20 16:35:57     23s] **ERROR: (IMPLF-3):	Error found when processing LEF file '../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_macro.lef'. The subsequent file content is ignored. Refer to error messages above for details. Fix the errors, and restart 'Innovus'.
Type 'man IMPLF-3' for more detail.
[01/20 16:35:57     23s] **ERROR: (IMPLF-26):	No technology information is defined in the first LEF file.
Please rearrange the LEF file order and make sure the technology LEF file is the
first one, exit and restart Innovus.
**ERROR: (IMPLF-26):	No technology information is defined in the first LEF file.
Please rearrange the LEF file order and make sure the technology LEF file is the
first one, exit and restart Innovus.
**ERROR: (IMPSYT-16013):	Loading LEF file(s) failed, and has aborted. Refer to error messages above for details. Please exit the tools and fix the errors first, then re-load design again.
[01/20 16:36:58     30s] <CMD> set init_lef_file {../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_tech.lef ../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_macro.lef}
[01/20 16:36:58     30s] <CMD> init_design
[01/20 16:36:58     30s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/20 16:36:58     30s] #% Begin Load MMMC data ... (date=01/20 16:36:58, mem=770.0M)
[01/20 16:36:58     30s] Extraction setup Started 
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] Extraction setup Started 
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] Extraction setup Started 
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] Extraction setup Started 
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Trim Metal Layers:
[01/20 16:36:58     30s] The existing analysis_view 'view_wcl_slow' has been replaced with new attributes.
[01/20 16:36:58     30s] The existing analysis_view 'view_wcl_fast' has been replaced with new attributes.
[01/20 16:36:58     30s] The existing analysis_view 'view_wcl_typical' has been replaced with new attributes.
[01/20 16:36:58     30s] INFO: New setup and hold views overwrite old settings during design initialization
[01/20 16:36:58     30s] #% End Load MMMC data ... (date=01/20 16:36:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=770.4M, current mem=770.4M)
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Loading LEF file ../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_tech.lef ...
[01/20 16:36:58     30s] 
[01/20 16:36:58     30s] Loading LEF file ../../genus_flow/LEF/gsclib045_v3.5/lef/gsclib045_macro.lef ...
[01/20 16:36:58     30s] Set DBUPerIGU to M2 pitch 400.
[01/20 16:36:58     30s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/20 16:36:58     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/20 16:36:58     30s] Type 'man IMPLF-58' for more detail.
[01/20 16:36:58     30s] **WARN: (IMPLF-209):	Cell 'OAI2BB1X4' has been found in db, no extra pin 'A0N' can be added for existing macro.
[01/20 16:36:58     30s] **WARN: (IMPLF-209):	Cell 'OAI2BB1X4' has been found in db, no extra pin 'A1N' can be added for existing macro.
[01/20 16:36:58     30s] **WARN: (IMPLF-209):	Cell 'OAI2BB1X4' has been found in db, no extra pin 'B0' can be added for existing macro.
[01/20 16:36:58     30s] **WARN: (IMPLF-209):	Cell 'OAI2BB1X4' has been found in db, no extra pin 'VDD' can be added for existing macro.
[01/20 16:36:58     30s] **WARN: (IMPLF-209):	Cell 'OAI2BB1X4' has been found in db, no extra pin 'VSS' can be added for existing macro.
[01/20 16:36:58     31s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[01/20 16:36:58     31s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/20 16:36:58     31s] Type 'man IMPLF-61' for more detail.
[01/20 16:36:58     31s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/20 16:36:58     31s] Type 'man IMPLF-200' for more detail.
[01/20 16:36:58     31s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/20 16:36:58     31s] Loading view definition file from mmmc.tcl
[01/20 16:36:58     31s] Reading wcl_slow timing library '/home/shadab/shadab/AdvGenusCUI_labs/MMMC/LIB/gsclib045_v3.5/timing/slow.lib' ...
[01/20 16:36:59     31s] Read 477 cells in library 'slow' 
[01/20 16:36:59     31s] Reading wcl_fast timing library '/home/shadab/shadab/AdvGenusCUI_labs/MMMC/LIB/gsclib045_v3.5/timing/fast.lib' ...
[01/20 16:37:00     31s] Read 477 cells in library 'fast' 
[01/20 16:37:00     31s] Starting consistency checks on late and early library sets of delay corner 'delay_corner_wcl_slow'
[01/20 16:37:00     31s] late library set: wcl_slow
[01/20 16:37:00     31s] early library set: wcl_fast
[01/20 16:37:00     31s] Completed consistency checks. Status: Successful
[01/20 16:37:00     31s] Starting consistency checks on late and early library sets of delay corner 'delay_corner_wcl_fast'
[01/20 16:37:00     31s] late library set: wcl_fast
[01/20 16:37:00     31s] early library set: wcl_slow
[01/20 16:37:00     31s] Completed consistency checks. Status: Successful
[01/20 16:37:00     31s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:02.0, peak res=834.7M, current mem=784.0M)
[01/20 16:37:00     31s] *** End library_loading (cpu=0.01min, real=0.03min, mem=14.0M, fe_cpu=0.53min, fe_real=3.67min, fe_mem=1130.2M) ***
[01/20 16:37:00     32s] #% Begin Load netlist data ... (date=01/20 16:37:00, mem=784.0M)
[01/20 16:37:00     32s] *** Begin netlist parsing (mem=1130.2M) ***
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[01/20 16:37:00     32s] Type 'man IMPVL-159' for more detail.
[01/20 16:37:00     32s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/20 16:37:00     32s] To increase the message display limit, refer to the product command reference manual.
[01/20 16:37:00     32s] Created 477 new cells from 2 timing libraries.
[01/20 16:37:00     32s] Reading netlist ...
[01/20 16:37:00     32s] Backslashed names will retain backslash and a trailing blank character.
[01/20 16:37:00     32s] Reading verilog netlist '../../genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.v.gz'
[01/20 16:37:00     32s] 
[01/20 16:37:00     32s] *** Memory Usage v#1 (Current mem = 1130.180M, initial mem = 476.027M) ***
[01/20 16:37:00     32s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1130.2M) ***
[01/20 16:37:00     32s] #% End Load netlist data ... (date=01/20 16:37:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=792.9M, current mem=792.9M)
[01/20 16:37:00     32s] Top level cell is simple_alu.
[01/20 16:37:01     32s] Starting consistency checks on late and early library sets of delay corner 'delay_corner_wcl_slow'
[01/20 16:37:01     32s] late library set: wcl_slow
[01/20 16:37:01     32s] early library set: wcl_fast
[01/20 16:37:01     32s] Completed consistency checks. Status: Successful
[01/20 16:37:01     32s] Starting consistency checks on late and early library sets of delay corner 'delay_corner_wcl_fast'
[01/20 16:37:01     32s] late library set: wcl_fast
[01/20 16:37:01     32s] early library set: wcl_slow
[01/20 16:37:01     32s] Completed consistency checks. Status: Successful
[01/20 16:37:01     32s] Hooked 954 DB cells to tlib cells.
[01/20 16:37:01     32s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=804.9M, current mem=804.9M)
[01/20 16:37:01     32s] Starting recursive module instantiation check.
[01/20 16:37:01     32s] No recursion found.
[01/20 16:37:01     32s] Building hierarchical netlist for Cell simple_alu ...
[01/20 16:37:02     32s] *** Netlist is unique.
[01/20 16:37:02     32s] **WARN: (IMPTRN-1103):	Cell (29) OAI2BB1X4's width is less than placement-grid.
[01/20 16:37:02     32s] **WARN: (IMPTRN-1103):	Cell (29) OAI2BB1X4's height is less than placement-grid.
[01/20 16:37:02     32s] **WARN: (IMPTRN-1103):	Cell (0) OAI2BB1X4's height is less than placement-grid.
[01/20 16:37:02     32s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/20 16:37:02     32s] ** info: there are 997 modules.
[01/20 16:37:02     32s] ** info: there are 176 stdCell insts.
[01/20 16:37:02     32s] 
[01/20 16:37:02     32s] *** Memory Usage v#1 (Current mem = 1184.605M, initial mem = 476.027M) ***
[01/20 16:37:02     32s] Horizontal Layer M1 offset = 190 (guessed)
[01/20 16:37:02     32s] Vertical Layer M2 offset = 200 (derived)
[01/20 16:37:02     32s] Suggestion: specify LAYER OFFSET in LEF file
[01/20 16:37:02     32s] Reason: hard to extract LAYER OFFSET from standard cells
[01/20 16:37:02     32s] Start create_tracks
[01/20 16:37:02     32s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[01/20 16:37:02     32s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[01/20 16:37:02     32s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[01/20 16:37:02     32s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[01/20 16:37:02     32s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[01/20 16:37:02     32s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[01/20 16:37:02     32s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[01/20 16:37:02     32s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[01/20 16:37:03     32s] Extraction setup Started 
[01/20 16:37:03     32s] 
[01/20 16:37:03     32s] Trim Metal Layers:
[01/20 16:37:03     32s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/20 16:37:03     32s] Reading Capacitance Table File /home/shadab/shadab/genus_flow/Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[01/20 16:37:03     32s] Cap table was created using Encounter 10.10-b056_1.
[01/20 16:37:03     32s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[01/20 16:37:03     32s] Set Shrink Factor to 0.90000
[01/20 16:37:03     32s] Importing multi-corner RC tables ... 
[01/20 16:37:03     32s] Summary of Active RC-Corners : 
[01/20 16:37:03     32s]  
[01/20 16:37:03     32s]  Analysis View: view_wcl_slow
[01/20 16:37:03     32s]     RC-Corner Name        : rc_corner
[01/20 16:37:03     32s]     RC-Corner Index       : 0
[01/20 16:37:03     32s]     RC-Corner Temperature : 25 Celsius
[01/20 16:37:03     32s]     RC-Corner Cap Table   : '/home/shadab/shadab/genus_flow/Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/20 16:37:03     32s]     RC-Corner PreRoute Res Factor         : 1
[01/20 16:37:03     32s]     RC-Corner PreRoute Cap Factor         : 1
[01/20 16:37:03     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/20 16:37:03     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/20 16:37:03     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/20 16:37:03     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/20 16:37:03     32s]  
[01/20 16:37:03     32s]  Analysis View: view_wcl_fast
[01/20 16:37:03     32s]     RC-Corner Name        : rc_corner
[01/20 16:37:03     32s]     RC-Corner Index       : 0
[01/20 16:37:03     32s]     RC-Corner Temperature : 25 Celsius
[01/20 16:37:03     32s]     RC-Corner Cap Table   : '/home/shadab/shadab/genus_flow/Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/20 16:37:03     32s]     RC-Corner PreRoute Res Factor         : 1
[01/20 16:37:03     32s]     RC-Corner PreRoute Cap Factor         : 1
[01/20 16:37:03     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/20 16:37:03     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/20 16:37:03     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/20 16:37:03     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/20 16:37:03     32s]  
[01/20 16:37:03     32s]  Analysis View: view_wcl_typical
[01/20 16:37:03     32s]     RC-Corner Name        : rc_corner
[01/20 16:37:03     32s]     RC-Corner Index       : 0
[01/20 16:37:03     32s]     RC-Corner Temperature : 25 Celsius
[01/20 16:37:03     32s]     RC-Corner Cap Table   : '/home/shadab/shadab/genus_flow/Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/20 16:37:03     32s]     RC-Corner PreRoute Res Factor         : 1
[01/20 16:37:03     32s]     RC-Corner PreRoute Cap Factor         : 1
[01/20 16:37:03     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/20 16:37:03     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/20 16:37:03     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/20 16:37:03     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/20 16:37:03     32s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/20 16:37:03     32s] 
[01/20 16:37:03     32s] Trim Metal Layers:
[01/20 16:37:03     32s] LayerId::1 widthSet size::4
[01/20 16:37:03     32s] LayerId::2 widthSet size::4
[01/20 16:37:03     32s] LayerId::3 widthSet size::4
[01/20 16:37:03     32s] LayerId::4 widthSet size::4
[01/20 16:37:03     32s] LayerId::5 widthSet size::4
[01/20 16:37:03     32s] LayerId::6 widthSet size::4
[01/20 16:37:03     32s] LayerId::7 widthSet size::5
[01/20 16:37:03     32s] LayerId::8 widthSet size::5
[01/20 16:37:03     32s] LayerId::9 widthSet size::5
[01/20 16:37:03     32s] LayerId::10 widthSet size::4
[01/20 16:37:03     32s] LayerId::11 widthSet size::3
[01/20 16:37:03     32s] Updating RC grid for preRoute extraction ...
[01/20 16:37:03     32s] eee: pegSigSF::1.070000
[01/20 16:37:03     32s] Initializing multi-corner capacitance tables ... 
[01/20 16:37:03     32s] Initializing multi-corner resistance tables ...
[01/20 16:37:03     32s] Creating RPSQ from WeeR and WRes ...
[01/20 16:37:03     32s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 16:37:03     32s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 16:37:03     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.759000 newSi=0.000000 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/20 16:37:03     32s] *Info: initialize multi-corner CTS.
[01/20 16:37:03     32s] Reading wcl_typical timing library '/home/shadab/shadab/AdvGenusCUI_labs/MMMC/LIB/gsclib045_v3.5/timing/typical.lib' ...
[01/20 16:37:04     32s] Read 477 cells in library 'typical' 
[01/20 16:37:04     32s] Ending "SetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1064.9M, current mem=835.8M)
[01/20 16:37:04     32s] Reading timing constraints file '/home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc' ...
[01/20 16:37:04     32s] Current (total cpu=0:00:33.0, real=0:03:44, peak res=1095.0M, current mem=1095.0M)
[01/20 16:37:04     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc, Line 9).
[01/20 16:37:04     32s] 
[01/20 16:37:04     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc, Line 10).
[01/20 16:37:04     32s] 
[01/20 16:37:04     32s] **WARN: (TCLCMD-1142):	Virtual clock 'VIR_CLK' is being created with no source objects. (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc, Line 15).
[01/20 16:37:04     32s] 
[01/20 16:37:04     33s] INFO (CTE): Reading of timing constraints file /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_typical.sdc completed, with 3 WARNING
[01/20 16:37:04     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1114.1M, current mem=1114.1M)
[01/20 16:37:04     33s] Current (total cpu=0:00:33.0, real=0:03:44, peak res=1114.1M, current mem=1114.1M)
[01/20 16:37:04     33s] Reading timing constraints file '/home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc' ...
[01/20 16:37:04     33s] Current (total cpu=0:00:33.0, real=0:03:44, peak res=1114.1M, current mem=1114.1M)
[01/20 16:37:04     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc, Line 9).
[01/20 16:37:04     33s] 
[01/20 16:37:04     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc, Line 10).
[01/20 16:37:04     33s] 
[01/20 16:37:04     33s] **WARN: (TCLCMD-1142):	Virtual clock 'VIR_CLK' is being created with no source objects. (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc, Line 15).
[01/20 16:37:04     33s] 
[01/20 16:37:04     33s] INFO (CTE): Reading of timing constraints file /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_fast.sdc completed, with 3 WARNING
[01/20 16:37:04     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1114.4M, current mem=1114.4M)
[01/20 16:37:04     33s] Current (total cpu=0:00:33.1, real=0:03:44, peak res=1114.4M, current mem=1114.4M)
[01/20 16:37:04     33s] Reading timing constraints file '/home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc' ...
[01/20 16:37:04     33s] Current (total cpu=0:00:33.1, real=0:03:44, peak res=1114.4M, current mem=1114.4M)
[01/20 16:37:04     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc, Line 9).
[01/20 16:37:04     33s] 
[01/20 16:37:04     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc, Line 10).
[01/20 16:37:04     33s] 
[01/20 16:37:04     33s] **WARN: (TCLCMD-1142):	Virtual clock 'VIR_CLK' is being created with no source objects. (File /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc, Line 15).
[01/20 16:37:04     33s] 
[01/20 16:37:04     33s] INFO (CTE): Reading of timing constraints file /home/shadab/shadab/genus_flow/ALU/work/OUTPUT/outputs_21.14-s082_1/syn_opt_simple_alu.functional_wcl_slow.sdc completed, with 3 WARNING
[01/20 16:37:04     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1114.7M, current mem=1114.7M)
[01/20 16:37:04     33s] Current (total cpu=0:00:33.1, real=0:03:44, peak res=1114.7M, current mem=1114.7M)
[01/20 16:37:04     33s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/20 16:37:05     33s] 
[01/20 16:37:05     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/20 16:37:05     33s] Summary for sequential cells identification: 
[01/20 16:37:05     33s]   Identified SBFF number: 94
[01/20 16:37:05     33s]   Identified MBFF number: 0
[01/20 16:37:05     33s]   Identified SB Latch number: 0
[01/20 16:37:05     33s]   Identified MB Latch number: 0
[01/20 16:37:05     33s]   Not identified SBFF number: 24
[01/20 16:37:05     33s]   Not identified MBFF number: 0
[01/20 16:37:05     33s]   Not identified SB Latch number: 0
[01/20 16:37:05     33s]   Not identified MB Latch number: 0
[01/20 16:37:05     33s]   Number of sequential cells which are not FFs: 32
[01/20 16:37:05     33s] Total number of combinational cells: 317
[01/20 16:37:05     33s] Total number of sequential cells: 150
[01/20 16:37:05     33s] Total number of tristate cells: 10
[01/20 16:37:05     33s] Total number of level shifter cells: 0
[01/20 16:37:05     33s] Total number of power gating cells: 0
[01/20 16:37:05     33s] Total number of isolation cells: 0
[01/20 16:37:05     33s] Total number of power switch cells: 0
[01/20 16:37:05     33s] Total number of pulse generator cells: 0
[01/20 16:37:05     33s] Total number of always on buffers: 0
[01/20 16:37:05     33s] Total number of retention cells: 0
[01/20 16:37:05     33s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
[01/20 16:37:05     33s] Total number of usable buffers: 16
[01/20 16:37:05     33s] List of unusable buffers:
[01/20 16:37:05     33s] Total number of unusable buffers: 0
[01/20 16:37:05     33s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[01/20 16:37:05     33s] Total number of usable inverters: 19
[01/20 16:37:05     33s] List of unusable inverters:
[01/20 16:37:05     33s] Total number of unusable inverters: 0
[01/20 16:37:05     33s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
[01/20 16:37:05     33s] Total number of identified usable delay cells: 8
[01/20 16:37:05     33s] List of identified unusable delay cells:
[01/20 16:37:05     33s] Total number of identified unusable delay cells: 0
[01/20 16:37:05     33s] 
[01/20 16:37:05     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/20 16:37:05     33s] 
[01/20 16:37:05     33s] TimeStamp Deleting Cell Server Begin ...
[01/20 16:37:05     33s] 
[01/20 16:37:05     33s] TimeStamp Deleting Cell Server End ...
[01/20 16:37:05     33s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1137.0M, current mem=1136.9M)
[01/20 16:37:05     33s] 
[01/20 16:37:05     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 16:37:05     33s] Summary for sequential cells identification: 
[01/20 16:37:05     33s]   Identified SBFF number: 94
[01/20 16:37:05     33s]   Identified MBFF number: 0
[01/20 16:37:05     33s]   Identified SB Latch number: 0
[01/20 16:37:05     33s]   Identified MB Latch number: 0
[01/20 16:37:05     33s]   Not identified SBFF number: 24
[01/20 16:37:05     33s]   Not identified MBFF number: 0
[01/20 16:37:05     33s]   Not identified SB Latch number: 0
[01/20 16:37:05     33s]   Not identified MB Latch number: 0
[01/20 16:37:05     33s]   Number of sequential cells which are not FFs: 32
[01/20 16:37:05     33s]  Visiting view : view_wcl_slow
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[01/20 16:37:05     33s]  Visiting view : view_wcl_fast
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[01/20 16:37:05     33s]  Visiting view : view_wcl_typical
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 9.40 (1.000) with rcCorner = -1
[01/20 16:37:05     33s]  Visiting view : view_wcl_fast
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[01/20 16:37:05     33s]  Visiting view : view_wcl_slow
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[01/20 16:37:05     33s]  Visiting view : view_wcl_typical
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 16:37:05     33s]    : PowerDomain = none : Weighted F : unweighted  = 9.40 (1.000) with rcCorner = -1
[01/20 16:37:05     33s] TLC MultiMap info (StdDelay):
[01/20 16:37:05     33s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.4ps
[01/20 16:37:05     33s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 6.6ps
[01/20 16:37:05     33s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 16:37:05     33s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 16:37:05     33s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 18.4ps
[01/20 16:37:05     33s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 16:37:05     33s]  Setting StdDelay to: 22.8ps
[01/20 16:37:05     33s] 
[01/20 16:37:05     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 16:37:05     33s] 
[01/20 16:37:05     33s] TimeStamp Deleting Cell Server Begin ...
[01/20 16:37:05     33s] 
[01/20 16:37:05     33s] TimeStamp Deleting Cell Server End ...
[01/20 16:37:05     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/20 16:37:07     33s] <CMD> setDrawView fplan
[01/20 16:37:11     33s] <CMD> zoomBox 4.83650 2.86300 30.64450 25.96650
[01/20 16:37:12     33s] <CMD> zoomBox 0.06600 0.06700 35.78650 32.04450
[01/20 16:37:12     33s] <CMD> zoomBox -2.96800 -1.71100 39.05650 35.91000
[01/20 16:37:13     33s] <CMD> zoomBox -6.53700 -3.80250 42.90350 40.45750
[01/20 16:37:19     33s] <CMD> fit
[01/20 16:37:19     33s] <CMD> fit
[01/20 16:37:21     34s] <CMD> setDrawView place
[01/20 16:47:13     79s] <CMD> init_design
[01/20 16:47:13     79s] **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

[01/20 16:47:22     80s] <CMD> setMultiCpuUsage -localCpu 2
[01/20 16:47:30     80s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/20 16:48:30     85s] <CMD> setDesignMode -process 45
[01/20 16:48:30     85s] ##  Process: 45            (User Set)               
[01/20 16:48:30     85s] ##     Node: (not set)                           
[01/20 16:48:30     85s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/20 16:48:31     85s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[01/20 16:48:31     85s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[01/20 16:48:31     85s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/20 16:48:31     85s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[01/20 16:48:31     85s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[01/20 16:49:18     89s] <CMD> setDontUse *XL true
[01/20 16:49:18     89s] <CMD> setDontUse *X1 true
[01/20 16:49:24     89s] <CMD> floorPlan -site core -r 1.0 0.7 10 10 10 10
[01/20 16:49:24     89s] **ERROR: (IMPTCM-162):	"core" does not match any object in design for specified type "site " object in command "floorPlan".

[01/20 16:49:24     89s] Usage: floorPlan [-help] [-adjustToSite] [-coreMarginsBy {io die}] [-dieSizeByIoHeight {min max}] [-flip {n s f}] [-fplanOrigin {center llcorner}] [-noResize] [-noSnapToGrid] [-overlapSameSiteRow] {-b <die_box io_box core_box> | -s <W H Left Bottom Right Top> | -d <W H Left Bottom Right Top> | -r <aspectRatio [rowDensity [Left Bottom Right Top]]> | -su <aspectRatio [stdCellDensity [Left Bottom Right Top]]> | -keepShape <util>} [-site <site> | -siteOnly <site>]
[01/20 16:49:24     89s] 
[01/20 16:49:24     89s] **ERROR: (IMPTCM-4):	The value "core" specified for the object type of argument "-site" is not a valid object. Review the command specification and remove the argument or specify a legal value.

[01/20 16:50:48     96s] <CMD> floorPlan -site CORE -r 1.0 0.7 10 10 10 10
[01/20 16:50:48     96s] **ERROR: (IMPTCM-162):	"CORE" does not match any object in design for specified type "site " object in command "floorPlan".

[01/20 16:50:48     96s] Usage: floorPlan [-help] [-adjustToSite] [-coreMarginsBy {io die}] [-dieSizeByIoHeight {min max}] [-flip {n s f}] [-fplanOrigin {center llcorner}] [-noResize] [-noSnapToGrid] [-overlapSameSiteRow] {-b <die_box io_box core_box> | -s <W H Left Bottom Right Top> | -d <W H Left Bottom Right Top> | -r <aspectRatio [rowDensity [Left Bottom Right Top]]> | -su <aspectRatio [stdCellDensity [Left Bottom Right Top]]> | -keepShape <util>} [-site <site> | -siteOnly <site>]
[01/20 16:50:48     96s] 
[01/20 16:50:48     96s] **ERROR: (IMPTCM-4):	The value "CORE" specified for the object type of argument "-site" is not a valid object. Review the command specification and remove the argument or specify a legal value.

[01/20 16:51:29     99s] <CMD> floorPlan -site CoreSite -r 1.0 0.7 10 10 10 10
[01/20 16:51:30     99s] Horizontal Layer M1 offset = 190 (guessed)
[01/20 16:51:30     99s] Vertical Layer M2 offset = 200 (derived)
[01/20 16:51:30     99s] Suggestion: specify LAYER OFFSET in LEF file
[01/20 16:51:30     99s] Reason: hard to extract LAYER OFFSET from standard cells
[01/20 16:51:30     99s] Start create_tracks
[01/20 16:51:30     99s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[01/20 16:51:30     99s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[01/20 16:51:30     99s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[01/20 16:51:30     99s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[01/20 16:51:30     99s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[01/20 16:51:30     99s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[01/20 16:51:30     99s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[01/20 16:51:30     99s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[01/20 16:51:47    101s] <CMD> editPin -layer 3 -pin * -spreadType side -spacing 1.0 -unit MICRON -side Top Bottom Left Right
[01/20 16:51:47    101s] 
[01/20 16:51:47    101s] Usage: editPin [-help] [-end {x y}] [-fixedPin] [-global_location] [-include_rectilinear_edge] [-masterCloneAware] [-offsetEnd <float>] [-offsetStart <float>] -pin {pinName | pinNameList} [-pinDepth <float>] [-pinWidth <float>]
[01/20 16:51:47    101s]                [-skipWrappingPins] [-snap {TRACK USERGRID MGRID}] [-spreadDirection {clockwise counterclockwise both}] [-start { x y}] [-use <string>] [ { -layer {layerId | layerIdList} | {[-layerH <layerId>] [-layerV <layerId>]} } [-layer_priority ] [-assign {x y} | -pattern {fill_track fill_layer fill_optimised fill_diagonal fill_sinusoidal fill_checkerboard}]] [ -side <string> | -edge <integer> ] [ -cell <string> | {-hinst <hinstName> [-refMaster ]} ] [ -fixOverlap  [ -honorConstraint  ]] [ -pattern {fill_track fill_layer fill_optimised fill_diagonal fill_sinusoidal fill_checkerboard} [ -reverse_alternate  ]] [ -spacing <string> [ -unit {MICRON TRACK} ]] [ -assign {x y} | -spreadType {START CENTER SIDE EDGE RANGE} | -pattern {fill_track fill_layer fill_optimised fill_diagonal fill_sinusoidal fill_checkerboard}]
[01/20 16:51:47    101s] 
[01/20 16:51:47    101s] **ERROR: (IMPTCM-48):	"Bottom" is not a legal option for command "editPin". Either the current option or an option prior to it is not specified correctly.
**ERROR: (IMPPTN-1599):	Invalid syntax of editPin command, errorCode [-2]

[01/20 16:51:59    102s] <CMD> editPin -layer 3 -pin * -spreadType side -spacing 1.0 -unit MICRON -side {Top Bottom Left Right}
[01/20 16:51:59    102s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[01/20 16:52:00    102s] #No via in the lib
[01/20 16:52:00    102s] #create default rule from bind_ndr_rule rule=0x7f5e7f0b2ed0 0x7f5e7eeec940
[01/20 16:52:00    102s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/20 16:52:00    102s] Successfully spread [100] pins.
[01/20 16:52:00    102s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1688.0M).
[01/20 16:52:06    102s] <CMD> fit
[01/20 16:52:10    102s] <CMD> setDrawView fplan
[01/20 16:52:15    102s] <CMD> zoomBox -1.26250 55.44700 57.81150 51.45750
[01/20 16:52:21    103s] <CMD> zoomBox -0.69400 55.40600 6.48150 52.60000
[01/20 16:52:26    103s] <CMD> zoomBox -1.15050 51.84600 7.29200 56.18150
[01/20 16:52:26    103s] <CMD> zoomBox -2.31900 51.04050 9.36700 57.04150
[01/20 16:52:27    103s] <CMD> zoomBox -6.17400 48.38250 16.21400 59.87950
[01/20 16:52:29    103s] <CMD> fit
[01/20 16:55:09    116s] <CMD> setEndCapMode -leftEdge FILL16 -rightEdge FILL16
[01/20 16:55:09    116s] <CMD> addEndCap -prefix ENDCAP
[01/20 16:55:09    116s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[01/20 16:55:09    116s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[01/20 16:55:09    116s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[01/20 16:55:09    116s] # Resetting pin-track-align track data.
[01/20 16:55:09    116s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1699.3M, EPOCH TIME: 1768908309.886058
[01/20 16:55:09    116s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1699.3M, EPOCH TIME: 1768908309.919740
[01/20 16:55:09    116s] Processing tracks to init pin-track alignment.
[01/20 16:55:09    116s] z: 2, totalTracks: 1
[01/20 16:55:09    116s] z: 4, totalTracks: 1
[01/20 16:55:09    116s] z: 6, totalTracks: 1
[01/20 16:55:09    116s] z: 8, totalTracks: 1
[01/20 16:55:10    116s] #spOpts: N=45 VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 16:55:10    116s] All LLGs are deleted
[01/20 16:55:10    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:10    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:10    116s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1699.3M, EPOCH TIME: 1768908310.183008
[01/20 16:55:10    116s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.025, MEM:1699.3M, EPOCH TIME: 1768908310.208238
[01/20 16:55:10    116s] # Building simple_alu llgBox search-tree.
[01/20 16:55:10    116s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1699.3M, EPOCH TIME: 1768908310.216731
[01/20 16:55:10    116s] Multithreaded Timing Analysis is initialized with 2 threads
[01/20 16:55:10    116s] 
[01/20 16:55:10    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:10    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:10    116s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1844.8M, EPOCH TIME: 1768908310.442172
[01/20 16:55:10    116s] Max number of tech site patterns supported in site array is 256.
[01/20 16:55:10    116s] Core basic site is CoreSite
[01/20 16:55:10    116s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 16:55:10    116s] **WARN: (IMPSP-263):	Cannot find access pin for fterm 'A0N' (cell 'OAI2BB1X4').
[01/20 16:55:10    116s] Type 'man IMPSP-263' for more detail.
[01/20 16:55:10    116s] **WARN: (IMPSP-263):	Cannot find access pin for fterm 'A1N' (cell 'OAI2BB1X4').
[01/20 16:55:10    116s] Type 'man IMPSP-263' for more detail.
[01/20 16:55:10    116s] **WARN: (IMPSP-263):	Cannot find access pin for fterm 'B0' (cell 'OAI2BB1X4').
[01/20 16:55:10    116s] Type 'man IMPSP-263' for more detail.
[01/20 16:55:10    116s] **WARN: (IMPSP-263):	Cannot find access pin for fterm 'Y' (cell 'OAI2BB1X4').
[01/20 16:55:10    116s] Type 'man IMPSP-263' for more detail.
[01/20 16:55:10    116s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1844.8M, EPOCH TIME: 1768908310.546458
[01/20 16:55:10    116s] After signature check, allow fast init is false, keep pre-filter is false.
[01/20 16:55:10    116s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/20 16:55:10    116s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.011, MEM:1860.8M, EPOCH TIME: 1768908310.557391
[01/20 16:55:10    116s] Use non-trimmed site array because memory saving is not enough.
[01/20 16:55:10    116s] SiteArray: non-trimmed site array dimensions = 20 x 181
[01/20 16:55:10    116s] SiteArray: use 28,672 bytes
[01/20 16:55:10    116s] SiteArray: current memory after site array memory allocation 1860.8M
[01/20 16:55:10    116s] SiteArray: FP blocked sites are writable
[01/20 16:55:10    116s] Estimated cell power/ground rail width = 0.213 um
[01/20 16:55:10    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 16:55:10    116s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1844.8M, EPOCH TIME: 1768908310.573137
[01/20 16:55:10    116s] Process 0 wires and vias for routing blockage analysis
[01/20 16:55:10    116s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1860.8M, EPOCH TIME: 1768908310.573600
[01/20 16:55:10    116s] SiteArray: number of non floorplan blocked sites for llg default is 3620
[01/20 16:55:10    116s] Atter site array init, number of instance map data is 0.
[01/20 16:55:10    116s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.146, MEM:1861.8M, EPOCH TIME: 1768908310.587760
[01/20 16:55:10    116s] 
[01/20 16:55:10    116s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 16:55:10    116s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.402, MEM:1845.8M, EPOCH TIME: 1768908310.618322
[01/20 16:55:10    116s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1845.8M, EPOCH TIME: 1768908310.618373
[01/20 16:55:10    116s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1845.8M, EPOCH TIME: 1768908310.618509
[01/20 16:55:10    116s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1845.8MB).
[01/20 16:55:10    116s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.180, REAL:0.722, MEM:1845.8M, EPOCH TIME: 1768908310.642196
[01/20 16:55:10    116s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.180, REAL:0.756, MEM:1845.8M, EPOCH TIME: 1768908310.642233
[01/20 16:55:10    116s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1845.8M, EPOCH TIME: 1768908310.647024
[01/20 16:55:10    116s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1845.8M, EPOCH TIME: 1768908310.647116
[01/20 16:55:10    116s] Minimum row-size in sites for endcap insertion = 33.
[01/20 16:55:10    116s] Minimum number of sites for row blockage       = 1.
[01/20 16:55:10    116s] Inserted 20 pre-endcap <FILL16> cells (prefix ENDCAP).
[01/20 16:55:10    116s] Inserted 20 post-endcap <FILL16> cells (prefix ENDCAP).
[01/20 16:55:10    116s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1845.8M, EPOCH TIME: 1768908310.768676
[01/20 16:55:10    116s] For 40 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.004, MEM:1845.8M, EPOCH TIME: 1768908310.772331
[01/20 16:55:10    116s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1845.8M, EPOCH TIME: 1768908310.772376
[01/20 16:55:10    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:40).
[01/20 16:55:10    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:10    116s] All LLGs are deleted
[01/20 16:55:10    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:10    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:10    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1845.8M, EPOCH TIME: 1768908310.774196
[01/20 16:55:10    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1845.8M, EPOCH TIME: 1768908310.774552
[01/20 16:55:10    116s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.007, MEM:1845.8M, EPOCH TIME: 1768908310.779177
[01/20 16:55:34    118s] <CMD> addWellTap -cell TIEHI -cellInterval 30 -prefix WELLTAP
[01/20 16:55:34    118s] **WARN: (IMPSP-9003):	Cell <'TIEHI'>'s may not be a physical ONLY cell - has signal pins
[01/20 16:55:34    118s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1856.6M, EPOCH TIME: 1768908334.755194
[01/20 16:55:34    118s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1856.6M, EPOCH TIME: 1768908334.755307
[01/20 16:55:34    118s] Processing tracks to init pin-track alignment.
[01/20 16:55:34    118s] z: 2, totalTracks: 1
[01/20 16:55:34    118s] z: 4, totalTracks: 1
[01/20 16:55:34    118s] z: 6, totalTracks: 1
[01/20 16:55:34    118s] z: 8, totalTracks: 1
[01/20 16:55:34    118s] #spOpts: N=45 VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 16:55:34    118s] All LLGs are deleted
[01/20 16:55:34    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:34    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:34    118s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1856.6M, EPOCH TIME: 1768908334.757849
[01/20 16:55:34    118s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1856.6M, EPOCH TIME: 1768908334.758168
[01/20 16:55:34    118s] # Building simple_alu llgBox search-tree.
[01/20 16:55:34    118s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1856.6M, EPOCH TIME: 1768908334.758228
[01/20 16:55:34    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:34    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:34    118s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1856.6M, EPOCH TIME: 1768908334.759299
[01/20 16:55:34    118s] Max number of tech site patterns supported in site array is 256.
[01/20 16:55:34    118s] Core basic site is CoreSite
[01/20 16:55:34    118s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 16:55:34    118s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1856.6M, EPOCH TIME: 1768908334.774574
[01/20 16:55:34    118s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 16:55:34    118s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/20 16:55:34    118s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1872.6M, EPOCH TIME: 1768908334.775117
[01/20 16:55:34    118s] SiteArray: non-trimmed site array dimensions = 20 x 181
[01/20 16:55:34    118s] SiteArray: use 28,672 bytes
[01/20 16:55:34    118s] SiteArray: current memory after site array memory allocation 1872.7M
[01/20 16:55:34    118s] SiteArray: FP blocked sites are writable
[01/20 16:55:34    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 16:55:34    118s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1856.7M, EPOCH TIME: 1768908334.775855
[01/20 16:55:34    118s] Process 0 wires and vias for routing blockage analysis
[01/20 16:55:34    118s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1872.7M, EPOCH TIME: 1768908334.776282
[01/20 16:55:34    118s] SiteArray: number of non floorplan blocked sites for llg default is 3620
[01/20 16:55:34    118s] Atter site array init, number of instance map data is 0.
[01/20 16:55:34    118s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.018, MEM:1872.7M, EPOCH TIME: 1768908334.777309
[01/20 16:55:34    118s] 
[01/20 16:55:34    118s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 16:55:34    118s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1856.7M, EPOCH TIME: 1768908334.777632
[01/20 16:55:34    118s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1856.7M, EPOCH TIME: 1768908334.777676
[01/20 16:55:34    118s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1856.7M, EPOCH TIME: 1768908334.777793
[01/20 16:55:34    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1856.7MB).
[01/20 16:55:34    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.023, MEM:1856.7M, EPOCH TIME: 1768908334.777881
[01/20 16:55:34    118s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.020, REAL:0.023, MEM:1856.7M, EPOCH TIME: 1768908334.777913
[01/20 16:55:34    118s] For 40 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1856.7M, EPOCH TIME: 1768908334.787073
[01/20 16:55:34    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 16:55:34    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:34    118s] All LLGs are deleted
[01/20 16:55:34    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:34    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:55:34    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1856.7M, EPOCH TIME: 1768908334.787947
[01/20 16:55:34    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1856.6M, EPOCH TIME: 1768908334.788286
[01/20 16:55:34    118s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.003, MEM:1848.6M, EPOCH TIME: 1768908334.789686
[01/20 16:55:34    118s] Inserted 40 well-taps <TIEHI> cells (prefix WELLTAP).
[01/20 16:56:09    121s] <CMD> checkPinAssignment
[01/20 16:56:09    121s] #% Begin checkPinAssignment (date=01/20 16:56:09, mem=1161.0M)
[01/20 16:56:09    121s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/20 16:56:09    121s] Checking pins of top cell simple_alu ... completed
[01/20 16:56:09    121s] 
[01/20 16:56:09    121s] ============================================================================================================================
[01/20 16:56:09    121s]                                                  checkPinAssignment Summary
[01/20 16:56:09    121s] ============================================================================================================================
[01/20 16:56:09    121s] Partition    | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[01/20 16:56:09    121s] ============================================================================================================================
[01/20 16:56:09    121s] simple_alu   |     0 |    100 |      0 |     100 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/20 16:56:09    121s] ============================================================================================================================
[01/20 16:56:09    121s] TOTAL        |     0 |    100 |      0 |     100 |        0 |                0 |      0 |          0 |        0 |        0 |
[01/20 16:56:09    121s] ============================================================================================================================
[01/20 16:56:09    121s] #% End checkPinAssignment (date=01/20 16:56:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1161.9M, current mem=1161.9M)
[01/20 16:56:26    122s] <CMD> zoomBox -0.28250 54.81700 20.15550 49.63750
[01/20 16:56:30    122s] <CMD> selectMarker 9.0680 54.1150 9.1320 54.3150 3 11 169
[01/20 16:56:31    122s] <CMD> fit
[01/20 16:56:33    122s] <CMD> deselectAll
[01/20 16:57:45    128s] <CMD> zoomBox -10.83250 6.66400 73.26600 49.85100
[01/20 16:57:45    128s] <CMD> zoomBox 3.08800 13.44200 63.85000 44.64500
[01/20 16:57:46    128s] <CMD> zoomBox 13.14650 18.33900 57.04650 40.88300
[01/20 16:57:47    128s] <CMD> zoomBox -10.83400 6.66350 73.26650 49.85150
[01/20 16:57:48    128s] <CMD> zoomBox -42.35600 -8.68500 94.58850 61.64000
[01/20 16:58:10    130s] <CMD> checkDesign -all
[01/20 16:58:10    130s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[01/20 16:58:10    130s] Creating directory checkDesign.
[01/20 16:58:10    130s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[01/20 16:58:10    130s] **WARN: (IMPREPO-207):	There are 3 Cells dimensions not multiple integer of site.
[01/20 16:58:10    130s] **WARN: (IMPREPO-209):	There are 4 Cells pin with missing geometry.
[01/20 16:58:10    130s] OPERPROF: Starting checkPlace at level 1, MEM:1860.3M, EPOCH TIME: 1768908490.298464
[01/20 16:58:10    130s] Processing tracks to init pin-track alignment.
[01/20 16:58:10    130s] z: 2, totalTracks: 1
[01/20 16:58:10    130s] z: 4, totalTracks: 1
[01/20 16:58:10    130s] z: 6, totalTracks: 1
[01/20 16:58:10    130s] z: 8, totalTracks: 1
[01/20 16:58:10    130s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 16:58:10    130s] All LLGs are deleted
[01/20 16:58:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:58:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:58:10    130s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1860.3M, EPOCH TIME: 1768908490.325817
[01/20 16:58:10    130s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1860.3M, EPOCH TIME: 1768908490.326149
[01/20 16:58:10    130s] # Building simple_alu llgBox search-tree.
[01/20 16:58:10    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1860.3M, EPOCH TIME: 1768908490.326212
[01/20 16:58:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:58:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:58:10    130s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1860.3M, EPOCH TIME: 1768908490.327292
[01/20 16:58:10    130s] Max number of tech site patterns supported in site array is 256.
[01/20 16:58:10    130s] Core basic site is CoreSite
[01/20 16:58:10    130s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 16:58:10    130s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1860.3M, EPOCH TIME: 1768908490.389514
[01/20 16:58:10    130s] After signature check, allow fast init is false, keep pre-filter is true.
[01/20 16:58:10    130s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/20 16:58:10    130s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.001, MEM:1876.3M, EPOCH TIME: 1768908490.390146
[01/20 16:58:10    130s] SiteArray: non-trimmed site array dimensions = 20 x 181
[01/20 16:58:10    130s] SiteArray: use 28,672 bytes
[01/20 16:58:10    130s] SiteArray: current memory after site array memory allocation 1876.4M
[01/20 16:58:10    130s] SiteArray: FP blocked sites are writable
[01/20 16:58:10    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 16:58:10    130s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1860.3M, EPOCH TIME: 1768908490.390906
[01/20 16:58:10    130s] Process 0 wires and vias for routing blockage analysis
[01/20 16:58:10    130s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1876.4M, EPOCH TIME: 1768908490.391352
[01/20 16:58:10    130s] SiteArray: number of non floorplan blocked sites for llg default is 3620
[01/20 16:58:10    130s] Atter site array init, number of instance map data is 0.
[01/20 16:58:10    130s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.065, MEM:1876.4M, EPOCH TIME: 1768908490.392376
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 16:58:10    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.066, MEM:1860.3M, EPOCH TIME: 1768908490.392576
[01/20 16:58:10    130s] Begin checking placement ... (start mem=1860.3M, init mem=1860.3M)
[01/20 16:58:10    130s] Begin checking exclusive groups violation ...
[01/20 16:58:10    130s] There are 0 groups to check, max #box is 0, total #box is 0
[01/20 16:58:10    130s] Finished checking exclusive groups violations. Found 0 Vio.
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] Running CheckPlace using 2 threads!...
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] ...checkPlace MT is done!
[01/20 16:58:10    130s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1860.4M, EPOCH TIME: 1768908490.732704
[01/20 16:58:10    130s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1860.4M, EPOCH TIME: 1768908490.733144
[01/20 16:58:10    130s] *info: Recommended don't use cell = 0           
[01/20 16:58:10    130s] *info: Placed = 80             (Fixed = 80)
[01/20 16:58:10    130s] *info: Unplaced = 176         
[01/20 16:58:10    130s] Placement Density:88.33%(864/978)
[01/20 16:58:10    130s] Placement Density (including fixed std cells):90.78%(1124/1238)
[01/20 16:58:10    130s] All LLGs are deleted
[01/20 16:58:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 16:58:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:58:10    130s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1860.3M, EPOCH TIME: 1768908490.798582
[01/20 16:58:10    130s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1860.3M, EPOCH TIME: 1768908490.798934
[01/20 16:58:10    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:58:10    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 16:58:10    130s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1860.3M)
[01/20 16:58:10    130s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.510, MEM:1860.3M, EPOCH TIME: 1768908490.808904
[01/20 16:58:10    130s] Design: simple_alu
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] ------ Design Summary:
[01/20 16:58:10    130s] Total Standard Cell Number   (cells) : 256
[01/20 16:58:10    130s] Total Block Cell Number      (cells) : 0
[01/20 16:58:10    130s] Total I/O Pad Cell Number    (cells) : 0
[01/20 16:58:10    130s] Total Standard Cell Area     ( um^2) : 1123.91
[01/20 16:58:10    130s] Total Block Cell Area        ( um^2) : 0.00
[01/20 16:58:10    130s] Total I/O Pad Cell Area      ( um^2) : 0.00
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] ------ Design Statistics:
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] Number of Instances            : 256
[01/20 16:58:10    130s] Number of Non-uniquified Insts : 249
[01/20 16:58:10    130s] Number of Nets                 : 280
[01/20 16:58:10    130s] Average number of Pins per Net : 2.99
[01/20 16:58:10    130s] Maximum number of Pins in Net  : 38
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] ------ I/O Port summary
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] Number of Primary I/O Ports    : 100
[01/20 16:58:10    130s] Number of Input Ports          : 66
[01/20 16:58:10    130s] Number of Output Ports         : 34
[01/20 16:58:10    130s] Number of Bidirectional Ports  : 0
[01/20 16:58:10    130s] Number of Power/Ground Ports   : 0
[01/20 16:58:10    130s] Number of Floating Ports                     *: 0
[01/20 16:58:10    130s] Number of Ports Connected to Multiple Pads   *: 0
[01/20 16:58:10    130s] Number of Ports Connected to Core Instances   : 100
[01/20 16:58:10    130s] **WARN: (IMPREPO-202):	There are 100 Ports connected to core instances.
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] ------ Design Rule Checking:
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] Number of Output Pins connect to Power/Ground *: 0
[01/20 16:58:10    130s] Number of Insts with Input Pins tied together ?: 0
[01/20 16:58:10    130s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A0N of inst g5323__5526 connected to net n_1 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A1N of inst g5323__5526 connected to net Sum[15] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin B0 of inst g5323__5526 connected to net n_101 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin Y of inst g5323__5526 connected to net Result[15] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A0N of inst g5326__1617 connected to net n_1 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A1N of inst g5326__1617 connected to net Sum[18] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin B0 of inst g5326__1617 connected to net n_108 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin Y of inst g5326__1617 connected to net Result[18] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A0N of inst g5327__2802 connected to net n_1 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A1N of inst g5327__2802 connected to net Sum[5] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin B0 of inst g5327__2802 connected to net n_110 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin Y of inst g5327__2802 connected to net Result[5] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A0N of inst g5328__1705 connected to net n_1 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A1N of inst g5328__1705 connected to net Sum[4] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin B0 of inst g5328__1705 connected to net n_107 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin Y of inst g5328__1705 connected to net Result[4] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A0N of inst g5329__5122 connected to net n_1 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin A1N of inst g5329__5122 connected to net Sum[3] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin B0 of inst g5329__5122 connected to net n_106 but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (IMPREPO-513):	Pin Y of inst g5329__5122 connected to net Result[3] but this pin has no shape.
[01/20 16:58:10    130s] **WARN: (EMS-27):	Message (IMPREPO-513) has exceeded the current message display limit of 20.
[01/20 16:58:10    130s] To increase the message display limit, refer to the product command reference manual.
[01/20 16:58:10    130s] Number of Input/InOut Floating Pins            : 0
[01/20 16:58:10    130s] Number of Output Floating Pins                 : 0
[01/20 16:58:10    130s] Number of Output Term Marked TieHi/Lo         *: 0
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] **WARN: (IMPREPO-514):	There are 116 pin connect with net but term has no shape.
[01/20 16:58:10    130s] Number of nets with tri-state drivers          : 0
[01/20 16:58:10    130s] Number of nets with parallel drivers           : 0
[01/20 16:58:10    130s] Number of nets with multiple drivers           : 0
[01/20 16:58:10    130s] Number of nets with no driver (No FanIn)       : 0
[01/20 16:58:10    130s] Number of Output Floating nets (No FanOut)     : 4
[01/20 16:58:10    130s] Number of High Fanout nets (>50)               : 0
[01/20 16:58:10    130s] **WARN: (IMPREPO-231):	Input netlist has a cell 'ADDFHX1' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] # Number of cells of input netlist marked dont_use = 1.
[01/20 16:58:10    130s] 
[01/20 16:58:10    130s] **WARN: (IMPREPO-213):	There are 100 I/O Pins connected to Non-IO Insts.
[01/20 16:58:10    130s] Checking for any assigns in the netlist...
[01/20 16:58:10    130s]   No assigns found.
[01/20 16:58:10    130s] Checking routing tracks.....
[01/20 16:58:10    130s] Checking other grids.....
[01/20 16:58:10    130s] Checking routing blockage.....
[01/20 16:58:10    130s] Checking components.....
[01/20 16:58:10    130s] Checking constraints (guide/region/fence).....
[01/20 16:58:11    130s] Checking groups.....
[01/20 16:58:11    130s] Checking Ptn Core Box.....
[01/20 16:58:11    130s] 
[01/20 16:58:11    130s] Checking Preroutes.....
[01/20 16:58:11    130s] No. of regular pre-routes not on tracks : 0 
[01/20 16:58:11    130s]  Design check done.
[01/20 16:58:11    130s] Report saved in file checkDesign/simple_alu.main.htm.ascii
[01/20 16:58:11    130s] 
[01/20 16:58:11    130s] *** Summary of all messages that are not suppressed in this session:
[01/20 16:58:11    130s] Severity  ID               Count  Summary                                  
[01/20 16:58:11    130s] WARNING   IMPREPO-513        116  Pin %s of inst %s connected to net %s bu...
[01/20 16:58:11    130s] WARNING   IMPREPO-514          1  There are %d pin connect with net but te...
[01/20 16:58:11    130s] WARNING   IMPREPO-231          1  Input netlist has a cell '%s' which is m...
[01/20 16:58:11    130s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[01/20 16:58:11    130s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[01/20 16:58:11    130s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[01/20 16:58:11    130s] WARNING   IMPREPO-209          1  There are %d Cells pin with missing geom...
[01/20 16:58:11    130s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[01/20 16:58:11    130s] *** Message Summary: 123 warning(s), 0 error(s)
[01/20 16:58:11    130s] 
[01/20 16:58:11    130s] <CMD> checkFPlan
[01/20 16:58:11    130s] Checking routing tracks.....
[01/20 16:58:11    130s] Checking other grids.....
[01/20 16:58:11    130s] Checking FINFET Grid is on Manufacture Grid.....
[01/20 16:58:11    130s] Checking core/die box is on Grid.....
[01/20 16:58:11    130s] Checking snap rule ......
[01/20 16:58:11    130s] Checking Row is on grid......
[01/20 16:58:11    130s] Checking AreaIO row.....
[01/20 16:58:11    130s] Checking row out of die ...
[01/20 16:58:11    130s] Checking routing blockage.....
[01/20 16:58:11    130s] Checking components.....
[01/20 16:58:11    130s] Checking IO Pads out of die...
[01/20 16:58:11    130s] Checking constraints (guide/region/fence).....
[01/20 16:58:11    130s] 
[01/20 16:58:11    130s] Checking Preroutes.....
[01/20 16:58:11    130s] No. of regular pre-routes not on tracks : 0 
[01/20 16:58:11    130s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 16:58:11    130s] 
[01/20 16:58:11    130s] <CMD> saveDesign leon.fp
[01/20 16:58:11    130s] #% Begin save design ... (date=01/20 16:58:11, mem=1168.5M)
[01/20 16:58:11    130s] % Begin Save ccopt configuration ... (date=01/20 16:58:11, mem=1168.6M)
[01/20 16:58:11    130s] % End Save ccopt configuration ... (date=01/20 16:58:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1170.3M, current mem=1170.3M)
[01/20 16:58:11    130s] % Begin Save netlist data ... (date=01/20 16:58:11, mem=1170.4M)
[01/20 16:58:12    130s] Writing Binary DB to leon.fp.dat/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 16:58:12    130s] % End Save netlist data ... (date=01/20 16:58:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=1170.5M, current mem=1170.5M)
[01/20 16:58:12    130s] Saving symbol-table file ...
[01/20 16:58:12    130s] Saving congestion map file leon.fp.dat/simple_alu.route.congmap.gz ...
[01/20 16:58:13    130s] % Begin Save AAE data ... (date=01/20 16:58:13, mem=1171.0M)
[01/20 16:58:13    130s] Saving AAE Data ...
[01/20 16:58:13    130s] % End Save AAE data ... (date=01/20 16:58:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1171.0M, current mem=1171.0M)
[01/20 16:58:14    130s] Saving preference file leon.fp.dat/gui.pref.tcl ...
[01/20 16:58:14    130s] Saving mode setting ...
[01/20 16:58:14    130s] Saving global file ...
[01/20 16:58:14    130s] % Begin Save floorplan data ... (date=01/20 16:58:14, mem=1175.8M)
[01/20 16:58:14    130s] Saving floorplan file ...
[01/20 16:58:14    130s] % End Save floorplan data ... (date=01/20 16:58:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1175.8M, current mem=1175.8M)
[01/20 16:58:15    130s] Saving Drc markers ...
[01/20 16:58:15    130s] ... 104 markers are saved ...
[01/20 16:58:15    130s] ... 0 geometry drc markers are saved ...
[01/20 16:58:15    130s] ... 0 antenna drc markers are saved ...
[01/20 16:58:15    130s] % Begin Save placement data ... (date=01/20 16:58:15, mem=1175.9M)
[01/20 16:58:15    130s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 16:58:15    130s] Save Adaptive View Pruning View Names to Binary file
[01/20 16:58:15    130s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1855.9M) ***
[01/20 16:58:15    130s] % End Save placement data ... (date=01/20 16:58:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1176.0M, current mem=1176.0M)
[01/20 16:58:15    130s] % Begin Save routing data ... (date=01/20 16:58:15, mem=1176.0M)
[01/20 16:58:15    130s] Saving route file ...
[01/20 16:58:15    130s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1852.9M) ***
[01/20 16:58:15    130s] % End Save routing data ... (date=01/20 16:58:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1176.2M, current mem=1176.2M)
[01/20 16:58:15    130s] Saving property file leon.fp.dat/simple_alu.prop
[01/20 16:58:15    130s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1855.9M) ***
[01/20 16:58:16    130s] % Begin Save power constraints data ... (date=01/20 16:58:16, mem=1178.0M)
[01/20 16:58:16    130s] % End Save power constraints data ... (date=01/20 16:58:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.1M, current mem=1178.1M)
[01/20 16:58:17    130s] Generated self-contained design leon.fp.dat
[01/20 16:58:17    130s] #% End save design ... (date=01/20 16:58:17, total cpu=0:00:00.4, real=0:00:06.0, peak res=1180.8M, current mem=1180.8M)
[01/20 16:58:17    130s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 16:58:17    130s] 
[01/20 16:58:17    130s] <CMD> writeFPlanScript leon_floorplan.tcl
[01/20 16:58:17    130s] 
[01/20 16:58:17    130s] Usage: writeFPlanScript [-help] [-appendToFile] [-compactRow] -fileName <string> [-no_snap_to_grid] [-selected  | -sections {boundary row placeBlockages routeBlockages pinBlockages groups constraints pins ioPad areaIO bump partitions blocks globalNetConnect busSinkGroups blackboxes netGroupAndBusGuide relativefplan pinGroups pinGuides customShape}]
[01/20 16:58:17    130s] 
[01/20 16:58:17    130s] **ERROR: (IMPTCM-48):	"leon_floorplan.tcl" is not a legal option for command "writeFPlanScript". Either the current option or an option prior to it is not specified correctly.

[01/20 16:58:25    131s] ambiguous command name "la": label labelframe lappend lassign
[01/20 16:58:58    133s] <CMD> writeFPlanScript simple_ALU.tcl
[01/20 16:58:58    133s] 
[01/20 16:58:58    133s] Usage: writeFPlanScript [-help] [-appendToFile] [-compactRow] -fileName <string> [-no_snap_to_grid] [-selected  | -sections {boundary row placeBlockages routeBlockages pinBlockages groups constraints pins ioPad areaIO bump partitions blocks globalNetConnect busSinkGroups blackboxes netGroupAndBusGuide relativefplan pinGroups pinGuides customShape}]
[01/20 16:58:58    133s] 
[01/20 16:58:58    133s] **ERROR: (IMPTCM-48):	"simple_ALU.tcl" is not a legal option for command "writeFPlanScript". Either the current option or an option prior to it is not specified correctly.

[01/20 16:59:36    137s] <CMD> writeFPlanScript -fileName simple_ALU.tcl
[01/20 16:59:41    137s] ambiguous command name "la": label labelframe lappend lassign
[01/20 17:00:09    138s] <CMD> checkDesign -all
[01/20 17:00:09    138s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[01/20 17:00:09    138s] **WARN: (IMPREPO-207):	There are 3 Cells dimensions not multiple integer of site.
[01/20 17:00:09    138s] **WARN: (IMPREPO-209):	There are 4 Cells pin with missing geometry.
[01/20 17:00:09    138s] OPERPROF: Starting checkPlace at level 1, MEM:1903.1M, EPOCH TIME: 1768908609.152305
[01/20 17:00:09    138s] Processing tracks to init pin-track alignment.
[01/20 17:00:09    138s] z: 2, totalTracks: 1
[01/20 17:00:09    138s] z: 4, totalTracks: 1
[01/20 17:00:09    138s] z: 6, totalTracks: 1
[01/20 17:00:09    138s] z: 8, totalTracks: 1
[01/20 17:00:09    138s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:00:09    138s] All LLGs are deleted
[01/20 17:00:09    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:00:09    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:00:09    138s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1903.1M, EPOCH TIME: 1768908609.155628
[01/20 17:00:09    138s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1903.1M, EPOCH TIME: 1768908609.155952
[01/20 17:00:09    138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1903.1M, EPOCH TIME: 1768908609.156006
[01/20 17:00:09    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:00:09    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:00:09    138s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1903.1M, EPOCH TIME: 1768908609.157306
[01/20 17:00:09    138s] Max number of tech site patterns supported in site array is 256.
[01/20 17:00:09    138s] Core basic site is CoreSite
[01/20 17:00:09    138s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:00:09    138s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1903.1M, EPOCH TIME: 1768908609.172606
[01/20 17:00:09    138s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:00:09    138s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/20 17:00:09    138s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1919.1M, EPOCH TIME: 1768908609.173150
[01/20 17:00:09    138s] SiteArray: non-trimmed site array dimensions = 20 x 181
[01/20 17:00:09    138s] SiteArray: use 28,672 bytes
[01/20 17:00:09    138s] SiteArray: current memory after site array memory allocation 1919.1M
[01/20 17:00:09    138s] SiteArray: FP blocked sites are writable
[01/20 17:00:09    138s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:00:09    138s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1903.1M, EPOCH TIME: 1768908609.173873
[01/20 17:00:09    138s] Process 0 wires and vias for routing blockage analysis
[01/20 17:00:09    138s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1919.1M, EPOCH TIME: 1768908609.174300
[01/20 17:00:09    138s] SiteArray: number of non floorplan blocked sites for llg default is 3620
[01/20 17:00:09    138s] Atter site array init, number of instance map data is 0.
[01/20 17:00:09    138s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:1919.1M, EPOCH TIME: 1768908609.175306
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:00:09    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1903.1M, EPOCH TIME: 1768908609.175505
[01/20 17:00:09    138s] Begin checking placement ... (start mem=1903.1M, init mem=1903.1M)
[01/20 17:00:09    138s] Begin checking exclusive groups violation ...
[01/20 17:00:09    138s] There are 0 groups to check, max #box is 0, total #box is 0
[01/20 17:00:09    138s] Finished checking exclusive groups violations. Found 0 Vio.
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] Running CheckPlace using 2 threads!...
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] ...checkPlace MT is done!
[01/20 17:00:09    138s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1903.1M, EPOCH TIME: 1768908609.176753
[01/20 17:00:09    138s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1903.1M, EPOCH TIME: 1768908609.176815
[01/20 17:00:09    138s] *info: Recommended don't use cell = 0           
[01/20 17:00:09    138s] *info: Placed = 80             (Fixed = 80)
[01/20 17:00:09    138s] *info: Unplaced = 176         
[01/20 17:00:09    138s] Placement Density:88.33%(864/978)
[01/20 17:00:09    138s] Placement Density (including fixed std cells):90.78%(1124/1238)
[01/20 17:00:09    138s] All LLGs are deleted
[01/20 17:00:09    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:00:09    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:00:09    138s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1903.1M, EPOCH TIME: 1768908609.178142
[01/20 17:00:09    138s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1903.1M, EPOCH TIME: 1768908609.178466
[01/20 17:00:09    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:00:09    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:00:09    138s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1903.1M)
[01/20 17:00:09    138s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.027, MEM:1903.1M, EPOCH TIME: 1768908609.179326
[01/20 17:00:09    138s] Design: simple_alu
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] ------ Design Summary:
[01/20 17:00:09    138s] Total Standard Cell Number   (cells) : 256
[01/20 17:00:09    138s] Total Block Cell Number      (cells) : 0
[01/20 17:00:09    138s] Total I/O Pad Cell Number    (cells) : 0
[01/20 17:00:09    138s] Total Standard Cell Area     ( um^2) : 1123.91
[01/20 17:00:09    138s] Total Block Cell Area        ( um^2) : 0.00
[01/20 17:00:09    138s] Total I/O Pad Cell Area      ( um^2) : 0.00
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] ------ Design Statistics:
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] Number of Instances            : 256
[01/20 17:00:09    138s] Number of Non-uniquified Insts : 249
[01/20 17:00:09    138s] Number of Nets                 : 280
[01/20 17:00:09    138s] Average number of Pins per Net : 2.99
[01/20 17:00:09    138s] Maximum number of Pins in Net  : 38
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] ------ I/O Port summary
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] Number of Primary I/O Ports    : 100
[01/20 17:00:09    138s] Number of Input Ports          : 66
[01/20 17:00:09    138s] Number of Output Ports         : 34
[01/20 17:00:09    138s] Number of Bidirectional Ports  : 0
[01/20 17:00:09    138s] Number of Power/Ground Ports   : 0
[01/20 17:00:09    138s] Number of Floating Ports                     *: 0
[01/20 17:00:09    138s] Number of Ports Connected to Multiple Pads   *: 0
[01/20 17:00:09    138s] Number of Ports Connected to Core Instances   : 100
[01/20 17:00:09    138s] **WARN: (IMPREPO-202):	There are 100 Ports connected to core instances.
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] ------ Design Rule Checking:
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] Number of Output Pins connect to Power/Ground *: 0
[01/20 17:00:09    138s] Number of Insts with Input Pins tied together ?: 0
[01/20 17:00:09    138s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A0N of inst g5323__5526 connected to net n_1 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A1N of inst g5323__5526 connected to net Sum[15] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin B0 of inst g5323__5526 connected to net n_101 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin Y of inst g5323__5526 connected to net Result[15] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A0N of inst g5326__1617 connected to net n_1 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A1N of inst g5326__1617 connected to net Sum[18] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin B0 of inst g5326__1617 connected to net n_108 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin Y of inst g5326__1617 connected to net Result[18] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A0N of inst g5327__2802 connected to net n_1 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A1N of inst g5327__2802 connected to net Sum[5] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin B0 of inst g5327__2802 connected to net n_110 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin Y of inst g5327__2802 connected to net Result[5] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A0N of inst g5328__1705 connected to net n_1 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A1N of inst g5328__1705 connected to net Sum[4] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin B0 of inst g5328__1705 connected to net n_107 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin Y of inst g5328__1705 connected to net Result[4] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A0N of inst g5329__5122 connected to net n_1 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin A1N of inst g5329__5122 connected to net Sum[3] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin B0 of inst g5329__5122 connected to net n_106 but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (IMPREPO-513):	Pin Y of inst g5329__5122 connected to net Result[3] but this pin has no shape.
[01/20 17:00:09    138s] **WARN: (EMS-27):	Message (IMPREPO-513) has exceeded the current message display limit of 20.
[01/20 17:00:09    138s] To increase the message display limit, refer to the product command reference manual.
[01/20 17:00:09    138s] Number of Input/InOut Floating Pins            : 0
[01/20 17:00:09    138s] Number of Output Floating Pins                 : 0
[01/20 17:00:09    138s] Number of Output Term Marked TieHi/Lo         *: 0
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] **WARN: (IMPREPO-514):	There are 116 pin connect with net but term has no shape.
[01/20 17:00:09    138s] Number of nets with tri-state drivers          : 0
[01/20 17:00:09    138s] Number of nets with parallel drivers           : 0
[01/20 17:00:09    138s] Number of nets with multiple drivers           : 0
[01/20 17:00:09    138s] Number of nets with no driver (No FanIn)       : 0
[01/20 17:00:09    138s] Number of Output Floating nets (No FanOut)     : 4
[01/20 17:00:09    138s] Number of High Fanout nets (>50)               : 0
[01/20 17:00:09    138s] **WARN: (IMPREPO-231):	Input netlist has a cell 'ADDFHX1' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] # Number of cells of input netlist marked dont_use = 1.
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] **WARN: (IMPREPO-213):	There are 100 I/O Pins connected to Non-IO Insts.
[01/20 17:00:09    138s] Checking for any assigns in the netlist...
[01/20 17:00:09    138s]   No assigns found.
[01/20 17:00:09    138s] Checking routing tracks.....
[01/20 17:00:09    138s] Checking other grids.....
[01/20 17:00:09    138s] Checking routing blockage.....
[01/20 17:00:09    138s] Checking components.....
[01/20 17:00:09    138s] Checking constraints (guide/region/fence).....
[01/20 17:00:09    138s] Checking groups.....
[01/20 17:00:09    138s] Checking Ptn Core Box.....
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] Checking Preroutes.....
[01/20 17:00:09    138s] No. of regular pre-routes not on tracks : 0 
[01/20 17:00:09    138s]  Design check done.
[01/20 17:00:09    138s] Report saved in file checkDesign/simple_alu.main.htm.ascii
[01/20 17:00:09    138s] 
[01/20 17:00:09    138s] *** Summary of all messages that are not suppressed in this session:
[01/20 17:00:09    138s] Severity  ID               Count  Summary                                  
[01/20 17:00:09    138s] WARNING   IMPREPO-513        116  Pin %s of inst %s connected to net %s bu...
[01/20 17:00:09    138s] WARNING   IMPREPO-514          1  There are %d pin connect with net but te...
[01/20 17:00:09    138s] WARNING   IMPREPO-231          1  Input netlist has a cell '%s' which is m...
[01/20 17:00:09    138s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[01/20 17:00:09    138s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[01/20 17:00:09    138s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[01/20 17:00:09    138s] WARNING   IMPREPO-209          1  There are %d Cells pin with missing geom...
[01/20 17:00:09    138s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[01/20 17:00:09    138s] *** Message Summary: 123 warning(s), 0 error(s)
[01/20 17:00:09    138s] 
[01/20 17:00:41    140s] <CMD> checkFPlan
[01/20 17:00:41    140s] Checking routing tracks.....
[01/20 17:00:41    140s] Checking other grids.....
[01/20 17:00:41    140s] Checking FINFET Grid is on Manufacture Grid.....
[01/20 17:00:41    140s] Checking core/die box is on Grid.....
[01/20 17:00:41    140s] Checking snap rule ......
[01/20 17:00:41    140s] Checking Row is on grid......
[01/20 17:00:41    140s] Checking AreaIO row.....
[01/20 17:00:41    140s] Checking row out of die ...
[01/20 17:00:41    140s] Checking routing blockage.....
[01/20 17:00:41    140s] Checking components.....
[01/20 17:00:41    140s] Checking IO Pads out of die...
[01/20 17:00:41    140s] Checking constraints (guide/region/fence).....
[01/20 17:00:41    140s] 
[01/20 17:00:41    140s] Checking Preroutes.....
[01/20 17:00:41    140s] No. of regular pre-routes not on tracks : 0 
[01/20 17:00:41    140s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:00:41    140s] 
[01/20 17:01:06    141s] <CMD> saveDesign simple_ALU.fp
[01/20 17:01:06    141s] #% Begin save design ... (date=01/20 17:01:06, mem=1180.4M)
[01/20 17:01:06    141s] % Begin Save ccopt configuration ... (date=01/20 17:01:06, mem=1180.4M)
[01/20 17:01:06    141s] % End Save ccopt configuration ... (date=01/20 17:01:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.5M, current mem=1180.5M)
[01/20 17:01:06    141s] % Begin Save netlist data ... (date=01/20 17:01:06, mem=1180.5M)
[01/20 17:01:06    141s] Writing Binary DB to simple_ALU.fp.dat/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 17:01:06    141s] % End Save netlist data ... (date=01/20 17:01:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.5M, current mem=1180.5M)
[01/20 17:01:06    141s] Saving symbol-table file ...
[01/20 17:01:06    141s] Saving congestion map file simple_ALU.fp.dat/simple_alu.route.congmap.gz ...
[01/20 17:01:07    141s] % Begin Save AAE data ... (date=01/20 17:01:07, mem=1180.5M)
[01/20 17:01:07    141s] Saving AAE Data ...
[01/20 17:01:07    141s] % End Save AAE data ... (date=01/20 17:01:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.5M, current mem=1180.5M)
[01/20 17:01:07    141s] Saving preference file simple_ALU.fp.dat/gui.pref.tcl ...
[01/20 17:01:07    141s] Saving mode setting ...
[01/20 17:01:07    141s] Saving global file ...
[01/20 17:01:07    141s] % Begin Save floorplan data ... (date=01/20 17:01:07, mem=1180.7M)
[01/20 17:01:07    141s] Saving floorplan file ...
[01/20 17:01:07    141s] % End Save floorplan data ... (date=01/20 17:01:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.7M, current mem=1180.7M)
[01/20 17:01:07    141s] Saving Drc markers ...
[01/20 17:01:07    141s] ... 104 markers are saved ...
[01/20 17:01:07    141s] ... 0 geometry drc markers are saved ...
[01/20 17:01:07    141s] ... 0 antenna drc markers are saved ...
[01/20 17:01:07    141s] % Begin Save placement data ... (date=01/20 17:01:07, mem=1180.7M)
[01/20 17:01:07    141s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 17:01:07    141s] Save Adaptive View Pruning View Names to Binary file
[01/20 17:01:07    141s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1896.6M) ***
[01/20 17:01:07    141s] % End Save placement data ... (date=01/20 17:01:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.7M, current mem=1180.7M)
[01/20 17:01:07    141s] % Begin Save routing data ... (date=01/20 17:01:07, mem=1180.7M)
[01/20 17:01:07    141s] Saving route file ...
[01/20 17:01:07    141s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1893.6M) ***
[01/20 17:01:07    141s] % End Save routing data ... (date=01/20 17:01:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.8M, current mem=1180.8M)
[01/20 17:01:07    141s] Saving property file simple_ALU.fp.dat/simple_alu.prop
[01/20 17:01:07    141s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1896.6M) ***
[01/20 17:01:07    141s] % Begin Save power constraints data ... (date=01/20 17:01:07, mem=1180.8M)
[01/20 17:01:07    141s] % End Save power constraints data ... (date=01/20 17:01:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.8M, current mem=1180.8M)
[01/20 17:01:07    141s] Generated self-contained design simple_ALU.fp.dat
[01/20 17:01:07    141s] #% End save design ... (date=01/20 17:01:07, total cpu=0:00:00.3, real=0:00:01.0, peak res=1181.3M, current mem=1181.3M)
[01/20 17:01:07    141s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:01:07    141s] 
[01/20 17:01:34    143s] <CMD> saveDesign simple_alu
[01/20 17:01:34    143s] #% Begin save design ... (date=01/20 17:01:34, mem=1183.2M)
[01/20 17:01:34    143s] % Begin Save ccopt configuration ... (date=01/20 17:01:34, mem=1183.2M)
[01/20 17:01:34    143s] % End Save ccopt configuration ... (date=01/20 17:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.2M, current mem=1183.2M)
[01/20 17:01:34    143s] % Begin Save netlist data ... (date=01/20 17:01:34, mem=1183.2M)
[01/20 17:01:34    143s] Writing Binary DB to simple_alu.dat/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 17:01:34    143s] % End Save netlist data ... (date=01/20 17:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.2M, current mem=1183.2M)
[01/20 17:01:34    143s] Saving symbol-table file ...
[01/20 17:01:34    143s] Saving congestion map file simple_alu.dat/simple_alu.route.congmap.gz ...
[01/20 17:01:34    143s] % Begin Save AAE data ... (date=01/20 17:01:34, mem=1183.2M)
[01/20 17:01:34    143s] Saving AAE Data ...
[01/20 17:01:34    143s] % End Save AAE data ... (date=01/20 17:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.2M, current mem=1183.2M)
[01/20 17:01:34    143s] Saving preference file simple_alu.dat/gui.pref.tcl ...
[01/20 17:01:34    143s] Saving mode setting ...
[01/20 17:01:34    143s] Saving global file ...
[01/20 17:01:34    143s] % Begin Save floorplan data ... (date=01/20 17:01:34, mem=1183.3M)
[01/20 17:01:34    143s] Saving floorplan file ...
[01/20 17:01:34    143s] % End Save floorplan data ... (date=01/20 17:01:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.3M, current mem=1183.3M)
[01/20 17:01:34    143s] Saving Drc markers ...
[01/20 17:01:35    143s] ... 104 markers are saved ...
[01/20 17:01:35    143s] ... 0 geometry drc markers are saved ...
[01/20 17:01:35    143s] ... 0 antenna drc markers are saved ...
[01/20 17:01:35    143s] % Begin Save placement data ... (date=01/20 17:01:35, mem=1183.3M)
[01/20 17:01:35    143s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 17:01:35    143s] Save Adaptive View Pruning View Names to Binary file
[01/20 17:01:35    143s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1910.1M) ***
[01/20 17:01:35    143s] % End Save placement data ... (date=01/20 17:01:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.3M, current mem=1183.3M)
[01/20 17:01:35    143s] % Begin Save routing data ... (date=01/20 17:01:35, mem=1183.3M)
[01/20 17:01:35    143s] Saving route file ...
[01/20 17:01:35    143s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1907.1M) ***
[01/20 17:01:35    143s] % End Save routing data ... (date=01/20 17:01:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.3M, current mem=1183.3M)
[01/20 17:01:35    143s] Saving property file simple_alu.dat/simple_alu.prop
[01/20 17:01:35    143s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1910.1M) ***
[01/20 17:01:35    143s] % Begin Save power constraints data ... (date=01/20 17:01:35, mem=1183.3M)
[01/20 17:01:35    143s] % End Save power constraints data ... (date=01/20 17:01:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.3M, current mem=1183.3M)
[01/20 17:01:35    143s] Generated self-contained design simple_alu.dat
[01/20 17:01:35    143s] #% End save design ... (date=01/20 17:01:35, total cpu=0:00:00.3, real=0:00:01.0, peak res=1183.5M, current mem=1183.5M)
[01/20 17:01:35    143s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:01:35    143s] 
[01/20 17:01:44    143s] <CMD> saveDesign simple_alu_fp
[01/20 17:01:44    143s] #% Begin save design ... (date=01/20 17:01:44, mem=1183.5M)
[01/20 17:01:44    143s] % Begin Save ccopt configuration ... (date=01/20 17:01:44, mem=1183.5M)
[01/20 17:01:44    143s] % End Save ccopt configuration ... (date=01/20 17:01:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.5M, current mem=1183.5M)
[01/20 17:01:44    143s] % Begin Save netlist data ... (date=01/20 17:01:44, mem=1183.5M)
[01/20 17:01:44    143s] Writing Binary DB to simple_alu_fp.dat/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 17:01:44    143s] % End Save netlist data ... (date=01/20 17:01:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.5M, current mem=1183.5M)
[01/20 17:01:44    143s] Saving symbol-table file ...
[01/20 17:01:45    143s] Saving congestion map file simple_alu_fp.dat/simple_alu.route.congmap.gz ...
[01/20 17:01:45    143s] % Begin Save AAE data ... (date=01/20 17:01:45, mem=1183.5M)
[01/20 17:01:45    143s] Saving AAE Data ...
[01/20 17:01:45    143s] % End Save AAE data ... (date=01/20 17:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.5M, current mem=1183.5M)
[01/20 17:01:45    143s] Saving preference file simple_alu_fp.dat/gui.pref.tcl ...
[01/20 17:01:45    143s] Saving mode setting ...
[01/20 17:01:45    143s] Saving global file ...
[01/20 17:01:45    143s] % Begin Save floorplan data ... (date=01/20 17:01:45, mem=1183.5M)
[01/20 17:01:45    143s] Saving floorplan file ...
[01/20 17:01:45    143s] % End Save floorplan data ... (date=01/20 17:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.5M, current mem=1183.5M)
[01/20 17:01:45    143s] Saving Drc markers ...
[01/20 17:01:45    143s] ... 104 markers are saved ...
[01/20 17:01:45    143s] ... 0 geometry drc markers are saved ...
[01/20 17:01:45    143s] ... 0 antenna drc markers are saved ...
[01/20 17:01:45    143s] % Begin Save placement data ... (date=01/20 17:01:45, mem=1183.5M)
[01/20 17:01:45    143s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 17:01:45    143s] Save Adaptive View Pruning View Names to Binary file
[01/20 17:01:45    143s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1911.5M) ***
[01/20 17:01:45    143s] % End Save placement data ... (date=01/20 17:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.5M, current mem=1183.5M)
[01/20 17:01:45    143s] % Begin Save routing data ... (date=01/20 17:01:45, mem=1183.5M)
[01/20 17:01:45    143s] Saving route file ...
[01/20 17:01:45    143s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1908.5M) ***
[01/20 17:01:45    144s] % End Save routing data ... (date=01/20 17:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.5M, current mem=1183.5M)
[01/20 17:01:45    144s] Saving property file simple_alu_fp.dat/simple_alu.prop
[01/20 17:01:45    144s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1911.5M) ***
[01/20 17:01:45    144s] % Begin Save power constraints data ... (date=01/20 17:01:45, mem=1183.7M)
[01/20 17:01:45    144s] % End Save power constraints data ... (date=01/20 17:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.7M, current mem=1183.7M)
[01/20 17:01:45    144s] Generated self-contained design simple_alu_fp.dat
[01/20 17:01:45    144s] #% End save design ... (date=01/20 17:01:45, total cpu=0:00:00.3, real=0:00:01.0, peak res=1183.7M, current mem=1183.7M)
[01/20 17:01:45    144s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:01:45    144s] 
[01/20 17:01:46    144s] <CMD> saveDesign simple_alu_fp
[01/20 17:01:46    144s] #% Begin save design ... (date=01/20 17:01:46, mem=1183.7M)
[01/20 17:01:46    144s] % Begin Save ccopt configuration ... (date=01/20 17:01:46, mem=1183.7M)
[01/20 17:01:46    144s] % End Save ccopt configuration ... (date=01/20 17:01:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.7M, current mem=1183.7M)
[01/20 17:01:46    144s] % Begin Save netlist data ... (date=01/20 17:01:46, mem=1183.7M)
[01/20 17:01:46    144s] Writing Binary DB to simple_alu_fp.dat.tmp/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 17:01:46    144s] % End Save netlist data ... (date=01/20 17:01:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.7M, current mem=1183.7M)
[01/20 17:01:46    144s] Saving symbol-table file ...
[01/20 17:01:46    144s] Saving congestion map file simple_alu_fp.dat.tmp/simple_alu.route.congmap.gz ...
[01/20 17:01:46    144s] % Begin Save AAE data ... (date=01/20 17:01:46, mem=1183.7M)
[01/20 17:01:46    144s] Saving AAE Data ...
[01/20 17:01:46    144s] % End Save AAE data ... (date=01/20 17:01:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.7M, current mem=1183.7M)
[01/20 17:01:46    144s] Saving preference file simple_alu_fp.dat.tmp/gui.pref.tcl ...
[01/20 17:01:46    144s] Saving mode setting ...
[01/20 17:01:46    144s] Saving global file ...
[01/20 17:01:46    144s] % Begin Save floorplan data ... (date=01/20 17:01:46, mem=1183.7M)
[01/20 17:01:46    144s] Saving floorplan file ...
[01/20 17:01:46    144s] % End Save floorplan data ... (date=01/20 17:01:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.7M, current mem=1183.7M)
[01/20 17:01:46    144s] Saving Drc markers ...
[01/20 17:01:47    144s] ... 104 markers are saved ...
[01/20 17:01:47    144s] ... 0 geometry drc markers are saved ...
[01/20 17:01:47    144s] ... 0 antenna drc markers are saved ...
[01/20 17:01:47    144s] % Begin Save placement data ... (date=01/20 17:01:47, mem=1183.7M)
[01/20 17:01:47    144s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 17:01:47    144s] Save Adaptive View Pruning View Names to Binary file
[01/20 17:01:47    144s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1911.0M) ***
[01/20 17:01:47    144s] % End Save placement data ... (date=01/20 17:01:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.7M, current mem=1183.7M)
[01/20 17:01:47    144s] % Begin Save routing data ... (date=01/20 17:01:47, mem=1183.7M)
[01/20 17:01:47    144s] Saving route file ...
[01/20 17:01:47    144s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1908.0M) ***
[01/20 17:01:47    144s] % End Save routing data ... (date=01/20 17:01:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.7M, current mem=1183.7M)
[01/20 17:01:47    144s] Saving property file simple_alu_fp.dat.tmp/simple_alu.prop
[01/20 17:01:47    144s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1911.0M) ***
[01/20 17:01:47    144s] % Begin Save power constraints data ... (date=01/20 17:01:47, mem=1183.7M)
[01/20 17:01:47    144s] % End Save power constraints data ... (date=01/20 17:01:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.7M, current mem=1183.7M)
[01/20 17:01:47    144s] Generated self-contained design simple_alu_fp.dat.tmp
[01/20 17:01:47    144s] #% End save design ... (date=01/20 17:01:47, total cpu=0:00:00.3, real=0:00:01.0, peak res=1183.8M, current mem=1183.8M)
[01/20 17:01:47    144s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:01:47    144s] 
[01/20 17:05:27    154s] <CMD> man defOut
[01/20 17:06:28    155s] <CMD> defOut -floorplan simple_ALU_fp.def
[01/20 17:06:28    155s] Writing DEF file 'simple_ALU_fp.def', current time is Tue Jan 20 17:06:28 2026 ...
[01/20 17:06:28    155s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[01/20 17:06:28    155s] DEF file 'simple_ALU_fp.def' is written, current time is Tue Jan 20 17:06:28 2026 ...
[01/20 17:08:09    159s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/20 17:08:09    159s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/20 17:08:09    159s] <CMD> globalNetConnect VDD -type tiehi -inst *
[01/20 17:08:09    159s] <CMD> globalNetConnect VSS -type tielo -inst *
[01/20 17:08:27    160s] <CMD> addRing -nets { VDD VSS } -width 3 -spacing 1 -layer { top Metal9 bottom Metal9 left Metal8 right Metal8 } -center 1
[01/20 17:08:27    160s] #% Begin addRing (date=01/20 17:08:27, mem=1175.4M)
[01/20 17:08:27    160s] 
[01/20 17:08:27    160s] 
[01/20 17:08:27    160s] viaInitial starts at Tue Jan 20 17:08:27 2026
viaInitial ends at Tue Jan 20 17:08:27 2026
**ERROR: (IMPPP-182):	You have specified an invalid layer 'Metal9'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1907.9M)
[01/20 17:08:28    160s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[01/20 17:08:28    160s] #% End addRing (date=01/20 17:08:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=1176.3M, current mem=1176.3M)
[01/20 17:08:52    161s] <CMD> addRing -nets { VDD VSS } -width 3 -spacing 1 -layer { top Metal7 bottom Metal7 left Metal8 right Metal8 } -center 1
[01/20 17:08:52    161s] #% Begin addRing (date=01/20 17:08:52, mem=1176.5M)
[01/20 17:08:52    161s] 
[01/20 17:08:52    161s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'Metal7'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1908.7M)
[01/20 17:08:52    161s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[01/20 17:08:52    161s] #% End addRing (date=01/20 17:08:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1176.5M, current mem=1176.5M)
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingOffset 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingThreshold 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingLayers {}
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingOffset 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingThreshold 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingLayers {}
[01/20 17:09:10    162s] <CMD> set sprCreateIeStripeWidth 10.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeStripeWidth 10.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingOffset 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingThreshold 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeRingLayers {}
[01/20 17:09:10    162s] <CMD> set sprCreateIeStripeWidth 10.0
[01/20 17:09:10    162s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/20 17:09:52    164s] <CMD> addRing -nets { VDD VSS } -width 3 -spacing 1 -layer { top Metal11 bottom Metal11 left Metal10 right Metal10 } -center 1
[01/20 17:09:52    164s] #% Begin addRing (date=01/20 17:09:52, mem=1185.7M)
[01/20 17:09:52    164s] 
[01/20 17:09:52    164s] **ERROR: (IMPPP-182):	You have specified an invalid layer 'Metal11'.
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1918.4M)
[01/20 17:09:52    164s] **ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: (IMPPP-182):	You have specified an invalid layer ' '.
**ERROR: Error: Invalid Layers specified. 
[01/20 17:09:52    164s] #% End addRing (date=01/20 17:09:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1185.7M, current mem=1185.7M)
[01/20 17:10:22    165s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/20 17:10:22    165s] The ring targets are set to core/block ring wires.
[01/20 17:10:22    165s] addRing command will consider rows while creating rings.
[01/20 17:10:22    165s] addRing command will disallow rings to go over rows.
[01/20 17:10:22    165s] addRing command will ignore shorts while creating rings.
[01/20 17:10:22    165s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M11 bottom M11 left M10 right M10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/20 17:10:22    165s] 
[01/20 17:10:22    165s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1929.3M)
[01/20 17:10:22    165s] Ring generation is complete.
[01/20 17:10:22    165s] vias are now being generated.
[01/20 17:10:22    165s] addRing created 8 wires.
[01/20 17:10:22    165s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/20 17:10:22    165s] +--------+----------------+----------------+
[01/20 17:10:22    165s] |  Layer |     Created    |     Deleted    |
[01/20 17:10:22    165s] +--------+----------------+----------------+
[01/20 17:10:22    165s] |   M10  |        4       |       NA       |
[01/20 17:10:22    165s] |  Via10 |        8       |        0       |
[01/20 17:10:22    165s] |   M11  |        4       |       NA       |
[01/20 17:10:22    165s] +--------+----------------+----------------+
[01/20 17:10:42    166s] <CMD> deleteRouteBlk -layer Metal8
[01/20 17:10:43    166s] **WARN: (IMPFP-6000):	Input name : Metal8 is not valid layer name or layerZ. ignore it. 
[01/20 17:10:43    166s] **WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
[01/20 17:11:29    168s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1 Metal9 } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal9 } -nets { VDD VSS }
[01/20 17:11:29    168s] #% Begin sroute (date=01/20 17:11:29, mem=1172.7M)
[01/20 17:11:29    168s] **ERROR: (IMPSR-4060):	No layer found by lef layer named Metal1.
[01/20 17:11:29    168s] #% End sroute (date=01/20 17:11:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1172.9M, current mem=1172.9M)
[01/20 17:11:35    168s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1 Metal9 } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal11 } -nets { VDD VSS }
[01/20 17:11:35    168s] #% Begin sroute (date=01/20 17:11:35, mem=1172.9M)
[01/20 17:11:35    168s] **ERROR: (IMPSR-4060):	No layer found by lef layer named Metal1.
[01/20 17:11:35    168s] #% End sroute (date=01/20 17:11:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1172.9M, current mem=1172.9M)
[01/20 17:13:19    173s] <CMD> sroute -connect { corePin } -layerChangeRange {Metal1 Metal11} -blockPinTarget nearestTarget -allowJogging 1 -crossoverViaLayerRange {Metal1 Metal11} -nets {VDD VSS}
[01/20 17:13:19    173s] #% Begin sroute (date=01/20 17:13:19, mem=1157.7M)
[01/20 17:13:19    173s] **ERROR: (IMPSR-4060):	No layer found by lef layer named Metal1.
[01/20 17:13:19    173s] #% End sroute (date=01/20 17:13:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.7M, current mem=1157.7M)
[01/20 17:13:46    174s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/20 17:13:46    174s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M11(11) }
[01/20 17:13:49    175s] *** Begin SPECIAL ROUTE on Tue Jan 20 17:13:49 2026 ***
[01/20 17:13:49    175s] SPECIAL ROUTE ran on directory: /home/shadab/shadab/innovus_flow/ALU
[01/20 17:13:49    175s] SPECIAL ROUTE ran on machine: ra01 (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 4.00Ghz)
[01/20 17:13:49    175s] 
[01/20 17:13:49    175s] Begin option processing ...
[01/20 17:13:49    175s] srouteConnectPowerBump set to false
[01/20 17:13:49    175s] routeSelectNet set to "VDD VSS"
[01/20 17:13:49    175s] routeSpecial set to true
[01/20 17:13:49    175s] srouteBlockPin set to "useLef"
[01/20 17:13:49    175s] srouteBottomLayerLimit set to 1
[01/20 17:13:49    175s] srouteBottomTargetLayerLimit set to 1
[01/20 17:13:49    175s] srouteConnectConverterPin set to false
[01/20 17:13:49    175s] srouteCrossoverViaBottomLayer set to 1
[01/20 17:13:49    175s] srouteCrossoverViaTopLayer set to 11
[01/20 17:13:49    175s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/20 17:13:49    175s] srouteFollowCorePinEnd set to 3
[01/20 17:13:49    175s] srouteJogControl set to "preferWithChanges differentLayer"
[01/20 17:13:49    175s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/20 17:13:49    175s] sroutePadPinAllPorts set to true
[01/20 17:13:49    175s] sroutePreserveExistingRoutes set to true
[01/20 17:13:49    175s] srouteRoutePowerBarPortOnBothDir set to true
[01/20 17:13:49    175s] srouteStopBlockPin set to "nearestTarget"
[01/20 17:13:49    175s] srouteTopLayerLimit set to 11
[01/20 17:13:49    175s] srouteTopTargetLayerLimit set to 11
[01/20 17:13:49    175s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3361.00 megs.
[01/20 17:13:49    175s] 
[01/20 17:13:51    175s] Reading DB technology information...
[01/20 17:13:52    175s] Finished reading DB technology information.
[01/20 17:13:52    175s] Reading floorplan and netlist information...
[01/20 17:13:53    175s] Finished reading floorplan and netlist information.
[01/20 17:13:53    175s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/20 17:13:53    175s]    **WARN: CORE MACRO OAI2BB1X4 has no site specification
[01/20 17:13:53    175s]    A total of 1 warning.
[01/20 17:13:53    175s] Read in 23 layers, 11 routing layers, 1 overlap layer
[01/20 17:13:53    175s] Read in 2 nondefault rules, 0 used
[01/20 17:13:53    175s] Read in 487 macros, 20 used
[01/20 17:13:53    175s] Read in 98 components
[01/20 17:13:53    175s]   98 core components: 18 unplaced, 0 placed, 80 fixed
[01/20 17:13:53    175s] Read in 100 physical pins
[01/20 17:13:53    175s]   100 physical pins: 0 unplaced, 100 placed, 0 fixed
[01/20 17:13:53    175s] Read in 100 nets
[01/20 17:13:53    175s] Read in 2 special nets, 2 routed
[01/20 17:13:53    175s] Read in 294 terminals
[01/20 17:13:53    175s] 2 nets selected.
[01/20 17:13:53    175s] 
[01/20 17:13:53    175s] Begin power routing ...
[01/20 17:13:56    175s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/20 17:13:56    175s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/20 17:13:56    175s] Type 'man IMPSR-1256' for more detail.
[01/20 17:13:56    175s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/20 17:13:56    175s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/20 17:13:56    175s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/20 17:13:56    175s] Type 'man IMPSR-1256' for more detail.
[01/20 17:13:56    175s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/20 17:13:57    175s] CPU time for VDD FollowPin 0 seconds
[01/20 17:13:57    175s] CPU time for VSS FollowPin 0 seconds
[01/20 17:13:57    175s]   Number of IO ports routed: 0
[01/20 17:13:57    175s]   Number of Block ports routed: 0
[01/20 17:13:57    175s]   Number of Stripe ports routed: 0
[01/20 17:13:57    175s]   Number of Core ports routed: 42
[01/20 17:13:57    175s]   Number of Pad ports routed: 0
[01/20 17:13:57    175s]   Number of Power Bump ports routed: 0
[01/20 17:13:57    175s]   Number of Followpin connections: 21
[01/20 17:13:57    175s] End power routing: cpu: 0:00:00, real: 0:00:04, peak: 3364.00 megs.
[01/20 17:13:57    175s] 
[01/20 17:13:57    175s] 
[01/20 17:13:57    175s] 
[01/20 17:13:57    175s]  Begin updating DB with routing results ...
[01/20 17:13:57    175s]  Updating DB with 100 io pins ...
[01/20 17:13:57    175s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/20 17:13:57    175s] Pin and blockage extraction finished
[01/20 17:13:57    175s] 
[01/20 17:13:57    175s] sroute created 63 wires.
[01/20 17:13:57    175s] ViaGen created 378 vias, deleted 0 via to avoid violation.
[01/20 17:13:57    175s] +--------+----------------+----------------+
[01/20 17:13:57    175s] |  Layer |     Created    |     Deleted    |
[01/20 17:13:57    175s] +--------+----------------+----------------+
[01/20 17:13:57    175s] |   M1   |       63       |       NA       |
[01/20 17:13:57    175s] |  Via1  |       42       |        0       |
[01/20 17:13:57    175s] |  Via2  |       42       |        0       |
[01/20 17:13:57    175s] |  Via3  |       42       |        0       |
[01/20 17:13:57    175s] |  Via4  |       42       |        0       |
[01/20 17:13:57    175s] |  Via5  |       42       |        0       |
[01/20 17:13:57    175s] |  Via6  |       42       |        0       |
[01/20 17:13:57    175s] |  Via7  |       42       |        0       |
[01/20 17:13:57    175s] |  Via8  |       42       |        0       |
[01/20 17:13:57    175s] |  Via9  |       42       |        0       |
[01/20 17:13:57    175s] +--------+----------------+----------------+
[01/20 17:14:02    175s] <CMD> zoomBox -24.89750 3.17450 74.04500 53.98450
[01/20 17:14:02    175s] <CMD> zoomBox -18.07950 7.80650 66.02200 50.99500
[01/20 17:14:03    175s] <CMD> zoomBox -7.35800 15.09000 53.40600 46.29400
[01/20 17:14:03    175s] <CMD> zoomBox 0.38850 20.35250 44.29050 42.89750
[01/20 17:14:04    175s] <CMD> zoomBox 5.98500 24.15450 37.70450 40.44350
[01/20 17:14:06    175s] <CMD> selectWire 10.0000 33.9500 46.2000 34.0700 1 VDD
[01/20 17:14:10    175s] <CMD> deselectAll
[01/20 17:14:10    175s] <CMD> selectWire 10.0000 35.6600 46.2000 35.7800 1 VSS
[01/20 17:14:13    175s] <CMD> fit
[01/20 17:14:14    175s] <CMD> deselectAll
[01/20 17:14:37    176s] <CMD> place_opt_design
[01/20 17:14:37    176s] **INFO: User settings:
[01/20 17:14:37    176s] setDesignMode -process           45
[01/20 17:14:37    176s] setExtractRCMode -coupling_c_th  0.1
[01/20 17:14:37    176s] setExtractRCMode -relative_c_th  1
[01/20 17:14:37    176s] setExtractRCMode -total_c_th     0
[01/20 17:14:37    176s] setDelayCalMode -engine          aae
[01/20 17:14:37    176s] setAnalysisMode -analysisType    onChipVariation
[01/20 17:14:37    176s] setAnalysisMode -cppr            both
[01/20 17:14:37    176s] 
[01/20 17:14:37    176s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:02:56.9/0:40:49.5 (0.1), mem = 1932.2M
[01/20 17:14:38    176s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/20 17:14:38    176s] *** Starting GigaPlace ***
[01/20 17:14:38    176s] #optDebug: fT-E <X 2 3 1 0>
[01/20 17:14:38    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:1932.2M, EPOCH TIME: 1768909478.798623
[01/20 17:14:38    176s] Processing tracks to init pin-track alignment.
[01/20 17:14:38    176s] z: 2, totalTracks: 1
[01/20 17:14:38    176s] z: 4, totalTracks: 1
[01/20 17:14:38    176s] z: 6, totalTracks: 1
[01/20 17:14:38    176s] z: 8, totalTracks: 1
[01/20 17:14:38    176s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:14:38    176s] All LLGs are deleted
[01/20 17:14:38    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:38    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:38    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1932.2M, EPOCH TIME: 1768909478.973048
[01/20 17:14:38    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.022, MEM:1932.2M, EPOCH TIME: 1768909478.995333
[01/20 17:14:39    176s] # Building simple_alu llgBox search-tree.
[01/20 17:14:39    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1932.2M, EPOCH TIME: 1768909479.029453
[01/20 17:14:39    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:39    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:39    176s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1932.2M, EPOCH TIME: 1768909479.184574
[01/20 17:14:39    176s] Max number of tech site patterns supported in site array is 256.
[01/20 17:14:39    176s] Core basic site is CoreSite
[01/20 17:14:39    176s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:14:39    176s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1932.2M, EPOCH TIME: 1768909479.342811
[01/20 17:14:39    176s] After signature check, allow fast init is false, keep pre-filter is true.
[01/20 17:14:39    176s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/20 17:14:39    176s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.034, MEM:1948.2M, EPOCH TIME: 1768909479.376810
[01/20 17:14:39    176s] SiteArray: non-trimmed site array dimensions = 20 x 181
[01/20 17:14:39    176s] SiteArray: use 28,672 bytes
[01/20 17:14:39    176s] SiteArray: current memory after site array memory allocation 1948.2M
[01/20 17:14:39    176s] SiteArray: FP blocked sites are writable
[01/20 17:14:39    176s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:14:39    176s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1932.2M, EPOCH TIME: 1768909479.395061
[01/20 17:14:39    176s] Process 63 wires and vias for routing blockage analysis
[01/20 17:14:39    176s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.001, MEM:1948.2M, EPOCH TIME: 1768909479.395595
[01/20 17:14:39    176s] SiteArray: number of non floorplan blocked sites for llg default is 3620
[01/20 17:14:39    176s] Atter site array init, number of instance map data is 0.
[01/20 17:14:39    176s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.217, MEM:1948.2M, EPOCH TIME: 1768909479.401303
[01/20 17:14:39    176s] 
[01/20 17:14:39    176s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:14:39    176s] OPERPROF:     Starting CMU at level 3, MEM:1948.2M, EPOCH TIME: 1768909479.465455
[01/20 17:14:39    176s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.011, MEM:1948.2M, EPOCH TIME: 1768909479.476125
[01/20 17:14:39    176s] 
[01/20 17:14:39    176s] Bad Lib Cell Checking (CMU) is done! (0)
[01/20 17:14:39    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.447, MEM:1932.2M, EPOCH TIME: 1768909479.476376
[01/20 17:14:39    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1932.2M, EPOCH TIME: 1768909479.476418
[01/20 17:14:39    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1932.2M, EPOCH TIME: 1768909479.476557
[01/20 17:14:39    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1932.2MB).
[01/20 17:14:39    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.695, MEM:1932.2M, EPOCH TIME: 1768909479.493979
[01/20 17:14:39    176s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1932.2M, EPOCH TIME: 1768909479.494023
[01/20 17:14:39    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:14:39    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:39    176s] All LLGs are deleted
[01/20 17:14:39    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:39    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:39    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1932.2M, EPOCH TIME: 1768909479.506331
[01/20 17:14:39    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1932.2M, EPOCH TIME: 1768909479.507147
[01/20 17:14:39    176s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.033, MEM:1920.2M, EPOCH TIME: 1768909479.527065
[01/20 17:14:39    176s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:57.0/0:40:51.1 (0.1), mem = 1920.2M
[01/20 17:14:40    176s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/20 17:14:41    177s] no activity file in design. spp won't run.
[01/20 17:14:41    177s] #Start colorize_geometry on Tue Jan 20 17:14:41 2026
[01/20 17:14:41    177s] #
[01/20 17:14:41    177s] ### Time Record (colorize_geometry) is installed.
[01/20 17:14:41    177s] ### Time Record (Pre Callback) is installed.
[01/20 17:14:41    177s] ### Time Record (Pre Callback) is uninstalled.
[01/20 17:14:41    177s] ### Time Record (DB Import) is installed.
[01/20 17:14:41    177s] ### info: trigger incremental cell import ( 487 new cells ).
[01/20 17:14:41    177s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[01/20 17:14:41    177s] #No via in the lib
[01/20 17:14:42    177s] #WARNING (NRDB-733) PIN A0N in CELL_VIEW OAI2BB1X4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/20 17:14:42    177s] #WARNING (NRDB-733) PIN A1N in CELL_VIEW OAI2BB1X4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/20 17:14:42    177s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW OAI2BB1X4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/20 17:14:42    177s] #WARNING (NRDB-733) PIN Y in CELL_VIEW OAI2BB1X4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/20 17:14:42    177s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1230070559 placement=790356550 pin_access=1 inst_pattern=1
[01/20 17:14:42    177s] ### Time Record (DB Import) is uninstalled.
[01/20 17:14:42    177s] ### Time Record (DB Export) is installed.
[01/20 17:14:42    177s] ### export design design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1230070559 placement=790356550 pin_access=1 inst_pattern=1
[01/20 17:14:42    177s] ### Time Record (DB Export) is uninstalled.
[01/20 17:14:42    177s] ### Time Record (Post Callback) is installed.
[01/20 17:14:42    177s] ### Time Record (Post Callback) is uninstalled.
[01/20 17:14:42    177s] #
[01/20 17:14:42    177s] #colorize_geometry statistics:
[01/20 17:14:42    177s] #Cpu time = 00:00:00
[01/20 17:14:42    177s] #Elapsed time = 00:00:01
[01/20 17:14:42    177s] #Increased memory = 26.82 (MB)
[01/20 17:14:42    177s] #Total memory = 1175.70 (MB)
[01/20 17:14:42    177s] #Peak memory = 1268.69 (MB)
[01/20 17:14:42    177s] #Number of warnings = 4
[01/20 17:14:42    177s] #Total number of warnings = 4
[01/20 17:14:42    177s] #Number of fails = 0
[01/20 17:14:42    177s] #Total number of fails = 0
[01/20 17:14:42    177s] #Complete colorize_geometry on Tue Jan 20 17:14:42 2026
[01/20 17:14:42    177s] #
[01/20 17:14:42    177s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/20 17:14:42    177s] ### Time Record (colorize_geometry) is uninstalled.
[01/20 17:14:42    177s] ### 
[01/20 17:14:42    177s] ###   Scalability Statistics
[01/20 17:14:42    177s] ### 
[01/20 17:14:42    177s] ### ------------------------+----------------+----------------+----------------+
[01/20 17:14:42    177s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/20 17:14:42    177s] ### ------------------------+----------------+----------------+----------------+
[01/20 17:14:42    177s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/20 17:14:42    177s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/20 17:14:42    177s] ###   DB Import             |        00:00:00|        00:00:01|             1.0|
[01/20 17:14:42    177s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/20 17:14:42    177s] ###   Entire Command        |        00:00:00|        00:00:01|             0.2|
[01/20 17:14:42    177s] ### ------------------------+----------------+----------------+----------------+
[01/20 17:14:42    177s] ### 
[01/20 17:14:42    177s] {MMLU 0 0 274}
[01/20 17:14:42    177s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1944.2M
[01/20 17:14:42    177s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1944.2M
[01/20 17:14:42    177s] *** Start deleteBufferTree ***
[01/20 17:14:43    177s] Info: Detect buffers to remove automatically.
[01/20 17:14:43    177s] Analyzing netlist ...
[01/20 17:14:43    177s] Updating netlist
[01/20 17:14:43    177s] 
[01/20 17:14:43    177s] *summary: 0 instances (buffers/inverters) removed
[01/20 17:14:43    177s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/20 17:14:43    177s] Info: 2 threads available for lower-level modules during optimization.
[01/20 17:14:44    177s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1963.3M, EPOCH TIME: 1768909484.152853
[01/20 17:14:44    177s] Deleted 0 physical inst  (cell - / prefix -).
[01/20 17:14:44    177s] Did not delete 80 physical insts as they were marked preplaced.
[01/20 17:14:44    177s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.006, MEM:1963.3M, EPOCH TIME: 1768909484.159021
[01/20 17:14:44    177s] INFO: #ExclusiveGroups=0
[01/20 17:14:44    177s] INFO: There are no Exclusive Groups.
[01/20 17:14:44    177s] No user-set net weight.
[01/20 17:14:44    177s] Net fanout histogram:
[01/20 17:14:44    177s] 2		: 174 (63.5%) nets
[01/20 17:14:44    177s] 3		: 32 (11.7%) nets
[01/20 17:14:44    177s] 4     -	14	: 64 (23.4%) nets
[01/20 17:14:44    177s] 15    -	39	: 4 (1.5%) nets
[01/20 17:14:44    177s] 40    -	79	: 0 (0.0%) nets
[01/20 17:14:44    177s] 80    -	159	: 0 (0.0%) nets
[01/20 17:14:44    177s] 160   -	319	: 0 (0.0%) nets
[01/20 17:14:44    177s] 320   -	639	: 0 (0.0%) nets
[01/20 17:14:44    177s] 640   -	1279	: 0 (0.0%) nets
[01/20 17:14:44    177s] 1280  -	2559	: 0 (0.0%) nets
[01/20 17:14:44    177s] 2560  -	5119	: 0 (0.0%) nets
[01/20 17:14:44    177s] 5120+		: 0 (0.0%) nets
[01/20 17:14:44    177s] no activity file in design. spp won't run.
[01/20 17:14:44    177s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/20 17:14:44    177s] Scan chains were not defined.
[01/20 17:14:44    177s] Processing tracks to init pin-track alignment.
[01/20 17:14:44    177s] z: 2, totalTracks: 1
[01/20 17:14:44    177s] z: 4, totalTracks: 1
[01/20 17:14:44    177s] z: 6, totalTracks: 1
[01/20 17:14:44    177s] z: 8, totalTracks: 1
[01/20 17:14:44    177s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:14:44    177s] All LLGs are deleted
[01/20 17:14:44    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:44    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:44    177s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1963.3M, EPOCH TIME: 1768909484.232038
[01/20 17:14:44    177s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1963.3M, EPOCH TIME: 1768909484.232376
[01/20 17:14:44    177s] #std cell=256 (80 fixed + 176 movable) #buf cell=0 #inv cell=4 #block=0 (0 floating + 0 preplaced)
[01/20 17:14:44    177s] #ioInst=0 #net=274 #term=836 #term/net=3.05, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=100
[01/20 17:14:44    177s] stdCell: 256 single + 0 double + 0 multi
[01/20 17:14:44    177s] Total standard cell length = 0.6608 (mm), area = 0.0011 (mm^2)
[01/20 17:14:44    177s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1963.3M, EPOCH TIME: 1768909484.232820
[01/20 17:14:44    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:44    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:44    177s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1979.3M, EPOCH TIME: 1768909484.233996
[01/20 17:14:44    177s] Max number of tech site patterns supported in site array is 256.
[01/20 17:14:44    177s] Core basic site is CoreSite
[01/20 17:14:44    177s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:14:44    177s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1979.3M, EPOCH TIME: 1768909484.249456
[01/20 17:14:44    177s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:14:44    177s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/20 17:14:44    177s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1979.3M, EPOCH TIME: 1768909484.249906
[01/20 17:14:44    177s] SiteArray: non-trimmed site array dimensions = 20 x 181
[01/20 17:14:44    177s] SiteArray: use 28,672 bytes
[01/20 17:14:44    177s] SiteArray: current memory after site array memory allocation 1979.3M
[01/20 17:14:44    177s] SiteArray: FP blocked sites are writable
[01/20 17:14:44    177s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:14:44    177s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1963.3M, EPOCH TIME: 1768909484.250654
[01/20 17:14:44    177s] Process 63 wires and vias for routing blockage analysis
[01/20 17:14:44    177s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1979.3M, EPOCH TIME: 1768909484.251135
[01/20 17:14:44    177s] SiteArray: number of non floorplan blocked sites for llg default is 3620
[01/20 17:14:44    177s] Atter site array init, number of instance map data is 0.
[01/20 17:14:44    177s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1979.3M, EPOCH TIME: 1768909484.252150
[01/20 17:14:44    177s] 
[01/20 17:14:44    177s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:14:44    177s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.020, MEM:1963.3M, EPOCH TIME: 1768909484.252541
[01/20 17:14:44    177s] 
[01/20 17:14:44    177s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:14:44    177s] Average module density = 0.883.
[01/20 17:14:44    177s] Density for the design = 0.883.
[01/20 17:14:44    177s]        = stdcell_area 2526 sites (864 um^2) / alloc_area 2860 sites (978 um^2).
[01/20 17:14:44    177s] Pin Density = 0.2309.
[01/20 17:14:44    177s]             = total # of pins 836 / total area 3620.
[01/20 17:14:44    177s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1963.3M, EPOCH TIME: 1768909484.275535
[01/20 17:14:44    177s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.060, MEM:1963.3M, EPOCH TIME: 1768909484.335806
[01/20 17:14:44    177s] OPERPROF: Starting pre-place ADS at level 1, MEM:1963.3M, EPOCH TIME: 1768909484.336271
[01/20 17:14:44    177s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1963.3M, EPOCH TIME: 1768909484.367019
[01/20 17:14:44    177s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1963.3M, EPOCH TIME: 1768909484.367068
[01/20 17:14:44    177s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.016, MEM:1963.3M, EPOCH TIME: 1768909484.383342
[01/20 17:14:44    177s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1963.3M, EPOCH TIME: 1768909484.383393
[01/20 17:14:44    177s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1963.3M, EPOCH TIME: 1768909484.383428
[01/20 17:14:44    177s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1963.3M, EPOCH TIME: 1768909484.383494
[01/20 17:14:44    177s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1963.3M, EPOCH TIME: 1768909484.383544
[01/20 17:14:44    177s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1963.3M, EPOCH TIME: 1768909484.383578
[01/20 17:14:44    177s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1963.3M, EPOCH TIME: 1768909484.383610
[01/20 17:14:44    177s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.017, MEM:1963.3M, EPOCH TIME: 1768909484.383646
[01/20 17:14:44    177s] ADSU 0.883 -> 0.949. site 2860.000 -> 2662.400. GS 13.680
[01/20 17:14:44    177s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.048, MEM:1963.3M, EPOCH TIME: 1768909484.384209
[01/20 17:14:44    177s] OPERPROF: Starting spMPad at level 1, MEM:1913.3M, EPOCH TIME: 1768909484.387299
[01/20 17:14:44    177s] OPERPROF:   Starting spContextMPad at level 2, MEM:1913.3M, EPOCH TIME: 1768909484.387360
[01/20 17:14:44    177s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1913.3M, EPOCH TIME: 1768909484.387395
[01/20 17:14:44    177s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1913.3M, EPOCH TIME: 1768909484.387430
[01/20 17:14:44    177s] Initial padding reaches pin density 100.000 for top
[01/20 17:14:44    177s] InitPadU 0.949 -> 0.950 for top
[01/20 17:14:44    177s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[01/20 17:14:44    177s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1913.3M, EPOCH TIME: 1768909484.497296
[01/20 17:14:44    177s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1913.3M, EPOCH TIME: 1768909484.497386
[01/20 17:14:44    177s] === lastAutoLevel = 6 
[01/20 17:14:44    177s] OPERPROF: Starting spInitNetWt at level 1, MEM:1913.3M, EPOCH TIME: 1768909484.544692
[01/20 17:14:44    177s] no activity file in design. spp won't run.
[01/20 17:14:44    177s] [spp] 0
[01/20 17:14:44    177s] [adp] 0:1:1:3
[01/20 17:14:44    177s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:1913.3M, EPOCH TIME: 1768909484.545207
[01/20 17:14:44    177s] Clock gating cells determined by native netlist tracing.
[01/20 17:14:44    177s] no activity file in design. spp won't run.
[01/20 17:14:44    177s] no activity file in design. spp won't run.
[01/20 17:14:44    177s] OPERPROF: Starting npMain at level 1, MEM:1913.3M, EPOCH TIME: 1768909484.570452
[01/20 17:14:45    177s] OPERPROF:   Starting npPlace at level 2, MEM:1945.3M, EPOCH TIME: 1768909485.762661
[01/20 17:14:45    177s] Iteration  1: Total net bbox = 4.930e+03 (1.73e+03 3.20e+03)
[01/20 17:14:45    177s]               Est.  stn bbox = 5.182e+03 (1.81e+03 3.38e+03)
[01/20 17:14:45    177s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1946.3M
[01/20 17:14:45    177s] Iteration  2: Total net bbox = 4.930e+03 (1.73e+03 3.20e+03)
[01/20 17:14:45    177s]               Est.  stn bbox = 5.182e+03 (1.81e+03 3.38e+03)
[01/20 17:14:45    177s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1946.3M
[01/20 17:14:45    177s] OPERPROF:     Starting InitSKP at level 3, MEM:1946.3M, EPOCH TIME: 1768909485.844344
[01/20 17:14:46    177s] 
[01/20 17:14:46    177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:14:47    177s] TLC MultiMap info (StdDelay):
[01/20 17:14:47    177s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:14:47    177s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:14:47    177s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:14:47    177s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:14:47    177s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:14:47    177s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:14:47    177s]  Setting StdDelay to: 22.8ps
[01/20 17:14:47    177s] 
[01/20 17:14:47    177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:14:47    177s] 
[01/20 17:14:47    177s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:14:47    177s] 
[01/20 17:14:47    177s] TimeStamp Deleting Cell Server End ...
[01/20 17:14:47    177s] 
[01/20 17:14:47    177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:14:47    177s] TLC MultiMap info (StdDelay):
[01/20 17:14:47    177s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:14:47    177s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:14:47    177s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:14:47    177s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:14:47    177s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:14:47    177s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:14:47    177s]  Setting StdDelay to: 22.8ps
[01/20 17:14:47    177s] 
[01/20 17:14:47    177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:14:48    177s] 
[01/20 17:14:48    177s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:14:48    177s] 
[01/20 17:14:48    177s] TimeStamp Deleting Cell Server End ...
[01/20 17:14:48    177s] 
[01/20 17:14:48    177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:14:48    177s] TLC MultiMap info (StdDelay):
[01/20 17:14:48    177s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:14:48    177s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:14:48    177s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:14:48    177s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:14:48    177s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:14:48    177s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:14:48    177s]  Setting StdDelay to: 22.8ps
[01/20 17:14:48    177s] 
[01/20 17:14:48    177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:14:48    177s] 
[01/20 17:14:48    177s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:14:48    177s] 
[01/20 17:14:48    177s] TimeStamp Deleting Cell Server End ...
[01/20 17:14:48    177s] 
[01/20 17:14:48    177s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:14:48    178s] TLC MultiMap info (StdDelay):
[01/20 17:14:48    178s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:14:48    178s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:14:48    178s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:14:48    178s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:14:48    178s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:14:48    178s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:14:48    178s]  Setting StdDelay to: 22.8ps
[01/20 17:14:48    178s] 
[01/20 17:14:48    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:14:49    178s] 
[01/20 17:14:49    178s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:14:49    178s] 
[01/20 17:14:49    178s] TimeStamp Deleting Cell Server End ...
[01/20 17:14:49    178s] 
[01/20 17:14:49    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:14:49    178s] TLC MultiMap info (StdDelay):
[01/20 17:14:49    178s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:14:49    178s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:14:49    178s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:14:49    178s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:14:49    178s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:14:49    178s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:14:49    178s]  Setting StdDelay to: 22.8ps
[01/20 17:14:49    178s] 
[01/20 17:14:49    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:14:49    178s] 
[01/20 17:14:49    178s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:14:49    178s] 
[01/20 17:14:49    178s] TimeStamp Deleting Cell Server End ...
[01/20 17:14:49    178s] 
[01/20 17:14:49    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:14:49    178s] TLC MultiMap info (StdDelay):
[01/20 17:14:49    178s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:14:49    178s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:14:49    178s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:14:49    178s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:14:49    178s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:14:49    178s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:14:49    178s]  Setting StdDelay to: 22.8ps
[01/20 17:14:49    178s] 
[01/20 17:14:49    178s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:14:49    179s] 
[01/20 17:14:49    179s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:14:49    179s] 
[01/20 17:14:49    179s] TimeStamp Deleting Cell Server End ...
[01/20 17:14:49    179s] 
[01/20 17:14:49    179s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:14:49    179s] TLC MultiMap info (StdDelay):
[01/20 17:14:49    179s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:14:49    179s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:14:49    179s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:14:49    179s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:14:49    179s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:14:49    179s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:14:49    179s]  Setting StdDelay to: 22.8ps
[01/20 17:14:49    179s] 
[01/20 17:14:49    179s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:14:54    180s] *** Finished SKP initialization (cpu=0:00:03.0, real=0:00:09.0)***
[01/20 17:14:54    180s] OPERPROF:     Finished InitSKP at level 3, CPU:3.010, REAL:8.988, MEM:2181.7M, EPOCH TIME: 1768909494.832621
[01/20 17:14:55    180s] 
[01/20 17:14:55    180s] Active views After View pruning: 
[01/20 17:14:55    180s] view_wcl_slow
[01/20 17:14:55    180s] exp_mt_sequential is set from setPlaceMode option to 1
[01/20 17:14:55    180s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=2)
[01/20 17:14:55    180s] place_exp_mt_interval set to default 32
[01/20 17:14:55    180s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/20 17:14:55    180s] Iteration  3: Total net bbox = 4.362e+03 (1.54e+03 2.82e+03)
[01/20 17:14:55    180s]               Est.  stn bbox = 4.650e+03 (1.63e+03 3.02e+03)
[01/20 17:14:55    180s]               cpu = 0:00:03.1 real = 0:00:10.0 mem = 2275.7M
[01/20 17:14:55    180s] Iteration  4: Total net bbox = 4.679e+03 (1.63e+03 3.05e+03)
[01/20 17:14:55    180s]               Est.  stn bbox = 5.063e+03 (1.77e+03 3.29e+03)
[01/20 17:14:55    180s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2307.7M
[01/20 17:14:55    180s] Iteration  5: Total net bbox = 4.679e+03 (1.63e+03 3.05e+03)
[01/20 17:14:55    180s]               Est.  stn bbox = 5.063e+03 (1.77e+03 3.29e+03)
[01/20 17:14:55    180s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2307.7M
[01/20 17:14:55    180s] OPERPROF:   Finished npPlace at level 2, CPU:3.240, REAL:9.464, MEM:2275.7M, EPOCH TIME: 1768909495.226265
[01/20 17:14:55    180s] OPERPROF: Finished npMain at level 1, CPU:3.240, REAL:10.709, MEM:2275.7M, EPOCH TIME: 1768909495.279839
[01/20 17:14:55    180s] [adp] clock
[01/20 17:14:55    180s] [adp] weight, nr nets, wire length
[01/20 17:14:55    180s] [adp]      0        0  0.000000
[01/20 17:14:55    180s] [adp] data
[01/20 17:14:55    180s] [adp] weight, nr nets, wire length
[01/20 17:14:55    180s] [adp]      0      274  4802.631000
[01/20 17:14:55    180s] [adp] 0.000000|0.000000|0.000000
[01/20 17:14:55    180s] Iteration  6: Total net bbox = 4.803e+03 (1.74e+03 3.06e+03)
[01/20 17:14:55    180s]               Est.  stn bbox = 5.189e+03 (1.89e+03 3.30e+03)
[01/20 17:14:55    180s]               cpu = 0:00:03.2 real = 0:00:11.0 mem = 2275.7M
[01/20 17:14:55    180s] Clear WL Bound Manager after Global Placement... 
[01/20 17:14:55    180s] Finished Global Placement (cpu=0:00:03.2, real=0:00:11.0, mem=2275.7M)
[01/20 17:14:55    180s] Placement multithread real runtime: 0:00:11.0 with 2 threads.
[01/20 17:14:55    180s] Keep Tdgp Graph and DB for later use
[01/20 17:14:55    180s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[01/20 17:14:55    180s] Saved padding area to DB
[01/20 17:14:55    180s] All LLGs are deleted
[01/20 17:14:55    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:14:55    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:55    180s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2275.7M, EPOCH TIME: 1768909495.370134
[01/20 17:14:55    180s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2275.7M, EPOCH TIME: 1768909495.370474
[01/20 17:14:55    180s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.1
[01/20 17:14:55    180s] Core Placement runtime cpu: 0:00:03.2 real: 0:00:11.0
[01/20 17:14:55    180s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/20 17:14:55    180s] Type 'man IMPSP-9025' for more detail.
[01/20 17:14:55    180s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2275.7M, EPOCH TIME: 1768909495.459299
[01/20 17:14:55    180s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2275.7M, EPOCH TIME: 1768909495.459381
[01/20 17:14:55    180s] Processing tracks to init pin-track alignment.
[01/20 17:14:55    180s] z: 2, totalTracks: 1
[01/20 17:14:55    180s] z: 4, totalTracks: 1
[01/20 17:14:55    180s] z: 6, totalTracks: 1
[01/20 17:14:55    180s] z: 8, totalTracks: 1
[01/20 17:14:55    180s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:14:55    180s] All LLGs are deleted
[01/20 17:14:55    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:55    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:55    180s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2275.7M, EPOCH TIME: 1768909495.462252
[01/20 17:14:55    180s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2275.7M, EPOCH TIME: 1768909495.462566
[01/20 17:14:55    180s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2275.7M, EPOCH TIME: 1768909495.462654
[01/20 17:14:55    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:55    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:55    180s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2275.7M, EPOCH TIME: 1768909495.463733
[01/20 17:14:55    180s] Max number of tech site patterns supported in site array is 256.
[01/20 17:14:55    180s] Core basic site is CoreSite
[01/20 17:14:55    180s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:14:55    180s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2275.7M, EPOCH TIME: 1768909495.479180
[01/20 17:14:55    180s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:14:55    180s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:14:55    180s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.001, MEM:2291.7M, EPOCH TIME: 1768909495.479787
[01/20 17:14:55    180s] Fast DP-INIT is on for default
[01/20 17:14:55    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:14:55    180s] Atter site array init, number of instance map data is 0.
[01/20 17:14:55    180s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.039, MEM:2291.7M, EPOCH TIME: 1768909495.503184
[01/20 17:14:55    180s] 
[01/20 17:14:55    180s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:14:55    180s] OPERPROF:       Starting CMU at level 4, MEM:2291.7M, EPOCH TIME: 1768909495.522430
[01/20 17:14:55    180s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:14:55    180s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.061, MEM:2310.8M, EPOCH TIME: 1768909495.583818
[01/20 17:14:55    180s] 
[01/20 17:14:55    180s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:14:55    180s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.121, MEM:2278.8M, EPOCH TIME: 1768909495.584038
[01/20 17:14:55    180s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2278.8M, EPOCH TIME: 1768909495.584091
[01/20 17:14:55    180s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2278.8M, EPOCH TIME: 1768909495.584245
[01/20 17:14:55    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2278.8MB).
[01/20 17:14:55    180s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.125, MEM:2278.8M, EPOCH TIME: 1768909495.584415
[01/20 17:14:55    180s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.125, MEM:2278.8M, EPOCH TIME: 1768909495.584463
[01/20 17:14:55    180s] TDRefine: refinePlace mode is spiral
[01/20 17:14:55    180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30636.1
[01/20 17:14:55    180s] OPERPROF: Starting RefinePlace at level 1, MEM:2278.8M, EPOCH TIME: 1768909495.599650
[01/20 17:14:55    180s] *** Starting refinePlace (0:03:01 mem=2278.8M) ***
[01/20 17:14:55    180s] Total net bbox length = 4.803e+03 (1.745e+03 3.058e+03) (ext = 3.311e+03)
[01/20 17:14:55    180s] 
[01/20 17:14:55    180s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:14:55    180s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/20 17:14:55    180s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:14:55    180s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:14:55    180s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2278.8M, EPOCH TIME: 1768909495.790208
[01/20 17:14:55    180s] Starting refinePlace ...
[01/20 17:14:55    180s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:14:55    180s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:14:55    180s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2278.8M, EPOCH TIME: 1768909495.908901
[01/20 17:14:55    180s] DDP initSite1 nrRow 20 nrJob 20
[01/20 17:14:55    180s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2278.8M, EPOCH TIME: 1768909495.908964
[01/20 17:14:55    180s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2278.8M, EPOCH TIME: 1768909495.909040
[01/20 17:14:55    180s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2278.8M, EPOCH TIME: 1768909495.909080
[01/20 17:14:55    180s] DDP markSite nrRow 20 nrJob 20
[01/20 17:14:55    180s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2278.8M, EPOCH TIME: 1768909495.909155
[01/20 17:14:55    180s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2278.8M, EPOCH TIME: 1768909495.909190
[01/20 17:14:55    180s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/20 17:14:55    180s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2278.8M, EPOCH TIME: 1768909495.912078
[01/20 17:14:55    180s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2278.8M, EPOCH TIME: 1768909495.912117
[01/20 17:14:55    180s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2278.8M, EPOCH TIME: 1768909495.912198
[01/20 17:14:55    180s] ** Cut row section cpu time 0:00:00.0.
[01/20 17:14:55    180s]  ** Cut row section real time 0:00:00.0.
[01/20 17:14:55    180s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2278.8M, EPOCH TIME: 1768909495.912250
[01/20 17:14:56    180s]   Spread Effort: high, standalone mode, useDDP on.
[01/20 17:14:56    180s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=2278.8MB) @(0:03:01 - 0:03:01).
[01/20 17:14:56    180s] Move report: preRPlace moves 176 insts, mean move: 3.08 um, max move: 8.40 um 
[01/20 17:14:56    180s] 	Max move on inst (g5438__7482): (39.52, 14.12) --> (32.20, 15.20)
[01/20 17:14:56    180s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X8
[01/20 17:14:56    180s] 	Violation at original loc: Placement Blockage Violation
[01/20 17:14:56    180s] wireLenOptFixPriorityInst 0 inst fixed
[01/20 17:14:56    180s] tweakage running in 2 threads.
[01/20 17:14:56    180s] Placement tweakage begins.
[01/20 17:14:56    180s] wire length = 5.627e+03
[01/20 17:14:56    180s] wire length = 5.539e+03
[01/20 17:14:56    180s] Placement tweakage ends.
[01/20 17:14:56    180s] Move report: tweak moves 77 insts, mean move: 3.76 um, max move: 11.22 um 
[01/20 17:14:56    180s] 	Max move on inst (g5393__6161): (35.20, 11.78) --> (27.40, 15.20)
[01/20 17:14:56    180s] 
[01/20 17:14:56    180s] Running Spiral MT with 2 threads  fetchWidth=8 
[01/20 17:14:56    180s] Move report: legalization moves 36 insts, mean move: 5.37 um, max move: 10.60 um spiral
[01/20 17:14:56    180s] 	Max move on inst (g5354__1617): (30.00, 32.30) --> (40.60, 32.30)
[01/20 17:14:56    180s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:14:56    180s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:14:56    180s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2278.8MB) @(0:03:01 - 0:03:01).
[01/20 17:14:56    180s] Move report: Detail placement moves 176 insts, mean move: 4.32 um, max move: 12.98 um 
[01/20 17:14:56    180s] 	Max move on inst (g5393__6161): (38.81, 13.63) --> (27.40, 15.20)
[01/20 17:14:56    180s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2278.8MB
[01/20 17:14:56    180s] Statistics of distance of Instance movement in refine placement:
[01/20 17:14:56    180s]   maximum (X+Y) =        12.98 um
[01/20 17:14:56    180s]   inst (g5393__6161) with max move: (38.809, 13.628) -> (27.4, 15.2)
[01/20 17:14:56    180s]   mean    (X+Y) =         4.32 um
[01/20 17:14:56    180s] Summary Report:
[01/20 17:14:56    180s] Instances move: 176 (out of 176 movable)
[01/20 17:14:56    180s] Instances flipped: 0
[01/20 17:14:56    180s] Mean displacement: 4.32 um
[01/20 17:14:56    180s] Max displacement: 12.98 um (Instance: g5393__6161) (38.809, 13.628) -> (27.4, 15.2)
[01/20 17:14:56    180s] 	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X8
[01/20 17:14:56    180s] 	Violation at original loc: Placement Blockage Violation
[01/20 17:14:56    180s] Total instances moved : 176
[01/20 17:14:56    180s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.334, MEM:2278.8M, EPOCH TIME: 1768909496.123964
[01/20 17:14:56    180s] Total net bbox length = 5.296e+03 (2.071e+03 3.225e+03) (ext = 3.191e+03)
[01/20 17:14:56    180s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2278.8MB
[01/20 17:14:56    180s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=2278.8MB) @(0:03:01 - 0:03:01).
[01/20 17:14:56    180s] *** Finished refinePlace (0:03:01 mem=2278.8M) ***
[01/20 17:14:56    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30636.1
[01/20 17:14:56    180s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.525, MEM:2278.8M, EPOCH TIME: 1768909496.124284
[01/20 17:14:56    180s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2278.8M, EPOCH TIME: 1768909496.124325
[01/20 17:14:56    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:14:56    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] All LLGs are deleted
[01/20 17:14:56    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2278.8M, EPOCH TIME: 1768909496.125323
[01/20 17:14:56    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2278.8M, EPOCH TIME: 1768909496.125621
[01/20 17:14:56    180s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:2273.8M, EPOCH TIME: 1768909496.127312
[01/20 17:14:56    180s] *** Finished Initial Placement (cpu=0:00:03.3, real=0:00:12.0, mem=2273.8M) ***
[01/20 17:14:56    180s] Processing tracks to init pin-track alignment.
[01/20 17:14:56    180s] z: 2, totalTracks: 1
[01/20 17:14:56    180s] z: 4, totalTracks: 1
[01/20 17:14:56    180s] z: 6, totalTracks: 1
[01/20 17:14:56    180s] z: 8, totalTracks: 1
[01/20 17:14:56    180s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:14:56    180s] All LLGs are deleted
[01/20 17:14:56    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2273.8M, EPOCH TIME: 1768909496.136214
[01/20 17:14:56    180s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2273.8M, EPOCH TIME: 1768909496.136517
[01/20 17:14:56    180s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2273.8M, EPOCH TIME: 1768909496.136594
[01/20 17:14:56    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2273.8M, EPOCH TIME: 1768909496.137611
[01/20 17:14:56    180s] Max number of tech site patterns supported in site array is 256.
[01/20 17:14:56    180s] Core basic site is CoreSite
[01/20 17:14:56    180s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:14:56    180s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2273.8M, EPOCH TIME: 1768909496.152902
[01/20 17:14:56    180s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:14:56    180s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:14:56    180s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2289.8M, EPOCH TIME: 1768909496.153490
[01/20 17:14:56    180s] Fast DP-INIT is on for default
[01/20 17:14:56    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:14:56    180s] Atter site array init, number of instance map data is 0.
[01/20 17:14:56    180s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2289.8M, EPOCH TIME: 1768909496.154908
[01/20 17:14:56    180s] 
[01/20 17:14:56    180s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:14:56    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2273.8M, EPOCH TIME: 1768909496.155322
[01/20 17:14:56    180s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2273.8M, EPOCH TIME: 1768909496.155409
[01/20 17:14:56    180s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2273.8M, EPOCH TIME: 1768909496.155926
[01/20 17:14:56    180s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:2273.8M, EPOCH TIME: 1768909496.156647
[01/20 17:14:56    180s] default core: bins with density > 0.750 = 66.67 % ( 4 / 6 )
[01/20 17:14:56    180s] Density distribution unevenness ratio = 2.098%
[01/20 17:14:56    180s] Density distribution unevenness ratio (U70) = 2.098%
[01/20 17:14:56    180s] Density distribution unevenness ratio (U80) = 2.098%
[01/20 17:14:56    180s] Density distribution unevenness ratio (U90) = 2.098%
[01/20 17:14:56    180s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:2273.8M, EPOCH TIME: 1768909496.156714
[01/20 17:14:56    180s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2273.8M, EPOCH TIME: 1768909496.156757
[01/20 17:14:56    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:14:56    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] All LLGs are deleted
[01/20 17:14:56    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:56    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2273.8M, EPOCH TIME: 1768909496.157588
[01/20 17:14:56    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2273.8M, EPOCH TIME: 1768909496.157874
[01/20 17:14:56    180s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2273.8M, EPOCH TIME: 1768909496.158693
[01/20 17:14:56    180s] 
[01/20 17:14:56    180s] *** Start incrementalPlace ***
[01/20 17:14:56    180s] User Input Parameters:
[01/20 17:14:56    180s] - Congestion Driven    : On
[01/20 17:14:56    180s] - Timing Driven        : On
[01/20 17:14:56    180s] - Area-Violation Based : On
[01/20 17:14:56    180s] - Start Rollback Level : -5
[01/20 17:14:56    180s] - Legalized            : On
[01/20 17:14:56    180s] - Window Based         : Off
[01/20 17:14:56    180s] - eDen incr mode       : Off
[01/20 17:14:56    180s] - Small incr mode      : Off
[01/20 17:14:56    180s] 
[01/20 17:14:56    180s] SKP will enable view:
[01/20 17:14:56    180s]   view_wcl_slow
[01/20 17:14:56    180s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2275.8M, EPOCH TIME: 1768909496.458517
[01/20 17:14:56    180s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.464, MEM:2275.8M, EPOCH TIME: 1768909496.922500
[01/20 17:14:56    180s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2275.8M, EPOCH TIME: 1768909496.922580
[01/20 17:14:56    180s] Starting Early Global Route congestion estimation: mem = 2275.8M
[01/20 17:14:56    180s] (I)      ==================== Layers =====================
[01/20 17:14:56    180s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:14:56    180s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/20 17:14:56    180s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:14:56    180s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/20 17:14:56    180s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/20 17:14:56    180s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:14:56    180s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/20 17:14:56    180s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/20 17:14:56    180s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/20 17:14:56    180s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/20 17:14:56    180s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/20 17:14:56    180s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/20 17:14:56    180s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/20 17:14:56    180s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/20 17:14:56    180s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/20 17:14:56    180s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/20 17:14:56    180s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/20 17:14:56    180s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:14:56    180s] (I)      Started Import and model ( Curr Mem: 2275.77 MB )
[01/20 17:14:56    180s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:14:57    180s] (I)      == Non-default Options ==
[01/20 17:14:57    180s] (I)      Maximum routing layer                              : 11
[01/20 17:14:57    180s] (I)      Number of threads                                  : 2
[01/20 17:14:57    180s] (I)      Use non-blocking free Dbs wires                    : false
[01/20 17:14:57    180s] (I)      Method to set GCell size                           : row
[01/20 17:14:57    180s] (I)      Counted 457 PG shapes. We will not process PG shapes layer by layer.
[01/20 17:14:57    180s] (I)      Use row-based GCell size
[01/20 17:14:57    180s] (I)      Use row-based GCell align
[01/20 17:14:57    180s] (I)      layer 0 area = 80000
[01/20 17:14:57    180s] (I)      layer 1 area = 80000
[01/20 17:14:57    180s] (I)      layer 2 area = 80000
[01/20 17:14:57    180s] (I)      layer 3 area = 80000
[01/20 17:14:57    180s] (I)      layer 4 area = 80000
[01/20 17:14:57    180s] (I)      layer 5 area = 80000
[01/20 17:14:57    180s] (I)      layer 6 area = 80000
[01/20 17:14:57    180s] (I)      layer 7 area = 80000
[01/20 17:14:57    180s] (I)      layer 8 area = 80000
[01/20 17:14:57    180s] (I)      layer 9 area = 400000
[01/20 17:14:57    180s] (I)      layer 10 area = 400000
[01/20 17:14:57    180s] (I)      GCell unit size   : 3420
[01/20 17:14:57    180s] (I)      GCell multiplier  : 1
[01/20 17:14:57    180s] (I)      GCell row height  : 3420
[01/20 17:14:57    180s] (I)      Actual row height : 3420
[01/20 17:14:57    180s] (I)      GCell align ref   : 20000 20140
[01/20 17:14:57    180s] [NR-eGR] Track table information for default rule: 
[01/20 17:14:57    180s] [NR-eGR] M1 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M2 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M3 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M4 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M5 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M6 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M7 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M8 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M9 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M10 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] M11 has single uniform track structure
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 1
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 2
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 3
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 4
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 5
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 6
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 7
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 8
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 9
[01/20 17:14:57    180s] [NR-eGR] No double-cut via on layer 10
[01/20 17:14:57    180s] (I)      =============== Default via ===============
[01/20 17:14:57    180s] (I)      +----+------------------+-----------------+
[01/20 17:14:57    180s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/20 17:14:57    180s] (I)      +----+------------------+-----------------+
[01/20 17:14:57    180s] (I)      |  1 |                  |                 |
[01/20 17:14:57    180s] (I)      |  2 |                  |                 |
[01/20 17:14:57    180s] (I)      |  3 |                  |                 |
[01/20 17:14:57    180s] (I)      |  4 |                  |                 |
[01/20 17:14:57    180s] (I)      |  5 |                  |                 |
[01/20 17:14:57    180s] (I)      |  6 |                  |                 |
[01/20 17:14:57    180s] (I)      |  7 |                  |                 |
[01/20 17:14:57    180s] (I)      |  8 |                  |                 |
[01/20 17:14:57    180s] (I)      |  9 |                  |                 |
[01/20 17:14:57    180s] (I)      | 10 |                  |                 |
[01/20 17:14:57    180s] (I)      +----+------------------+-----------------+
[01/20 17:14:57    180s] [NR-eGR] Read 738 PG shapes
[01/20 17:14:57    180s] [NR-eGR] Read 0 clock shapes
[01/20 17:14:57    180s] [NR-eGR] Read 0 other shapes
[01/20 17:14:57    180s] [NR-eGR] #Routing Blockages  : 0
[01/20 17:14:57    180s] [NR-eGR] #Instance Blockages : 0
[01/20 17:14:57    180s] [NR-eGR] #PG Blockages       : 738
[01/20 17:14:57    180s] [NR-eGR] #Halo Blockages     : 0
[01/20 17:14:57    180s] [NR-eGR] #Boundary Blockages : 0
[01/20 17:14:57    180s] [NR-eGR] #Clock Blockages    : 0
[01/20 17:14:57    180s] [NR-eGR] #Other Blockages    : 0
[01/20 17:14:57    180s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/20 17:14:57    180s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/20 17:14:57    180s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/20 17:14:57    180s] (I)      early_global_route_priority property id does not exist.
[01/20 17:14:57    180s] (I)      Read Num Blocks=738  Num Prerouted Wires=0  Num CS=0
[01/20 17:14:57    180s] (I)      Layer 1 (V) : #blockages 84 : #preroutes 0
[01/20 17:14:57    180s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[01/20 17:14:57    180s] (I)      Layer 3 (V) : #blockages 84 : #preroutes 0
[01/20 17:14:57    180s] (I)      Layer 4 (H) : #blockages 84 : #preroutes 0
[01/20 17:14:57    180s] (I)      Layer 5 (V) : #blockages 84 : #preroutes 0
[01/20 17:14:57    180s] (I)      Layer 6 (H) : #blockages 84 : #preroutes 0
[01/20 17:14:57    180s] (I)      Layer 7 (V) : #blockages 84 : #preroutes 0
[01/20 17:14:57    180s] (I)      Layer 8 (H) : #blockages 84 : #preroutes 0
[01/20 17:14:57    180s] (I)      Layer 9 (V) : #blockages 54 : #preroutes 0
[01/20 17:14:57    180s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/20 17:14:57    180s] (I)      Number of ignored nets                =      0
[01/20 17:14:57    180s] (I)      Number of connected nets              =      0
[01/20 17:14:57    180s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/20 17:14:57    180s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/20 17:14:57    180s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/20 17:14:57    180s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/20 17:14:57    180s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/20 17:14:57    180s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/20 17:14:57    180s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/20 17:14:57    180s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/20 17:14:57    180s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/20 17:14:57    180s] (I)      Ndr track 0 does not exist
[01/20 17:14:57    180s] (I)      ---------------------Grid Graph Info--------------------
[01/20 17:14:57    180s] (I)      Routing area        : (0, 0) - (112400, 108680)
[01/20 17:14:57    180s] (I)      Core area           : (20000, 20140) - (92400, 88540)
[01/20 17:14:57    180s] (I)      Site width          :   400  (dbu)
[01/20 17:14:57    180s] (I)      Row height          :  3420  (dbu)
[01/20 17:14:57    180s] (I)      GCell row height    :  3420  (dbu)
[01/20 17:14:57    180s] (I)      GCell width         :  3420  (dbu)
[01/20 17:14:57    180s] (I)      GCell height        :  3420  (dbu)
[01/20 17:14:57    180s] (I)      Grid                :    33    31    11
[01/20 17:14:57    180s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/20 17:14:57    180s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/20 17:14:57    180s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/20 17:14:57    180s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/20 17:14:57    180s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/20 17:14:57    180s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/20 17:14:57    180s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/20 17:14:57    180s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[01/20 17:14:57    180s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/20 17:14:57    180s] (I)      Total num of tracks :   286   281   271   281   271   281   271   281   135   111   108
[01/20 17:14:57    180s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/20 17:14:57    180s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/20 17:14:57    180s] (I)      --------------------------------------------------------
[01/20 17:14:57    180s] 
[01/20 17:14:57    180s] [NR-eGR] ============ Routing rule table ============
[01/20 17:14:57    180s] [NR-eGR] Rule id: 0  Nets: 274
[01/20 17:14:57    180s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/20 17:14:57    180s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/20 17:14:57    180s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/20 17:14:57    180s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:14:57    180s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:14:57    180s] [NR-eGR] ========================================
[01/20 17:14:57    180s] [NR-eGR] 
[01/20 17:14:57    180s] (I)      =============== Blocked Tracks ===============
[01/20 17:14:57    180s] (I)      +-------+---------+----------+---------------+
[01/20 17:14:57    180s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/20 17:14:57    180s] (I)      +-------+---------+----------+---------------+
[01/20 17:14:57    180s] (I)      |     1 |       0 |        0 |         0.00% |
[01/20 17:14:57    180s] (I)      |     2 |    8711 |      924 |        10.61% |
[01/20 17:14:57    180s] (I)      |     3 |    8943 |      240 |         2.68% |
[01/20 17:14:57    180s] (I)      |     4 |    8711 |      924 |        10.61% |
[01/20 17:14:57    180s] (I)      |     5 |    8943 |      240 |         2.68% |
[01/20 17:14:57    180s] (I)      |     6 |    8711 |      924 |        10.61% |
[01/20 17:14:57    180s] (I)      |     7 |    8943 |      240 |         2.68% |
[01/20 17:14:57    180s] (I)      |     8 |    8711 |      924 |        10.61% |
[01/20 17:14:57    180s] (I)      |     9 |    4455 |      145 |         3.25% |
[01/20 17:14:57    180s] (I)      |    10 |    3441 |      568 |        16.51% |
[01/20 17:14:57    180s] (I)      |    11 |    3564 |      624 |        17.51% |
[01/20 17:14:57    180s] (I)      +-------+---------+----------+---------------+
[01/20 17:14:57    180s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.27 sec, Curr Mem: 2275.77 MB )
[01/20 17:14:57    180s] (I)      Reset routing kernel
[01/20 17:14:57    180s] (I)      Started Global Routing ( Curr Mem: 2275.77 MB )
[01/20 17:14:57    180s] (I)      totalPins=836  totalGlobalPin=819 (97.97%)
[01/20 17:14:57    180s] (I)      total 2D Cap : 70228 = (33595 H, 36633 V)
[01/20 17:14:57    180s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/20 17:14:57    180s] (I)      
[01/20 17:14:57    180s] (I)      ============  Phase 1a Route ============
[01/20 17:14:57    180s] (I)      Usage: 3251 = (1289 H, 1962 V) = (3.84% H, 5.36% V) = (2.204e+03um H, 3.355e+03um V)
[01/20 17:14:57    180s] (I)      
[01/20 17:14:57    180s] (I)      ============  Phase 1b Route ============
[01/20 17:14:57    180s] (I)      Usage: 3251 = (1289 H, 1962 V) = (3.84% H, 5.36% V) = (2.204e+03um H, 3.355e+03um V)
[01/20 17:14:57    180s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.559210e+03um
[01/20 17:14:57    180s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/20 17:14:57    180s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/20 17:14:57    180s] (I)      
[01/20 17:14:57    180s] (I)      ============  Phase 1c Route ============
[01/20 17:14:57    180s] (I)      Usage: 3251 = (1289 H, 1962 V) = (3.84% H, 5.36% V) = (2.204e+03um H, 3.355e+03um V)
[01/20 17:14:57    180s] (I)      
[01/20 17:14:57    180s] (I)      ============  Phase 1d Route ============
[01/20 17:14:57    180s] (I)      Usage: 3251 = (1289 H, 1962 V) = (3.84% H, 5.36% V) = (2.204e+03um H, 3.355e+03um V)
[01/20 17:14:57    180s] (I)      
[01/20 17:14:57    180s] (I)      ============  Phase 1e Route ============
[01/20 17:14:57    180s] (I)      Usage: 3251 = (1289 H, 1962 V) = (3.84% H, 5.36% V) = (2.204e+03um H, 3.355e+03um V)
[01/20 17:14:57    180s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.559210e+03um
[01/20 17:14:57    180s] (I)      
[01/20 17:14:57    180s] (I)      ============  Phase 1l Route ============
[01/20 17:14:57    180s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/20 17:14:57    180s] (I)      Layer  2:       8181      1369         2         256        8208    ( 3.03%) 
[01/20 17:14:57    180s] (I)      Layer  3:       8510      1107         0           0        8482    ( 0.00%) 
[01/20 17:14:57    180s] (I)      Layer  4:       8181       856         0         256        8208    ( 3.03%) 
[01/20 17:14:57    180s] (I)      Layer  5:       8510       195         0           0        8482    ( 0.00%) 
[01/20 17:14:57    180s] (I)      Layer  6:       8181         2         0         256        8208    ( 3.03%) 
[01/20 17:14:57    180s] (I)      Layer  7:       8510         0         0           0        8482    ( 0.00%) 
[01/20 17:14:57    180s] (I)      Layer  8:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:14:57    180s] (I)      Layer  9:       4225         0         0           0        4241    ( 0.00%) 
[01/20 17:14:57    180s] (I)      Layer 10:       2774         0         0         472        2914    (13.94%) 
[01/20 17:14:57    180s] (I)      Layer 11:       2848         0         0         383        3010    (11.29%) 
[01/20 17:14:57    180s] (I)      Total:         68101      3529         2        1878       68437    ( 2.67%) 
[01/20 17:14:57    180s] (I)      
[01/20 17:14:57    180s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/20 17:14:57    180s] [NR-eGR]                        OverCon            
[01/20 17:14:57    180s] [NR-eGR]                         #Gcell     %Gcell
[01/20 17:14:57    180s] [NR-eGR]        Layer             (1-2)    OverCon
[01/20 17:14:57    180s] [NR-eGR] ----------------------------------------------
[01/20 17:14:57    180s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR]      M2 ( 2)         1( 0.10%)   ( 0.10%) 
[01/20 17:14:57    180s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/20 17:14:57    180s] [NR-eGR] ----------------------------------------------
[01/20 17:14:57    180s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[01/20 17:14:57    180s] [NR-eGR] 
[01/20 17:14:57    180s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 2275.77 MB )
[01/20 17:14:57    180s] (I)      total 2D Cap : 70385 = (33662 H, 36723 V)
[01/20 17:14:57    180s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/20 17:14:57    180s] Early Global Route congestion estimation runtime: 0.38 seconds, mem = 2275.8M
[01/20 17:14:57    180s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.380, MEM:2275.8M, EPOCH TIME: 1768909497.302394
[01/20 17:14:57    180s] OPERPROF: Starting HotSpotCal at level 1, MEM:2275.8M, EPOCH TIME: 1768909497.302434
[01/20 17:14:57    180s] [hotspot] +------------+---------------+---------------+
[01/20 17:14:57    180s] [hotspot] |            |   max hotspot | total hotspot |
[01/20 17:14:57    180s] [hotspot] +------------+---------------+---------------+
[01/20 17:14:57    180s] [hotspot] | normalized |          0.00 |          0.00 |
[01/20 17:14:57    180s] [hotspot] +------------+---------------+---------------+
[01/20 17:14:57    180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/20 17:14:57    180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/20 17:14:57    180s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.013, MEM:2275.8M, EPOCH TIME: 1768909497.315381
[01/20 17:14:57    180s] Skipped repairing congestion.
[01/20 17:14:57    180s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2275.8M, EPOCH TIME: 1768909497.326015
[01/20 17:14:57    180s] Starting Early Global Route wiring: mem = 2275.8M
[01/20 17:14:57    180s] (I)      ============= Track Assignment ============
[01/20 17:14:57    180s] (I)      Started Track Assignment (2T) ( Curr Mem: 2275.77 MB )
[01/20 17:14:57    180s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/20 17:14:57    180s] (I)      Run Multi-thread track assignment
[01/20 17:14:57    180s] (I)      Finished Track Assignment (2T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2275.77 MB )
[01/20 17:14:57    180s] (I)      Started Export ( Curr Mem: 2275.77 MB )
[01/20 17:14:57    180s] [NR-eGR]              Length (um)  Vias 
[01/20 17:14:57    180s] [NR-eGR] -------------------------------
[01/20 17:14:57    180s] [NR-eGR]  M1   (1H)             0   736 
[01/20 17:14:57    180s] [NR-eGR]  M2   (2V)          2052  1178 
[01/20 17:14:57    180s] [NR-eGR]  M3   (3H)          1938   192 
[01/20 17:14:57    180s] [NR-eGR]  M4   (4V)          1501    54 
[01/20 17:14:57    180s] [NR-eGR]  M5   (5H)           335     2 
[01/20 17:14:57    180s] [NR-eGR]  M6   (6V)             5     0 
[01/20 17:14:57    180s] [NR-eGR]  M7   (7H)             0     0 
[01/20 17:14:57    180s] [NR-eGR]  M8   (8V)             0     0 
[01/20 17:14:57    180s] [NR-eGR]  M9   (9H)             0     0 
[01/20 17:14:57    180s] [NR-eGR]  M10  (10V)            0     0 
[01/20 17:14:57    180s] [NR-eGR]  M11  (11H)            0     0 
[01/20 17:14:57    180s] [NR-eGR] -------------------------------
[01/20 17:14:57    180s] [NR-eGR]       Total         5830  2162 
[01/20 17:14:57    180s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:14:57    180s] [NR-eGR] Total half perimeter of net bounding box: 5296um
[01/20 17:14:57    180s] [NR-eGR] Total length: 5830um, number of vias: 2162
[01/20 17:14:57    180s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:14:57    180s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/20 17:14:57    180s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:14:57    180s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 2275.77 MB )
[01/20 17:14:57    180s] Early Global Route wiring runtime: 0.13 seconds, mem = 2275.8M
[01/20 17:14:57    180s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.131, MEM:2275.8M, EPOCH TIME: 1768909497.457293
[01/20 17:14:57    180s] 0 delay mode for cte disabled.
[01/20 17:14:57    180s] SKP cleared!
[01/20 17:14:57    180s] 
[01/20 17:14:57    180s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:01.0)***
[01/20 17:14:57    180s] Tdgp not successfully inited but do clear! skip clearing
[01/20 17:14:57    180s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0:17, mem = 2131.7M **
[01/20 17:14:57    180s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/20 17:14:57    180s] VSMManager cleared!
[01/20 17:14:57    180s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.9/0:00:18.3 (0.2), totSession cpu/real = 0:03:00.8/0:41:09.4 (0.1), mem = 2131.7M
[01/20 17:14:57    180s] 
[01/20 17:14:57    180s] =============================================================================================
[01/20 17:14:57    180s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[01/20 17:14:57    180s] =============================================================================================
[01/20 17:14:57    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:14:57    180s] ---------------------------------------------------------------------------------------------
[01/20 17:14:57    180s] [ CellServerInit         ]      7   0:00:01.4  (   7.7 % )     0:00:01.4 /  0:00:00.1    0.1
[01/20 17:14:57    180s] [ PowerInterfaceInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.0
[01/20 17:14:57    180s] [ TimingUpdate           ]      3   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:00.0    0.0
[01/20 17:14:57    180s] [ MISC                   ]          0:00:16.0  (  87.5 % )     0:00:16.0 /  0:00:03.7    0.2
[01/20 17:14:57    180s] ---------------------------------------------------------------------------------------------
[01/20 17:14:57    180s]  GlobalPlace #1 TOTAL               0:00:18.3  ( 100.0 % )     0:00:18.3 /  0:00:03.9    0.2
[01/20 17:14:57    180s] ---------------------------------------------------------------------------------------------
[01/20 17:14:57    180s] 
[01/20 17:14:57    180s] Enable CTE adjustment.
[01/20 17:14:57    180s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1253.8M, totSessionCpu=0:03:01 **
[01/20 17:14:58    180s] GigaOpt running with 2 threads.
[01/20 17:14:58    180s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:00.8/0:41:09.6 (0.1), mem = 2131.7M
[01/20 17:14:58    180s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/20 17:14:58    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:2131.7M, EPOCH TIME: 1768909498.245617
[01/20 17:14:58    180s] Processing tracks to init pin-track alignment.
[01/20 17:14:58    180s] z: 2, totalTracks: 1
[01/20 17:14:58    180s] z: 4, totalTracks: 1
[01/20 17:14:58    180s] z: 6, totalTracks: 1
[01/20 17:14:58    180s] z: 8, totalTracks: 1
[01/20 17:14:58    180s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:14:58    180s] All LLGs are deleted
[01/20 17:14:58    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:58    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:58    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2131.7M, EPOCH TIME: 1768909498.248564
[01/20 17:14:58    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2131.7M, EPOCH TIME: 1768909498.248888
[01/20 17:14:58    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2131.7M, EPOCH TIME: 1768909498.248973
[01/20 17:14:58    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:58    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:58    180s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2131.7M, EPOCH TIME: 1768909498.249995
[01/20 17:14:58    180s] Max number of tech site patterns supported in site array is 256.
[01/20 17:14:58    180s] Core basic site is CoreSite
[01/20 17:14:58    180s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:14:58    180s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2131.7M, EPOCH TIME: 1768909498.265416
[01/20 17:14:58    180s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:14:58    180s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:14:58    180s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2147.7M, EPOCH TIME: 1768909498.265972
[01/20 17:14:58    180s] Fast DP-INIT is on for default
[01/20 17:14:58    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:14:58    180s] Atter site array init, number of instance map data is 0.
[01/20 17:14:58    180s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:2147.7M, EPOCH TIME: 1768909498.267481
[01/20 17:14:58    180s] 
[01/20 17:14:58    180s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:14:58    180s] OPERPROF:     Starting CMU at level 3, MEM:2147.7M, EPOCH TIME: 1768909498.267818
[01/20 17:14:58    180s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:14:58    180s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2147.7M, EPOCH TIME: 1768909498.268187
[01/20 17:14:58    180s] 
[01/20 17:14:58    180s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:14:58    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2131.7M, EPOCH TIME: 1768909498.268374
[01/20 17:14:58    180s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2131.7M, EPOCH TIME: 1768909498.268415
[01/20 17:14:58    180s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2131.7M, EPOCH TIME: 1768909498.268540
[01/20 17:14:58    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2131.7MB).
[01/20 17:14:58    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:2131.7M, EPOCH TIME: 1768909498.268705
[01/20 17:14:58    180s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2131.7M, EPOCH TIME: 1768909498.268837
[01/20 17:14:58    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:14:58    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:58    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:58    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:14:58    180s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2131.7M, EPOCH TIME: 1768909498.270718
[01/20 17:14:58    180s] 
[01/20 17:14:58    180s] Trim Metal Layers:
[01/20 17:14:58    180s] LayerId::1 widthSet size::4
[01/20 17:14:58    180s] LayerId::2 widthSet size::4
[01/20 17:14:58    180s] LayerId::3 widthSet size::4
[01/20 17:14:58    180s] LayerId::4 widthSet size::4
[01/20 17:14:58    180s] LayerId::5 widthSet size::4
[01/20 17:14:58    180s] LayerId::6 widthSet size::4
[01/20 17:14:58    180s] LayerId::7 widthSet size::5
[01/20 17:14:58    180s] LayerId::8 widthSet size::5
[01/20 17:14:58    180s] LayerId::9 widthSet size::5
[01/20 17:14:58    180s] LayerId::10 widthSet size::4
[01/20 17:14:58    180s] LayerId::11 widthSet size::3
[01/20 17:14:58    180s] Updating RC grid for preRoute extraction ...
[01/20 17:14:58    180s] eee: pegSigSF::1.070000
[01/20 17:14:58    180s] Initializing multi-corner capacitance tables ... 
[01/20 17:14:58    181s] Initializing multi-corner resistance tables ...
[01/20 17:14:58    181s] Creating RPSQ from WeeR and WRes ...
[01/20 17:14:58    181s] eee: l::1 avDens::0.056535 usedTrk::61.058071 availTrk::1080.000000 sigTrk::61.058071
[01/20 17:14:58    181s] eee: l::2 avDens::0.116386 usedTrk::149.265585 availTrk::1282.500000 sigTrk::149.265585
[01/20 17:14:58    181s] eee: l::3 avDens::0.119851 usedTrk::153.709123 availTrk::1282.500000 sigTrk::153.709123
[01/20 17:14:58    181s] eee: l::4 avDens::0.101539 usedTrk::130.223714 availTrk::1282.500000 sigTrk::130.223714
[01/20 17:14:58    181s] eee: l::5 avDens::0.032947 usedTrk::28.170029 availTrk::855.000000 sigTrk::28.170029
[01/20 17:14:58    181s] eee: l::6 avDens::0.003252 usedTrk::0.278070 availTrk::85.500000 sigTrk::0.278070
[01/20 17:14:58    181s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:14:58    181s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:14:58    181s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:14:58    181s] eee: l::10 avDens::0.041883 usedTrk::15.756199 availTrk::376.200000 sigTrk::15.756199
[01/20 17:14:58    181s] eee: l::11 avDens::0.057741 usedTrk::23.696959 availTrk::410.400000 sigTrk::23.696959
[01/20 17:14:58    181s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:14:58    181s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.218183 uaWl=1.000000 uaWlH=0.315748 aWlH=0.000000 lMod=0 pMax=0.831400 pMod=82 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/20 17:14:58    181s] 
[01/20 17:14:58    181s] Creating Lib Analyzer ...
[01/20 17:14:59    181s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:14:59    181s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:14:59    181s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:14:59    181s] Total number of usable inverters from Lib Analyzer: 16 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:14:59    181s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:14:59    181s] 
[01/20 17:14:59    181s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:15:00    182s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:03 mem=2139.8M
[01/20 17:15:00    182s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:03 mem=2139.8M
[01/20 17:15:00    182s] Creating Lib Analyzer, finished. 
[01/20 17:15:00    182s] AAE DB initialization (MEM=2139.76 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/20 17:15:00    182s] #optDebug: fT-S <1 2 3 1 0>
[01/20 17:15:01    182s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/20 17:15:01    182s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/20 17:15:01    182s] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1267.7M, totSessionCpu=0:03:03 **
[01/20 17:15:01    182s] *** optDesign -preCTS ***
[01/20 17:15:01    182s] DRC Margin: user margin 0.0; extra margin 0.2
[01/20 17:15:01    182s] Setup Target Slack: user slack 0; extra slack 0.0
[01/20 17:15:01    182s] Hold Target Slack: user slack 0
[01/20 17:15:01    182s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/20 17:15:01    182s] Type 'man IMPOPT-3195' for more detail.
[01/20 17:15:01    182s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2140.8M, EPOCH TIME: 1768909501.516564
[01/20 17:15:01    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:01    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:01    182s] 
[01/20 17:15:01    182s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:01    182s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2140.8M, EPOCH TIME: 1768909501.536939
[01/20 17:15:01    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:01    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:01    182s] Multi-VT timing optimization disabled based on library information.
[01/20 17:15:01    182s] 
[01/20 17:15:01    182s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:15:01    182s] Deleting Lib Analyzer.
[01/20 17:15:01    182s] 
[01/20 17:15:01    182s] TimeStamp Deleting Cell Server End ...
[01/20 17:15:01    182s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/20 17:15:01    182s] 
[01/20 17:15:01    182s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:15:01    182s] Summary for sequential cells identification: 
[01/20 17:15:01    182s]   Identified SBFF number: 94
[01/20 17:15:01    182s]   Identified MBFF number: 0
[01/20 17:15:01    182s]   Identified SB Latch number: 0
[01/20 17:15:01    182s]   Identified MB Latch number: 0
[01/20 17:15:01    182s]   Not identified SBFF number: 24
[01/20 17:15:01    182s]   Not identified MBFF number: 0
[01/20 17:15:01    182s]   Not identified SB Latch number: 0
[01/20 17:15:01    182s]   Not identified MB Latch number: 0
[01/20 17:15:01    182s]   Number of sequential cells which are not FFs: 32
[01/20 17:15:01    182s]  Visiting view : view_wcl_slow
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:15:01    182s]  Visiting view : view_wcl_fast
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:15:01    182s]  Visiting view : view_wcl_typical
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:15:01    182s]  Visiting view : view_wcl_fast
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:15:01    182s]  Visiting view : view_wcl_slow
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:15:01    182s]  Visiting view : view_wcl_typical
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:15:01    182s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:15:01    182s] TLC MultiMap info (StdDelay):
[01/20 17:15:01    182s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:15:01    182s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:15:01    182s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:15:01    182s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:15:01    182s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:15:01    182s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:15:01    182s]  Setting StdDelay to: 22.8ps
[01/20 17:15:01    182s] 
[01/20 17:15:01    182s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:15:02    182s] 
[01/20 17:15:02    182s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:15:02    182s] 
[01/20 17:15:02    182s] TimeStamp Deleting Cell Server End ...
[01/20 17:15:02    182s] 
[01/20 17:15:02    182s] Creating Lib Analyzer ...
[01/20 17:15:02    182s] 
[01/20 17:15:02    182s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:15:02    182s] Summary for sequential cells identification: 
[01/20 17:15:02    182s]   Identified SBFF number: 94
[01/20 17:15:02    182s]   Identified MBFF number: 0
[01/20 17:15:02    182s]   Identified SB Latch number: 0
[01/20 17:15:02    182s]   Identified MB Latch number: 0
[01/20 17:15:02    182s]   Not identified SBFF number: 24
[01/20 17:15:02    182s]   Not identified MBFF number: 0
[01/20 17:15:02    182s]   Not identified SB Latch number: 0
[01/20 17:15:02    182s]   Not identified MB Latch number: 0
[01/20 17:15:02    182s]   Number of sequential cells which are not FFs: 32
[01/20 17:15:02    182s]  Visiting view : view_wcl_slow
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:15:02    182s]  Visiting view : view_wcl_fast
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:15:02    182s]  Visiting view : view_wcl_typical
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:15:02    182s]  Visiting view : view_wcl_fast
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:15:02    182s]  Visiting view : view_wcl_slow
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:15:02    182s]  Visiting view : view_wcl_typical
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:15:02    182s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:15:02    182s] TLC MultiMap info (StdDelay):
[01/20 17:15:02    182s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:15:02    182s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:15:02    182s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:15:02    182s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:15:02    182s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:15:02    182s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:15:02    182s]  Setting StdDelay to: 22.8ps
[01/20 17:15:02    182s] 
[01/20 17:15:02    182s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:15:02    182s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:15:02    182s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:15:02    182s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:15:02    182s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:15:02    182s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:15:02    182s] 
[01/20 17:15:02    182s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:15:03    183s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:04 mem=2142.8M
[01/20 17:15:03    183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=2142.8M
[01/20 17:15:03    183s] Creating Lib Analyzer, finished. 
[01/20 17:15:03    183s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2142.8M, EPOCH TIME: 1768909503.846288
[01/20 17:15:03    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:03    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:03    183s] All LLGs are deleted
[01/20 17:15:03    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:03    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:03    183s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2142.8M, EPOCH TIME: 1768909503.846370
[01/20 17:15:03    183s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2142.8M, EPOCH TIME: 1768909503.846432
[01/20 17:15:03    183s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2142.8M, EPOCH TIME: 1768909503.846710
[01/20 17:15:03    183s] {MMLU 0 0 274}
[01/20 17:15:03    183s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=2142.8M
[01/20 17:15:03    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=2142.8M
[01/20 17:15:03    183s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2142.77 MB )
[01/20 17:15:03    183s] (I)      ==================== Layers =====================
[01/20 17:15:03    183s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:03    183s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/20 17:15:03    183s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:03    183s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/20 17:15:03    183s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/20 17:15:03    183s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:03    183s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/20 17:15:03    183s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/20 17:15:03    183s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/20 17:15:03    183s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/20 17:15:03    183s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/20 17:15:03    183s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/20 17:15:03    183s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/20 17:15:03    183s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/20 17:15:03    183s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/20 17:15:03    183s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/20 17:15:03    183s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/20 17:15:03    183s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:03    183s] (I)      Started Import and model ( Curr Mem: 2142.77 MB )
[01/20 17:15:03    183s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:03    183s] (I)      Number of ignored instance 0
[01/20 17:15:03    183s] (I)      Number of inbound cells 0
[01/20 17:15:03    183s] (I)      Number of opened ILM blockages 0
[01/20 17:15:03    183s] (I)      Number of instances temporarily fixed by detailed placement 80
[01/20 17:15:03    183s] (I)      numMoveCells=176, numMacros=0  numPads=100  numMultiRowHeightInsts=0
[01/20 17:15:03    183s] (I)      cell height: 171, count: 29
[01/20 17:15:03    183s] (I)      cell height: 3420, count: 147
[01/20 17:15:03    183s] (I)      Number of nets = 274 ( 0 ignored )
[01/20 17:15:03    183s] (I)      Read rows... (mem=2142.8M)
[01/20 17:15:03    183s] (I)      Done Read rows (cpu=0.000s, mem=2142.8M)
[01/20 17:15:03    183s] (I)      Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[01/20 17:15:03    183s] (I)      Read module constraints... (mem=2142.8M)
[01/20 17:15:03    183s] (I)      Done Read module constraints (cpu=0.000s, mem=2142.8M)
[01/20 17:15:03    183s] (I)      == Non-default Options ==
[01/20 17:15:03    183s] (I)      Maximum routing layer                              : 11
[01/20 17:15:03    183s] (I)      Buffering-aware routing                            : true
[01/20 17:15:03    183s] (I)      Spread congestion away from blockages              : true
[01/20 17:15:03    183s] (I)      Number of threads                                  : 2
[01/20 17:15:03    183s] (I)      Overflow penalty cost                              : 10
[01/20 17:15:03    183s] (I)      Punch through distance                             : 1045.330000
[01/20 17:15:03    183s] (I)      Source-to-sink ratio                               : 0.300000
[01/20 17:15:03    183s] (I)      Method to set GCell size                           : row
[01/20 17:15:03    183s] (I)      Counted 457 PG shapes. We will not process PG shapes layer by layer.
[01/20 17:15:03    183s] (I)      Use row-based GCell size
[01/20 17:15:03    183s] (I)      Use row-based GCell align
[01/20 17:15:03    183s] (I)      layer 0 area = 80000
[01/20 17:15:03    183s] (I)      layer 1 area = 80000
[01/20 17:15:03    183s] (I)      layer 2 area = 80000
[01/20 17:15:03    183s] (I)      layer 3 area = 80000
[01/20 17:15:03    183s] (I)      layer 4 area = 80000
[01/20 17:15:03    183s] (I)      layer 5 area = 80000
[01/20 17:15:03    183s] (I)      layer 6 area = 80000
[01/20 17:15:03    183s] (I)      layer 7 area = 80000
[01/20 17:15:03    183s] (I)      layer 8 area = 80000
[01/20 17:15:03    183s] (I)      layer 9 area = 400000
[01/20 17:15:03    183s] (I)      layer 10 area = 400000
[01/20 17:15:03    183s] (I)      GCell unit size   : 3420
[01/20 17:15:03    183s] (I)      GCell multiplier  : 1
[01/20 17:15:03    183s] (I)      GCell row height  : 3420
[01/20 17:15:03    183s] (I)      Actual row height : 3420
[01/20 17:15:03    183s] (I)      GCell align ref   : 20000 20140
[01/20 17:15:03    183s] [NR-eGR] Track table information for default rule: 
[01/20 17:15:03    183s] [NR-eGR] M1 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M2 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M3 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M4 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M5 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M6 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M7 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M8 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M9 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M10 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] M11 has single uniform track structure
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 1
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 2
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 3
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 4
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 5
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 6
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 7
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 8
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 9
[01/20 17:15:03    183s] [NR-eGR] No double-cut via on layer 10
[01/20 17:15:03    183s] (I)      =============== Default via ===============
[01/20 17:15:03    183s] (I)      +----+------------------+-----------------+
[01/20 17:15:03    183s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/20 17:15:03    183s] (I)      +----+------------------+-----------------+
[01/20 17:15:03    183s] (I)      |  1 |                  |                 |
[01/20 17:15:03    183s] (I)      |  2 |                  |                 |
[01/20 17:15:03    183s] (I)      |  3 |                  |                 |
[01/20 17:15:03    183s] (I)      |  4 |                  |                 |
[01/20 17:15:03    183s] (I)      |  5 |                  |                 |
[01/20 17:15:03    183s] (I)      |  6 |                  |                 |
[01/20 17:15:03    183s] (I)      |  7 |                  |                 |
[01/20 17:15:03    183s] (I)      |  8 |                  |                 |
[01/20 17:15:03    183s] (I)      |  9 |                  |                 |
[01/20 17:15:03    183s] (I)      | 10 |                  |                 |
[01/20 17:15:03    183s] (I)      +----+------------------+-----------------+
[01/20 17:15:03    183s] [NR-eGR] Read 738 PG shapes
[01/20 17:15:03    183s] [NR-eGR] Read 0 clock shapes
[01/20 17:15:03    183s] [NR-eGR] Read 0 other shapes
[01/20 17:15:03    183s] [NR-eGR] #Routing Blockages  : 0
[01/20 17:15:03    183s] [NR-eGR] #Instance Blockages : 0
[01/20 17:15:03    183s] [NR-eGR] #PG Blockages       : 738
[01/20 17:15:03    183s] [NR-eGR] #Halo Blockages     : 0
[01/20 17:15:03    183s] [NR-eGR] #Boundary Blockages : 0
[01/20 17:15:03    183s] [NR-eGR] #Clock Blockages    : 0
[01/20 17:15:03    183s] [NR-eGR] #Other Blockages    : 0
[01/20 17:15:03    183s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/20 17:15:03    183s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/20 17:15:03    183s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/20 17:15:03    183s] (I)      early_global_route_priority property id does not exist.
[01/20 17:15:03    183s] (I)      Read Num Blocks=738  Num Prerouted Wires=0  Num CS=0
[01/20 17:15:03    183s] (I)      Layer 1 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:03    183s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:03    183s] (I)      Layer 3 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:03    183s] (I)      Layer 4 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:03    183s] (I)      Layer 5 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:03    183s] (I)      Layer 6 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:03    183s] (I)      Layer 7 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:03    183s] (I)      Layer 8 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:03    183s] (I)      Layer 9 (V) : #blockages 54 : #preroutes 0
[01/20 17:15:03    183s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/20 17:15:03    183s] (I)      Number of ignored nets                =      0
[01/20 17:15:03    183s] (I)      Number of connected nets              =      0
[01/20 17:15:03    183s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/20 17:15:03    183s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/20 17:15:03    183s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/20 17:15:03    183s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/20 17:15:03    183s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/20 17:15:03    183s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/20 17:15:03    183s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/20 17:15:03    183s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/20 17:15:03    183s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/20 17:15:03    183s] (I)      Constructing bin map
[01/20 17:15:03    183s] (I)      Initialize bin information with width=6840 height=6840
[01/20 17:15:03    183s] (I)      Done constructing bin map
[01/20 17:15:03    183s] (I)      Ndr track 0 does not exist
[01/20 17:15:03    183s] (I)      ---------------------Grid Graph Info--------------------
[01/20 17:15:03    183s] (I)      Routing area        : (0, 0) - (112400, 108680)
[01/20 17:15:03    183s] (I)      Core area           : (20000, 20140) - (92400, 88540)
[01/20 17:15:03    183s] (I)      Site width          :   400  (dbu)
[01/20 17:15:03    183s] (I)      Row height          :  3420  (dbu)
[01/20 17:15:03    183s] (I)      GCell row height    :  3420  (dbu)
[01/20 17:15:03    183s] (I)      GCell width         :  3420  (dbu)
[01/20 17:15:03    183s] (I)      GCell height        :  3420  (dbu)
[01/20 17:15:03    183s] (I)      Grid                :    33    31    11
[01/20 17:15:03    183s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/20 17:15:03    183s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/20 17:15:03    183s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/20 17:15:03    183s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/20 17:15:03    183s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/20 17:15:03    183s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/20 17:15:03    183s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/20 17:15:03    183s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[01/20 17:15:03    183s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/20 17:15:03    183s] (I)      Total num of tracks :   286   281   271   281   271   281   271   281   135   111   108
[01/20 17:15:03    183s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/20 17:15:03    183s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/20 17:15:03    183s] (I)      --------------------------------------------------------
[01/20 17:15:03    183s] 
[01/20 17:15:03    183s] [NR-eGR] ============ Routing rule table ============
[01/20 17:15:03    183s] [NR-eGR] Rule id: 0  Nets: 274
[01/20 17:15:03    183s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/20 17:15:03    183s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/20 17:15:03    183s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/20 17:15:03    183s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:15:03    183s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:15:03    183s] [NR-eGR] ========================================
[01/20 17:15:03    183s] [NR-eGR] 
[01/20 17:15:03    183s] (I)      =============== Blocked Tracks ===============
[01/20 17:15:03    183s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:03    183s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/20 17:15:03    183s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:03    183s] (I)      |     1 |       0 |        0 |         0.00% |
[01/20 17:15:03    183s] (I)      |     2 |    8711 |      924 |        10.61% |
[01/20 17:15:03    183s] (I)      |     3 |    8943 |      240 |         2.68% |
[01/20 17:15:03    183s] (I)      |     4 |    8711 |      924 |        10.61% |
[01/20 17:15:03    183s] (I)      |     5 |    8943 |      240 |         2.68% |
[01/20 17:15:03    183s] (I)      |     6 |    8711 |      924 |        10.61% |
[01/20 17:15:03    183s] (I)      |     7 |    8943 |      240 |         2.68% |
[01/20 17:15:03    183s] (I)      |     8 |    8711 |      924 |        10.61% |
[01/20 17:15:03    183s] (I)      |     9 |    4455 |      145 |         3.25% |
[01/20 17:15:03    183s] (I)      |    10 |    3441 |      568 |        16.51% |
[01/20 17:15:03    183s] (I)      |    11 |    3564 |      624 |        17.51% |
[01/20 17:15:03    183s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:03    183s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2142.77 MB )
[01/20 17:15:03    183s] (I)      Reset routing kernel
[01/20 17:15:03    183s] (I)      Started Global Routing ( Curr Mem: 2142.77 MB )
[01/20 17:15:03    183s] (I)      totalPins=836  totalGlobalPin=819 (97.97%)
[01/20 17:15:03    183s] (I)      total 2D Cap : 70228 = (33595 H, 36633 V)
[01/20 17:15:03    183s] (I)      #blocked areas for congestion spreading : 0
[01/20 17:15:03    183s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/20 17:15:03    183s] (I)      
[01/20 17:15:03    183s] (I)      ============  Phase 1a Route ============
[01/20 17:15:03    183s] (I)      Usage: 3264 = (1289 H, 1975 V) = (3.84% H, 5.39% V) = (2.204e+03um H, 3.377e+03um V)
[01/20 17:15:03    183s] (I)      
[01/20 17:15:03    183s] (I)      ============  Phase 1b Route ============
[01/20 17:15:03    183s] (I)      Usage: 3264 = (1289 H, 1975 V) = (3.84% H, 5.39% V) = (2.204e+03um H, 3.377e+03um V)
[01/20 17:15:03    183s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.581440e+03um
[01/20 17:15:03    183s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/20 17:15:03    183s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/20 17:15:03    183s] (I)      
[01/20 17:15:03    183s] (I)      ============  Phase 1c Route ============
[01/20 17:15:03    183s] (I)      Usage: 3264 = (1289 H, 1975 V) = (3.84% H, 5.39% V) = (2.204e+03um H, 3.377e+03um V)
[01/20 17:15:03    183s] (I)      
[01/20 17:15:03    183s] (I)      ============  Phase 1d Route ============
[01/20 17:15:03    183s] (I)      Usage: 3264 = (1289 H, 1975 V) = (3.84% H, 5.39% V) = (2.204e+03um H, 3.377e+03um V)
[01/20 17:15:04    183s] (I)      
[01/20 17:15:04    183s] (I)      ============  Phase 1e Route ============
[01/20 17:15:04    183s] (I)      Usage: 3264 = (1289 H, 1975 V) = (3.84% H, 5.39% V) = (2.204e+03um H, 3.377e+03um V)
[01/20 17:15:04    183s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.581440e+03um
[01/20 17:15:04    183s] (I)      
[01/20 17:15:04    183s] (I)      ============  Phase 1l Route ============
[01/20 17:15:04    184s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/20 17:15:04    184s] (I)      Layer  2:       8181      1365         2         256        8208    ( 3.03%) 
[01/20 17:15:04    184s] (I)      Layer  3:       8510      1093         0           0        8482    ( 0.00%) 
[01/20 17:15:04    184s] (I)      Layer  4:       8181       874         0         256        8208    ( 3.03%) 
[01/20 17:15:04    184s] (I)      Layer  5:       8510       207         0           0        8482    ( 0.00%) 
[01/20 17:15:04    184s] (I)      Layer  6:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:15:04    184s] (I)      Layer  7:       8510         0         0           0        8482    ( 0.00%) 
[01/20 17:15:04    184s] (I)      Layer  8:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:15:04    184s] (I)      Layer  9:       4225         0         0           0        4241    ( 0.00%) 
[01/20 17:15:04    184s] (I)      Layer 10:       2774         0         0         472        2914    (13.94%) 
[01/20 17:15:04    184s] (I)      Layer 11:       2848         0         0         383        3010    (11.29%) 
[01/20 17:15:04    184s] (I)      Total:         68101      3539         2        1878       68437    ( 2.67%) 
[01/20 17:15:04    184s] (I)      
[01/20 17:15:04    184s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/20 17:15:04    184s] [NR-eGR]                        OverCon            
[01/20 17:15:04    184s] [NR-eGR]                         #Gcell     %Gcell
[01/20 17:15:04    184s] [NR-eGR]        Layer             (1-2)    OverCon
[01/20 17:15:04    184s] [NR-eGR] ----------------------------------------------
[01/20 17:15:04    184s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR]      M2 ( 2)         1( 0.10%)   ( 0.10%) 
[01/20 17:15:04    184s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:04    184s] [NR-eGR] ----------------------------------------------
[01/20 17:15:04    184s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[01/20 17:15:04    184s] [NR-eGR] 
[01/20 17:15:04    184s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2142.77 MB )
[01/20 17:15:04    184s] (I)      total 2D Cap : 70385 = (33662 H, 36723 V)
[01/20 17:15:04    184s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/20 17:15:04    184s] (I)      ============= Track Assignment ============
[01/20 17:15:04    184s] (I)      Started Track Assignment (2T) ( Curr Mem: 2142.77 MB )
[01/20 17:15:04    184s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/20 17:15:04    184s] (I)      Run Multi-thread track assignment
[01/20 17:15:04    184s] (I)      Finished Track Assignment (2T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2142.77 MB )
[01/20 17:15:04    184s] (I)      Started Export ( Curr Mem: 2142.77 MB )
[01/20 17:15:04    184s] [NR-eGR]              Length (um)  Vias 
[01/20 17:15:04    184s] [NR-eGR] -------------------------------
[01/20 17:15:04    184s] [NR-eGR]  M1   (1H)             0   736 
[01/20 17:15:04    184s] [NR-eGR]  M2   (2V)          2041  1160 
[01/20 17:15:04    184s] [NR-eGR]  M3   (3H)          1912   203 
[01/20 17:15:04    184s] [NR-eGR]  M4   (4V)          1536    52 
[01/20 17:15:04    184s] [NR-eGR]  M5   (5H)           356     0 
[01/20 17:15:04    184s] [NR-eGR]  M6   (6V)             0     0 
[01/20 17:15:04    184s] [NR-eGR]  M7   (7H)             0     0 
[01/20 17:15:04    184s] [NR-eGR]  M8   (8V)             0     0 
[01/20 17:15:04    184s] [NR-eGR]  M9   (9H)             0     0 
[01/20 17:15:04    184s] [NR-eGR]  M10  (10V)            0     0 
[01/20 17:15:04    184s] [NR-eGR]  M11  (11H)            0     0 
[01/20 17:15:04    184s] [NR-eGR] -------------------------------
[01/20 17:15:04    184s] [NR-eGR]       Total         5845  2151 
[01/20 17:15:04    184s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:15:04    184s] [NR-eGR] Total half perimeter of net bounding box: 5296um
[01/20 17:15:04    184s] [NR-eGR] Total length: 5845um, number of vias: 2151
[01/20 17:15:04    184s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:15:04    184s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/20 17:15:04    184s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:15:04    184s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2142.77 MB )
[01/20 17:15:04    184s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2140.77 MB )
[01/20 17:15:04    184s] (I)      ===================================== Runtime Summary ======================================
[01/20 17:15:04    184s] (I)       Step                                             %     Start    Finish      Real       CPU 
[01/20 17:15:04    184s] (I)      --------------------------------------------------------------------------------------------
[01/20 17:15:04    184s] (I)       Early Global Route kernel                  100.00%  6.99 sec  7.05 sec  0.06 sec  0.04 sec 
[01/20 17:15:04    184s] (I)       +-Import and model                          11.95%  6.99 sec  7.00 sec  0.01 sec  0.01 sec 
[01/20 17:15:04    184s] (I)       | +-Create place DB                          1.56%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | +-Import place data                      1.43%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Read instances and placement         0.39%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Read nets                            0.46%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Create route DB                          6.69%  6.99 sec  6.99 sec  0.00 sec  0.01 sec 
[01/20 17:15:04    184s] (I)       | | +-Import route data (2T)                 6.27%  6.99 sec  6.99 sec  0.00 sec  0.01 sec 
[01/20 17:15:04    184s] (I)       | | | +-Read blockages ( Layer 2-11 )        1.25%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Read routing blockages             0.00%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Read instance blockages            0.08%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Read PG blockages                  0.20%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Read clock blockages               0.02%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Read other blockages               0.02%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Read halo blockages                0.01%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Read boundary cut boxes            0.00%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Read blackboxes                      0.02%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Read prerouted                       0.06%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Read unlegalized nets                0.02%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Read nets                            0.15%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Set up via pillars                   0.01%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Initialize 3D grid graph             0.02%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Model blockage capacity              1.16%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Initialize 3D capacity             0.96%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Read aux data                            0.10%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Others data preparation                  0.03%  6.99 sec  6.99 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Create route kernel                      2.90%  6.99 sec  7.00 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       +-Global Routing                            49.87%  7.00 sec  7.03 sec  0.03 sec  0.02 sec 
[01/20 17:15:04    184s] (I)       | +-Initialization                           0.17%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Net group 1                             48.25%  7.00 sec  7.03 sec  0.03 sec  0.02 sec 
[01/20 17:15:04    184s] (I)       | | +-Generate topology (2T)                30.42%  7.00 sec  7.02 sec  0.02 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | +-Phase 1a                               1.89%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Pattern routing (2T)                 1.51%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Add via demand to 2D                 0.08%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | +-Phase 1b                               0.08%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | +-Phase 1c                               0.02%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | +-Phase 1d                               0.02%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | +-Phase 1e                               0.48%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | +-Route legalization                   0.28%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Legalize Blockage Violations       0.04%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | | | +-Legalize Reach Aware Violations    0.01%  7.02 sec  7.02 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | +-Phase 1l                              13.97%  7.02 sec  7.03 sec  0.01 sec  0.02 sec 
[01/20 17:15:04    184s] (I)       | | | +-Layer assignment (2T)               13.67%  7.02 sec  7.03 sec  0.01 sec  0.02 sec 
[01/20 17:15:04    184s] (I)       | +-Clean cong LA                            0.00%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       +-Export 3D cong map                         0.57%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Export 2D cong map                       0.09%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       +-Extract Global 3D Wires                    0.15%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       +-Track Assignment (2T)                      3.33%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Initialization                           0.04%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Track Assignment Kernel                  2.83%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Free Memory                              0.00%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       +-Export                                    21.52%  7.03 sec  7.04 sec  0.01 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Export DB wires                          1.17%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | +-Export all nets (2T)                   0.65%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | | +-Set wire vias (2T)                     0.20%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Report wirelength                        3.07%  7.03 sec  7.03 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Update net boxes                        16.73%  7.03 sec  7.04 sec  0.01 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       | +-Update timing                            0.00%  7.04 sec  7.04 sec  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)       +-Postprocess design                         6.36%  7.04 sec  7.05 sec  0.00 sec  0.01 sec 
[01/20 17:15:04    184s] (I)      ====================== Summary by functions ======================
[01/20 17:15:04    184s] (I)       Lv  Step                                   %      Real       CPU 
[01/20 17:15:04    184s] (I)      ------------------------------------------------------------------
[01/20 17:15:04    184s] (I)        0  Early Global Route kernel        100.00%  0.06 sec  0.04 sec 
[01/20 17:15:04    184s] (I)        1  Global Routing                    49.87%  0.03 sec  0.02 sec 
[01/20 17:15:04    184s] (I)        1  Export                            21.52%  0.01 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        1  Import and model                  11.95%  0.01 sec  0.01 sec 
[01/20 17:15:04    184s] (I)        1  Postprocess design                 6.36%  0.00 sec  0.01 sec 
[01/20 17:15:04    184s] (I)        1  Track Assignment (2T)              3.33%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        1  Export 3D cong map                 0.57%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        1  Extract Global 3D Wires            0.15%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Net group 1                       48.25%  0.03 sec  0.02 sec 
[01/20 17:15:04    184s] (I)        2  Update net boxes                  16.73%  0.01 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Create route DB                    6.69%  0.00 sec  0.01 sec 
[01/20 17:15:04    184s] (I)        2  Report wirelength                  3.07%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Create route kernel                2.90%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Track Assignment Kernel            2.83%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Create place DB                    1.56%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Export DB wires                    1.17%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Initialization                     0.21%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Read aux data                      0.10%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Export 2D cong map                 0.09%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Others data preparation            0.03%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        3  Generate topology (2T)            30.42%  0.02 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        3  Phase 1l                          13.97%  0.01 sec  0.02 sec 
[01/20 17:15:04    184s] (I)        3  Import route data (2T)             6.27%  0.00 sec  0.01 sec 
[01/20 17:15:04    184s] (I)        3  Phase 1a                           1.89%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        3  Import place data                  1.43%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        3  Export all nets (2T)               0.65%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        3  Phase 1e                           0.48%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        3  Set wire vias (2T)                 0.20%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        3  Phase 1b                           0.08%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        3  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Layer assignment (2T)             13.67%  0.01 sec  0.02 sec 
[01/20 17:15:04    184s] (I)        4  Pattern routing (2T)               1.51%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Read blockages ( Layer 2-11 )      1.25%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Model blockage capacity            1.16%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Read nets                          0.62%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Read instances and placement       0.39%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Route legalization                 0.28%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Add via demand to 2D               0.08%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Read prerouted                     0.06%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Read unlegalized nets              0.02%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Initialize 3D capacity             0.96%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Read PG blockages                  0.20%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Read instance blockages            0.08%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Legalize Blockage Violations       0.04%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Legalize Reach Aware Violations    0.01%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/20 17:15:04    184s] Extraction called for design 'simple_alu' of instances=256 and nets=280 using extraction engine 'preRoute' .
[01/20 17:15:04    184s] PreRoute RC Extraction called for design simple_alu.
[01/20 17:15:04    184s] RC Extraction called in multi-corner(1) mode.
[01/20 17:15:04    184s] RCMode: PreRoute
[01/20 17:15:04    184s]       RC Corner Indexes            0   
[01/20 17:15:04    184s] Capacitance Scaling Factor   : 1.00000 
[01/20 17:15:04    184s] Resistance Scaling Factor    : 1.00000 
[01/20 17:15:04    184s] Clock Cap. Scaling Factor    : 1.00000 
[01/20 17:15:04    184s] Clock Res. Scaling Factor    : 1.00000 
[01/20 17:15:04    184s] Shrink Factor                : 0.90000
[01/20 17:15:04    184s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/20 17:15:04    184s] Using capacitance table file ...
[01/20 17:15:04    184s] 
[01/20 17:15:04    184s] Trim Metal Layers:
[01/20 17:15:04    184s] LayerId::1 widthSet size::4
[01/20 17:15:04    184s] LayerId::2 widthSet size::4
[01/20 17:15:04    184s] LayerId::3 widthSet size::4
[01/20 17:15:04    184s] LayerId::4 widthSet size::4
[01/20 17:15:04    184s] LayerId::5 widthSet size::4
[01/20 17:15:04    184s] LayerId::6 widthSet size::4
[01/20 17:15:04    184s] LayerId::7 widthSet size::5
[01/20 17:15:04    184s] LayerId::8 widthSet size::5
[01/20 17:15:04    184s] LayerId::9 widthSet size::5
[01/20 17:15:04    184s] LayerId::10 widthSet size::4
[01/20 17:15:04    184s] LayerId::11 widthSet size::3
[01/20 17:15:04    184s] Updating RC grid for preRoute extraction ...
[01/20 17:15:04    184s] eee: pegSigSF::1.070000
[01/20 17:15:04    184s] Initializing multi-corner capacitance tables ... 
[01/20 17:15:04    184s] Initializing multi-corner resistance tables ...
[01/20 17:15:04    184s] Creating RPSQ from WeeR and WRes ...
[01/20 17:15:04    184s] eee: l::1 avDens::0.056535 usedTrk::61.058071 availTrk::1080.000000 sigTrk::61.058071
[01/20 17:15:04    184s] eee: l::2 avDens::0.112639 usedTrk::144.459709 availTrk::1282.500000 sigTrk::144.459709
[01/20 17:15:04    184s] eee: l::3 avDens::0.125909 usedTrk::150.712512 availTrk::1197.000000 sigTrk::150.712512
[01/20 17:15:04    184s] eee: l::4 avDens::0.104964 usedTrk::134.616315 availTrk::1282.500000 sigTrk::134.616315
[01/20 17:15:04    184s] eee: l::5 avDens::0.038032 usedTrk::35.769444 availTrk::940.500000 sigTrk::35.769444
[01/20 17:15:04    184s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:04    184s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:04    184s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:04    184s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:04    184s] eee: l::10 avDens::0.041883 usedTrk::15.756199 availTrk::376.200000 sigTrk::15.756199
[01/20 17:15:04    184s] eee: l::11 avDens::0.057741 usedTrk::23.696959 availTrk::410.400000 sigTrk::23.696959
[01/20 17:15:04    184s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:15:04    184s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.226252 uaWl=1.000000 uaWlH=0.323727 aWlH=0.000000 lMod=0 pMax=0.832900 pMod=82 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/20 17:15:04    184s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2140.766M)
[01/20 17:15:04    184s] All LLGs are deleted
[01/20 17:15:04    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:04    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:04    184s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.8M, EPOCH TIME: 1768909504.563104
[01/20 17:15:04    184s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.8M, EPOCH TIME: 1768909504.563493
[01/20 17:15:04    184s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2140.8M, EPOCH TIME: 1768909504.563579
[01/20 17:15:04    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:04    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:04    184s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2140.8M, EPOCH TIME: 1768909504.564694
[01/20 17:15:04    184s] Max number of tech site patterns supported in site array is 256.
[01/20 17:15:04    184s] Core basic site is CoreSite
[01/20 17:15:04    184s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2140.8M, EPOCH TIME: 1768909504.580097
[01/20 17:15:04    184s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:15:04    184s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:15:04    184s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2156.8M, EPOCH TIME: 1768909504.580649
[01/20 17:15:04    184s] Fast DP-INIT is on for default
[01/20 17:15:04    184s] Atter site array init, number of instance map data is 0.
[01/20 17:15:04    184s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2156.8M, EPOCH TIME: 1768909504.582070
[01/20 17:15:04    184s] 
[01/20 17:15:04    184s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:04    184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2140.8M, EPOCH TIME: 1768909504.582495
[01/20 17:15:04    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:04    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:04    184s] Starting delay calculation for Setup views
[01/20 17:15:04    184s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 17:15:04    184s] #################################################################################
[01/20 17:15:04    184s] # Design Stage: PreRoute
[01/20 17:15:04    184s] # Design Name: simple_alu
[01/20 17:15:04    184s] # Design Mode: 45nm
[01/20 17:15:04    184s] # Analysis Mode: MMMC OCV 
[01/20 17:15:04    184s] # Parasitics Mode: No SPEF/RCDB 
[01/20 17:15:04    184s] # Signoff Settings: SI Off 
[01/20 17:15:04    184s] #################################################################################
[01/20 17:15:04    184s] Topological Sorting (REAL = 0:00:00.0, MEM = 2171.2M, InitMEM = 2171.2M)
[01/20 17:15:04    184s] Calculate early delays in OCV mode...
[01/20 17:15:04    184s] Calculate late delays in OCV mode...
[01/20 17:15:04    184s] Calculate early delays in OCV mode...
[01/20 17:15:04    184s] Calculate late delays in OCV mode...
[01/20 17:15:04    184s] Calculate early delays in OCV mode...
[01/20 17:15:04    184s] Calculate late delays in OCV mode...
[01/20 17:15:04    184s] Start delay calculation (fullDC) (2 T). (MEM=2173.17)
[01/20 17:15:05    184s] Start AAE Lib Loading. (MEM=2182.97)
[01/20 17:15:05    184s] End AAE Lib Loading. (MEM=2221.12 CPU=0:00:00.0 Real=0:00:00.0)
[01/20 17:15:05    184s] End AAE Lib Interpolated Model. (MEM=2221.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:06    184s] Total number of fetched objects 274
[01/20 17:15:06    184s] Total number of fetched objects 274
[01/20 17:15:06    184s] Total number of fetched objects 274
[01/20 17:15:06    184s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:06    184s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:06    184s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:06    184s] End delay calculation. (MEM=2377.38 CPU=0:00:00.1 REAL=0:00:01.0)
[01/20 17:15:06    184s] End delay calculation (fullDC). (MEM=2323.22 CPU=0:00:00.3 REAL=0:00:02.0)
[01/20 17:15:06    184s] *** CDM Built up (cpu=0:00:00.3  real=0:00:02.0  mem= 2323.2M) ***
[01/20 17:15:08    184s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:04.0 totSessionCpu=0:03:05 mem=2338.2M)
[01/20 17:15:09    184s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_wcl_slow view_wcl_fast view_wcl_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.515  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   34    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2353.8M, EPOCH TIME: 1768909509.072469
[01/20 17:15:09    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] 
[01/20 17:15:09    184s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:09    184s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2355.2M, EPOCH TIME: 1768909509.090548
[01/20 17:15:09    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:09    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] Density: 88.332%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 1328.2M, totSessionCpu=0:03:05 **
[01/20 17:15:09    184s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.1/0:00:11.1 (0.4), totSession cpu/real = 0:03:04.9/0:41:20.7 (0.1), mem = 2267.2M
[01/20 17:15:09    184s] 
[01/20 17:15:09    184s] =============================================================================================
[01/20 17:15:09    184s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[01/20 17:15:09    184s] =============================================================================================
[01/20 17:15:09    184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:09    184s] ---------------------------------------------------------------------------------------------
[01/20 17:15:09    184s] [ ViewPruning            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:09    184s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:04.5 /  0:00:00.5    0.1
[01/20 17:15:09    184s] [ DrvReport              ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.0    0.0
[01/20 17:15:09    184s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[01/20 17:15:09    184s] [ LibAnalyzerInit        ]      2   0:00:02.9  (  25.6 % )     0:00:02.9 /  0:00:02.6    0.9
[01/20 17:15:09    184s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:09    184s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:09    184s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.5
[01/20 17:15:09    184s] [ ExtractRC              ]      1   0:00:00.4  (   3.5 % )     0:00:00.4 /  0:00:00.3    0.9
[01/20 17:15:09    184s] [ TimingUpdate           ]      1   0:00:01.2  (  11.1 % )     0:00:03.5 /  0:00:00.5    0.1
[01/20 17:15:09    184s] [ FullDelayCalc          ]      1   0:00:02.2  (  20.0 % )     0:00:02.2 /  0:00:00.3    0.1
[01/20 17:15:09    184s] [ TimingReport           ]      1   0:00:00.8  (   7.4 % )     0:00:00.8 /  0:00:00.0    0.0
[01/20 17:15:09    184s] [ MISC                   ]          0:00:03.2  (  28.9 % )     0:00:03.2 /  0:00:00.6    0.2
[01/20 17:15:09    184s] ---------------------------------------------------------------------------------------------
[01/20 17:15:09    184s]  InitOpt #1 TOTAL                   0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:04.1    0.4
[01/20 17:15:09    184s] ---------------------------------------------------------------------------------------------
[01/20 17:15:09    184s] 
[01/20 17:15:09    184s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/20 17:15:09    184s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:15:09    184s] ### Creating PhyDesignMc. totSessionCpu=0:03:05 mem=2267.2M
[01/20 17:15:09    184s] OPERPROF: Starting DPlace-Init at level 1, MEM:2267.2M, EPOCH TIME: 1768909509.255982
[01/20 17:15:09    184s] Processing tracks to init pin-track alignment.
[01/20 17:15:09    184s] z: 2, totalTracks: 1
[01/20 17:15:09    184s] z: 4, totalTracks: 1
[01/20 17:15:09    184s] z: 6, totalTracks: 1
[01/20 17:15:09    184s] z: 8, totalTracks: 1
[01/20 17:15:09    184s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:09    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2267.2M, EPOCH TIME: 1768909509.258713
[01/20 17:15:09    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:09    184s] 
[01/20 17:15:09    184s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:09    184s] OPERPROF:     Starting CMU at level 3, MEM:2267.2M, EPOCH TIME: 1768909509.276616
[01/20 17:15:09    184s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:09    184s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2267.2M, EPOCH TIME: 1768909509.277015
[01/20 17:15:09    184s] 
[01/20 17:15:09    184s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:09    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2267.2M, EPOCH TIME: 1768909509.277113
[01/20 17:15:09    184s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2267.2M, EPOCH TIME: 1768909509.277155
[01/20 17:15:09    184s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2267.2M, EPOCH TIME: 1768909509.277322
[01/20 17:15:09    184s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2267.2MB).
[01/20 17:15:09    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2267.2M, EPOCH TIME: 1768909509.277423
[01/20 17:15:09    184s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:15:09    184s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:05 mem=2267.2M
[01/20 17:15:09    184s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2267.2M, EPOCH TIME: 1768909509.313949
[01/20 17:15:09    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:09    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2267.2M, EPOCH TIME: 1768909509.315912
[01/20 17:15:09    184s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:15:09    184s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:15:09    184s] ### Creating PhyDesignMc. totSessionCpu=0:03:05 mem=2267.2M
[01/20 17:15:09    184s] OPERPROF: Starting DPlace-Init at level 1, MEM:2267.2M, EPOCH TIME: 1768909509.317300
[01/20 17:15:09    184s] Processing tracks to init pin-track alignment.
[01/20 17:15:09    184s] z: 2, totalTracks: 1
[01/20 17:15:09    184s] z: 4, totalTracks: 1
[01/20 17:15:09    184s] z: 6, totalTracks: 1
[01/20 17:15:09    184s] z: 8, totalTracks: 1
[01/20 17:15:09    184s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:09    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2267.2M, EPOCH TIME: 1768909509.319802
[01/20 17:15:09    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:09    184s] 
[01/20 17:15:09    184s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:09    184s] OPERPROF:     Starting CMU at level 3, MEM:2267.2M, EPOCH TIME: 1768909509.338006
[01/20 17:15:09    184s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:09    184s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2267.2M, EPOCH TIME: 1768909509.338461
[01/20 17:15:09    184s] 
[01/20 17:15:09    184s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:09    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2267.2M, EPOCH TIME: 1768909509.338561
[01/20 17:15:09    184s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2267.2M, EPOCH TIME: 1768909509.338601
[01/20 17:15:09    184s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2267.2M, EPOCH TIME: 1768909509.338713
[01/20 17:15:09    184s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2267.2MB).
[01/20 17:15:09    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2267.2M, EPOCH TIME: 1768909509.338814
[01/20 17:15:09    184s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:15:09    184s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:05 mem=2267.2M
[01/20 17:15:09    184s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2267.2M, EPOCH TIME: 1768909509.339243
[01/20 17:15:09    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:09    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:09    184s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2267.2M, EPOCH TIME: 1768909509.341273
[01/20 17:15:09    184s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:15:09    184s] *** Starting optimizing excluded clock nets MEM= 2267.2M) ***
[01/20 17:15:09    184s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2267.2M) ***
[01/20 17:15:09    184s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 2 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/20 17:15:09    184s] Begin: GigaOpt Route Type Constraints Refinement
[01/20 17:15:09    184s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:05.0/0:41:21.3 (0.1), mem = 2267.2M
[01/20 17:15:09    184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.1
[01/20 17:15:09    184s] ### Creating RouteCongInterface, started
[01/20 17:15:09    184s] ### Creating TopoMgr, started
[01/20 17:15:09    184s] ### Creating TopoMgr, finished
[01/20 17:15:09    184s] #optDebug: Start CG creation (mem=2267.2M)
[01/20 17:15:09    184s]  ...initializing CG  maxDriveDist 548.627500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 54.862500 
[01/20 17:15:10    185s] (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:10    185s]  ...processing cgPrt (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:10    185s]  ...processing cgEgp (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:10    185s]  ...processing cgPbk (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:10    185s]  ...processing cgNrb(cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:10    185s]  ...processing cgObs (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:10    185s]  ...processing cgCon (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:10    185s]  ...processing cgPdm (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:10    185s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:10    185s] 
[01/20 17:15:10    185s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:15:10    185s] 
[01/20 17:15:10    185s] #optDebug: {0, 1.000}
[01/20 17:15:10    185s] ### Creating RouteCongInterface, finished
[01/20 17:15:10    185s] Updated routing constraints on 0 nets.
[01/20 17:15:10    185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.1
[01/20 17:15:10    185s] Bottom Preferred Layer:
[01/20 17:15:10    185s]     None
[01/20 17:15:10    185s] Via Pillar Rule:
[01/20 17:15:10    185s]     None
[01/20 17:15:10    185s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.5 (0.2), totSession cpu/real = 0:03:05.1/0:41:21.8 (0.1), mem = 2464.1M
[01/20 17:15:10    185s] 
[01/20 17:15:10    185s] =============================================================================================
[01/20 17:15:10    185s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[01/20 17:15:10    185s] =============================================================================================
[01/20 17:15:10    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:10    185s] ---------------------------------------------------------------------------------------------
[01/20 17:15:10    185s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  79.0 % )     0:00:00.4 /  0:00:00.1    0.3
[01/20 17:15:10    185s] [ MISC                   ]          0:00:00.1  (  21.0 % )     0:00:00.1 /  0:00:00.0    0.0
[01/20 17:15:10    185s] ---------------------------------------------------------------------------------------------
[01/20 17:15:10    185s]  CongRefineRouteType #1 TOTAL       0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.1    0.2
[01/20 17:15:10    185s] ---------------------------------------------------------------------------------------------
[01/20 17:15:10    185s] 
[01/20 17:15:10    185s] End: GigaOpt Route Type Constraints Refinement
[01/20 17:15:10    185s] The useful skew maximum allowed delay is: 0.15
[01/20 17:15:10    185s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:10    185s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:11    185s] Deleting Lib Analyzer.
[01/20 17:15:11    185s] 
[01/20 17:15:11    185s] Optimization is working on the following views:
[01/20 17:15:11    185s]   Setup views: view_wcl_slow view_wcl_fast 
[01/20 17:15:11    185s]   Hold  views: view_wcl_fast view_wcl_slow 
[01/20 17:15:11    185s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/20 17:15:11    185s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:05.2/0:41:22.7 (0.1), mem = 2464.1M
[01/20 17:15:11    185s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=2464.1M
[01/20 17:15:11    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=2464.1M
[01/20 17:15:11    185s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.2
[01/20 17:15:11    185s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:15:11    185s] ### Creating PhyDesignMc. totSessionCpu=0:03:05 mem=2464.1M
[01/20 17:15:11    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:2464.1M, EPOCH TIME: 1768909511.307469
[01/20 17:15:11    185s] Processing tracks to init pin-track alignment.
[01/20 17:15:11    185s] z: 2, totalTracks: 1
[01/20 17:15:11    185s] z: 4, totalTracks: 1
[01/20 17:15:11    185s] z: 6, totalTracks: 1
[01/20 17:15:11    185s] z: 8, totalTracks: 1
[01/20 17:15:11    185s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:11    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2464.1M, EPOCH TIME: 1768909511.310843
[01/20 17:15:11    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:11    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:11    185s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:11    185s] 
[01/20 17:15:11    185s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:11    185s] OPERPROF:     Starting CMU at level 3, MEM:2464.1M, EPOCH TIME: 1768909511.329231
[01/20 17:15:11    185s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:11    185s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2464.1M, EPOCH TIME: 1768909511.329641
[01/20 17:15:11    185s] 
[01/20 17:15:11    185s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:11    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2464.1M, EPOCH TIME: 1768909511.329741
[01/20 17:15:11    185s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2464.1M, EPOCH TIME: 1768909511.329781
[01/20 17:15:11    185s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2464.1M, EPOCH TIME: 1768909511.329891
[01/20 17:15:11    185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2464.1MB).
[01/20 17:15:11    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:2464.1M, EPOCH TIME: 1768909511.329994
[01/20 17:15:11    185s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:15:11    185s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:05 mem=2464.1M
[01/20 17:15:11    185s] 
[01/20 17:15:11    185s] Footprint cell information for calculating maxBufDist
[01/20 17:15:11    185s] *info: There are 16 candidate Buffer cells
[01/20 17:15:11    185s] *info: There are 15 candidate Inverter cells
[01/20 17:15:11    185s] 
[01/20 17:15:12    185s] #optDebug: Start CG creation (mem=2464.1M)
[01/20 17:15:12    185s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/20 17:15:12    186s] (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:12    186s]  ...processing cgPrt (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:12    186s]  ...processing cgEgp (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:12    186s]  ...processing cgPbk (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:12    186s]  ...processing cgNrb(cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:12    186s]  ...processing cgObs (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:12    186s]  ...processing cgCon (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:12    186s]  ...processing cgPdm (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:12    186s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2464.1M)
[01/20 17:15:12    186s] ### Creating RouteCongInterface, started
[01/20 17:15:12    186s] 
[01/20 17:15:12    186s] Creating Lib Analyzer ...
[01/20 17:15:12    186s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:15:12    186s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:15:12    186s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:15:12    186s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:15:12    186s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:15:12    186s] 
[01/20 17:15:12    186s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:15:13    186s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=2464.1M
[01/20 17:15:13    186s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=2464.1M
[01/20 17:15:13    186s] Creating Lib Analyzer, finished. 
[01/20 17:15:13    186s] 
[01/20 17:15:13    186s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:15:13    186s] 
[01/20 17:15:13    186s] #optDebug: {0, 1.000}
[01/20 17:15:13    186s] ### Creating RouteCongInterface, finished
[01/20 17:15:13    186s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:15:13    186s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2492.7M, EPOCH TIME: 1768909513.562031
[01/20 17:15:13    186s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.025, MEM:2492.7M, EPOCH TIME: 1768909513.586574
[01/20 17:15:13    186s] 
[01/20 17:15:13    186s] Netlist preparation processing... 
[01/20 17:15:13    186s] Removed 0 instance
[01/20 17:15:13    186s] *info: Marking 0 isolation instances dont touch
[01/20 17:15:13    186s] *info: Marking 0 level shifter instances dont touch
[01/20 17:15:13    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2502.3M, EPOCH TIME: 1768909513.749670
[01/20 17:15:13    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:15:13    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:13    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:13    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:13    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2371.3M, EPOCH TIME: 1768909513.753867
[01/20 17:15:13    186s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:15:13    186s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.2
[01/20 17:15:13    186s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:02.6 (0.7), totSession cpu/real = 0:03:07.0/0:41:25.3 (0.1), mem = 2371.3M
[01/20 17:15:13    186s] 
[01/20 17:15:13    186s] =============================================================================================
[01/20 17:15:13    186s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[01/20 17:15:13    186s] =============================================================================================
[01/20 17:15:13    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:13    186s] ---------------------------------------------------------------------------------------------
[01/20 17:15:13    186s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  34.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/20 17:15:13    186s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:13    186s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.5
[01/20 17:15:13    186s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:13    186s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.9 /  0:00:00.9    1.0
[01/20 17:15:13    186s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  31.0 % )     0:00:00.8 /  0:00:00.8    0.9
[01/20 17:15:13    186s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:13    186s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:13    186s] [ MISC                   ]          0:00:00.8  (  30.1 % )     0:00:00.8 /  0:00:00.1    0.1
[01/20 17:15:13    186s] ---------------------------------------------------------------------------------------------
[01/20 17:15:13    186s]  SimplifyNetlist #1 TOTAL           0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:01.8    0.7
[01/20 17:15:13    186s] ---------------------------------------------------------------------------------------------
[01/20 17:15:13    186s] 
[01/20 17:15:13    186s] Deleting Lib Analyzer.
[01/20 17:15:13    187s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[01/20 17:15:13    187s] ### Creating LA Mngr. totSessionCpu=0:03:07 mem=2371.3M
[01/20 17:15:13    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:07 mem=2371.3M
[01/20 17:15:13    187s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/20 17:15:13    187s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:15:13    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:07 mem=2457.1M
[01/20 17:15:13    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:2457.1M, EPOCH TIME: 1768909513.875421
[01/20 17:15:13    187s] Processing tracks to init pin-track alignment.
[01/20 17:15:13    187s] z: 2, totalTracks: 1
[01/20 17:15:13    187s] z: 4, totalTracks: 1
[01/20 17:15:13    187s] z: 6, totalTracks: 1
[01/20 17:15:13    187s] z: 8, totalTracks: 1
[01/20 17:15:13    187s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:13    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2457.1M, EPOCH TIME: 1768909513.878207
[01/20 17:15:13    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:13    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:13    187s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:13    187s] 
[01/20 17:15:13    187s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:13    187s] OPERPROF:     Starting CMU at level 3, MEM:2489.1M, EPOCH TIME: 1768909513.896215
[01/20 17:15:13    187s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:13    187s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2489.1M, EPOCH TIME: 1768909513.896596
[01/20 17:15:13    187s] 
[01/20 17:15:13    187s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:13    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2489.1M, EPOCH TIME: 1768909513.896693
[01/20 17:15:13    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2489.1M, EPOCH TIME: 1768909513.896732
[01/20 17:15:13    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2489.1M, EPOCH TIME: 1768909513.896849
[01/20 17:15:13    187s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2489.1MB).
[01/20 17:15:13    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2489.1M, EPOCH TIME: 1768909513.896954
[01/20 17:15:13    187s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:15:13    187s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2489.1M
[01/20 17:15:13    187s] Begin: Area Reclaim Optimization
[01/20 17:15:13    187s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:07.0/0:41:25.5 (0.1), mem = 2489.1M
[01/20 17:15:13    187s] 
[01/20 17:15:13    187s] Creating Lib Analyzer ...
[01/20 17:15:13    187s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:15:13    187s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:15:13    187s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:15:13    187s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:15:13    187s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:15:13    187s] 
[01/20 17:15:13    187s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:15:14    187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:08 mem=2489.1M
[01/20 17:15:14    187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:08 mem=2489.1M
[01/20 17:15:14    187s] Creating Lib Analyzer, finished. 
[01/20 17:15:14    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.3
[01/20 17:15:14    187s] ### Creating RouteCongInterface, started
[01/20 17:15:14    187s] 
[01/20 17:15:14    187s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:15:14    187s] 
[01/20 17:15:14    187s] #optDebug: {0, 1.000}
[01/20 17:15:14    187s] ### Creating RouteCongInterface, finished
[01/20 17:15:14    187s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:15:14    187s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2489.1M, EPOCH TIME: 1768909514.835105
[01/20 17:15:14    187s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2489.1M, EPOCH TIME: 1768909514.835175
[01/20 17:15:14    187s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:14    187s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:14    187s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 88.33
[01/20 17:15:14    187s] +---------+---------+--------+--------+------------+--------+
[01/20 17:15:14    187s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/20 17:15:14    187s] +---------+---------+--------+--------+------------+--------+
[01/20 17:15:14    187s] |   88.33%|        -|   0.000|   0.000|   0:00:00.0| 2489.1M|
[01/20 17:15:15    187s] |   88.33%|        0|   0.000|   0.000|   0:00:01.0| 2489.1M|
[01/20 17:15:15    187s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/20 17:15:15    188s] |   88.33%|        0|   0.000|   0.000|   0:00:00.0| 2489.1M|
[01/20 17:15:15    188s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:16    188s] |   64.38%|      115|   0.000|   0.000|   0:00:01.0| 2563.3M|
[01/20 17:15:16    188s] |   64.20%|        2|   0.000|   0.000|   0:00:00.0| 2563.3M|
[01/20 17:15:16    188s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2563.3M|
[01/20 17:15:16    188s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/20 17:15:16    188s] +---------+---------+--------+--------+------------+--------+
[01/20 17:15:16    188s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 64.20
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 117 **
[01/20 17:15:16    188s] --------------------------------------------------------------
[01/20 17:15:16    188s] |                                   | Total     | Sequential |
[01/20 17:15:16    188s] --------------------------------------------------------------
[01/20 17:15:16    188s] | Num insts resized                 |     115  |       0    |
[01/20 17:15:16    188s] | Num insts undone                  |       0  |       0    |
[01/20 17:15:16    188s] | Num insts Downsized               |     115  |       0    |
[01/20 17:15:16    188s] | Num insts Samesized               |       0  |       0    |
[01/20 17:15:16    188s] | Num insts Upsized                 |       0  |       0    |
[01/20 17:15:16    188s] | Num multiple commits+uncommits    |       2  |       -    |
[01/20 17:15:16    188s] --------------------------------------------------------------
[01/20 17:15:16    188s] Bottom Preferred Layer:
[01/20 17:15:16    188s]     None
[01/20 17:15:16    188s] Via Pillar Rule:
[01/20 17:15:16    188s]     None
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/20 17:15:16    188s] End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:03.0) **
[01/20 17:15:16    188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.3
[01/20 17:15:16    188s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:02.5 (0.7), totSession cpu/real = 0:03:08.8/0:41:27.9 (0.1), mem = 2563.3M
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s] =============================================================================================
[01/20 17:15:16    188s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[01/20 17:15:16    188s] =============================================================================================
[01/20 17:15:16    188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:16    188s] ---------------------------------------------------------------------------------------------
[01/20 17:15:16    188s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:16    188s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  36.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/20 17:15:16    188s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:16    188s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:16    188s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:16    188s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:16    188s] [ OptimizationStep       ]      1   0:00:00.1  (   2.7 % )     0:00:01.5 /  0:00:00.9    0.6
[01/20 17:15:16    188s] [ OptSingleIteration     ]      5   0:00:00.1  (   3.1 % )     0:00:01.4 /  0:00:00.9    0.6
[01/20 17:15:16    188s] [ OptGetWeight           ]    175   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:16    188s] [ OptEval                ]    175   0:00:00.4  (  14.3 % )     0:00:00.4 /  0:00:00.1    0.2
[01/20 17:15:16    188s] [ OptCommit              ]    175   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.0    0.0
[01/20 17:15:16    188s] [ PostCommitDelayUpdate  ]    175   0:00:00.1  (   3.9 % )     0:00:00.8 /  0:00:00.5    0.6
[01/20 17:15:16    188s] [ IncrDelayCalc          ]    132   0:00:00.7  (  27.9 % )     0:00:00.7 /  0:00:00.5    0.7
[01/20 17:15:16    188s] [ IncrTimingUpdate       ]     35   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.2    1.5
[01/20 17:15:16    188s] [ MISC                   ]          0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[01/20 17:15:16    188s] ---------------------------------------------------------------------------------------------
[01/20 17:15:16    188s]  AreaOpt #1 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:01.8    0.7
[01/20 17:15:16    188s] ---------------------------------------------------------------------------------------------
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s] Executing incremental physical updates
[01/20 17:15:16    188s] Executing incremental physical updates
[01/20 17:15:16    188s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2502.7M, EPOCH TIME: 1768909516.354667
[01/20 17:15:16    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:15:16    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:16    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:16    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:16    188s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2398.7M, EPOCH TIME: 1768909516.357573
[01/20 17:15:16    188s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:15:16    188s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2398.71M, totSessionCpu=0:03:09).
[01/20 17:15:16    188s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:16    188s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:16    188s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:16    188s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s] Active setup views:
[01/20 17:15:16    188s]  view_wcl_fast
[01/20 17:15:16    188s]   Dominating endpoints: 20
[01/20 17:15:16    188s]   Dominating TNS: -0.000
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s]  view_wcl_slow
[01/20 17:15:16    188s]   Dominating endpoints: 14
[01/20 17:15:16    188s]   Dominating TNS: -0.000
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:16    188s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:16    188s] Deleting Lib Analyzer.
[01/20 17:15:16    188s] Begin: GigaOpt Global Optimization
[01/20 17:15:16    188s] *info: use new DP (enabled)
[01/20 17:15:16    188s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/20 17:15:16    188s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:08.9/0:41:28.1 (0.1), mem = 2455.9M
[01/20 17:15:16    188s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.4
[01/20 17:15:16    188s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:15:16    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:09 mem=2455.9M
[01/20 17:15:16    188s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/20 17:15:16    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:2455.9M, EPOCH TIME: 1768909516.591231
[01/20 17:15:16    188s] Processing tracks to init pin-track alignment.
[01/20 17:15:16    188s] z: 2, totalTracks: 1
[01/20 17:15:16    188s] z: 4, totalTracks: 1
[01/20 17:15:16    188s] z: 6, totalTracks: 1
[01/20 17:15:16    188s] z: 8, totalTracks: 1
[01/20 17:15:16    188s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:16    188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2455.9M, EPOCH TIME: 1768909516.593992
[01/20 17:15:16    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:16    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:16    188s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:16    188s] OPERPROF:     Starting CMU at level 3, MEM:2455.9M, EPOCH TIME: 1768909516.611827
[01/20 17:15:16    188s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:16    188s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2488.0M, EPOCH TIME: 1768909516.612710
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:16    188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2455.9M, EPOCH TIME: 1768909516.612905
[01/20 17:15:16    188s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2455.9M, EPOCH TIME: 1768909516.612950
[01/20 17:15:16    188s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2455.9M, EPOCH TIME: 1768909516.613057
[01/20 17:15:16    188s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2455.9MB).
[01/20 17:15:16    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2455.9M, EPOCH TIME: 1768909516.613164
[01/20 17:15:16    188s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:15:16    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:09 mem=2455.9M
[01/20 17:15:16    188s] ### Creating RouteCongInterface, started
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s] Creating Lib Analyzer ...
[01/20 17:15:16    188s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:15:16    188s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:15:16    188s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:15:16    188s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:15:16    188s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:15:16    188s] 
[01/20 17:15:16    188s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:15:17    189s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:10 mem=2455.9M
[01/20 17:15:17    189s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:10 mem=2455.9M
[01/20 17:15:17    189s] Creating Lib Analyzer, finished. 
[01/20 17:15:17    189s] 
[01/20 17:15:17    189s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:15:17    189s] 
[01/20 17:15:17    189s] #optDebug: {0, 1.000}
[01/20 17:15:17    189s] ### Creating RouteCongInterface, finished
[01/20 17:15:17    189s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:15:17    189s] *info: 4 no-driver nets excluded.
[01/20 17:15:17    189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2503.6M, EPOCH TIME: 1768909517.827783
[01/20 17:15:17    189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2503.6M, EPOCH TIME: 1768909517.827861
[01/20 17:15:17    189s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[01/20 17:15:17    190s] Info: End MT loop @oiCellDelayCachingJob.
[01/20 17:15:17    190s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:17    190s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:17    190s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/20 17:15:17    190s] +--------+--------+---------+------------+--------+----------------+---------+-------------+
[01/20 17:15:17    190s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|  End Point  |
[01/20 17:15:17    190s] +--------+--------+---------+------------+--------+----------------+---------+-------------+
[01/20 17:15:17    190s] |   0.000|   0.000|   64.20%|   0:00:00.0| 2535.6M|   view_wcl_slow|       NA| NA          |
[01/20 17:15:17    190s] +--------+--------+---------+------------+--------+----------------+---------+-------------+
[01/20 17:15:17    190s] 
[01/20 17:15:17    190s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2535.6M) ***
[01/20 17:15:17    190s] 
[01/20 17:15:17    190s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2535.6M) ***
[01/20 17:15:17    190s] Bottom Preferred Layer:
[01/20 17:15:17    190s]     None
[01/20 17:15:17    190s] Via Pillar Rule:
[01/20 17:15:17    190s]     None
[01/20 17:15:17    190s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/20 17:15:17    190s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 5845.21, Stn-len 0
[01/20 17:15:17    190s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2475.0M, EPOCH TIME: 1768909517.925530
[01/20 17:15:17    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:15:17    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:17    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:17    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:17    190s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2413.0M, EPOCH TIME: 1768909517.928567
[01/20 17:15:17    190s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:15:17    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.4
[01/20 17:15:17    190s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.4 (0.9), totSession cpu/real = 0:03:10.1/0:41:29.5 (0.1), mem = 2413.0M
[01/20 17:15:17    190s] 
[01/20 17:15:17    190s] =============================================================================================
[01/20 17:15:17    190s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[01/20 17:15:17    190s] =============================================================================================
[01/20 17:15:17    190s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:17    190s] ---------------------------------------------------------------------------------------------
[01/20 17:15:17    190s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:17    190s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  73.8 % )     0:00:01.0 /  0:00:01.0    1.0
[01/20 17:15:17    190s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:17    190s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/20 17:15:17    190s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:17    190s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[01/20 17:15:17    190s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:17    190s] [ TransformInit          ]      1   0:00:00.2  (  15.0 % )     0:00:00.2 /  0:00:00.1    0.4
[01/20 17:15:17    190s] [ MISC                   ]          0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.1    0.8
[01/20 17:15:17    190s] ---------------------------------------------------------------------------------------------
[01/20 17:15:17    190s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.2    0.9
[01/20 17:15:17    190s] ---------------------------------------------------------------------------------------------
[01/20 17:15:17    190s] 
[01/20 17:15:17    190s] End: GigaOpt Global Optimization
[01/20 17:15:17    190s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:17    190s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:17    190s] *** Timing Is met
[01/20 17:15:17    190s] *** Check timing (0:00:00.0)
[01/20 17:15:17    190s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/20 17:15:17    190s] Deleting Lib Analyzer.
[01/20 17:15:17    190s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/20 17:15:17    190s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=2470.3M
[01/20 17:15:17    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:10 mem=2470.3M
[01/20 17:15:17    190s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/20 17:15:17    190s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:15:17    190s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=2498.9M
[01/20 17:15:17    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:2498.9M, EPOCH TIME: 1768909517.958928
[01/20 17:15:17    190s] Processing tracks to init pin-track alignment.
[01/20 17:15:17    190s] z: 2, totalTracks: 1
[01/20 17:15:17    190s] z: 4, totalTracks: 1
[01/20 17:15:17    190s] z: 6, totalTracks: 1
[01/20 17:15:17    190s] z: 8, totalTracks: 1
[01/20 17:15:17    190s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:17    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2498.9M, EPOCH TIME: 1768909517.961682
[01/20 17:15:17    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:17    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:17    190s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:17    190s] 
[01/20 17:15:17    190s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:17    190s] OPERPROF:     Starting CMU at level 3, MEM:2530.9M, EPOCH TIME: 1768909517.979884
[01/20 17:15:17    190s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:17    190s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2530.9M, EPOCH TIME: 1768909517.980277
[01/20 17:15:17    190s] 
[01/20 17:15:17    190s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:17    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2530.9M, EPOCH TIME: 1768909517.980372
[01/20 17:15:17    190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2530.9M, EPOCH TIME: 1768909517.980412
[01/20 17:15:17    190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2530.9M, EPOCH TIME: 1768909517.980523
[01/20 17:15:17    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2530.9MB).
[01/20 17:15:17    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2530.9M, EPOCH TIME: 1768909517.980631
[01/20 17:15:17    190s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:15:17    190s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=2530.9M
[01/20 17:15:17    190s] Begin: Area Reclaim Optimization
[01/20 17:15:17    190s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:10.1/0:41:29.6 (0.1), mem = 2530.9M
[01/20 17:15:17    190s] 
[01/20 17:15:17    190s] Creating Lib Analyzer ...
[01/20 17:15:17    190s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:15:18    190s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:15:18    190s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:15:18    190s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:15:18    190s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:15:18    190s] 
[01/20 17:15:18    190s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:15:18    191s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=2532.9M
[01/20 17:15:18    191s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=2532.9M
[01/20 17:15:18    191s] Creating Lib Analyzer, finished. 
[01/20 17:15:18    191s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.5
[01/20 17:15:18    191s] ### Creating RouteCongInterface, started
[01/20 17:15:18    191s] 
[01/20 17:15:18    191s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:15:18    191s] 
[01/20 17:15:18    191s] #optDebug: {0, 1.000}
[01/20 17:15:18    191s] ### Creating RouteCongInterface, finished
[01/20 17:15:18    191s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:15:18    191s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2532.9M, EPOCH TIME: 1768909518.921951
[01/20 17:15:18    191s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2532.9M, EPOCH TIME: 1768909518.922017
[01/20 17:15:18    191s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:18    191s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:18    191s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 64.20
[01/20 17:15:18    191s] +---------+---------+--------+--------+------------+--------+
[01/20 17:15:18    191s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/20 17:15:18    191s] +---------+---------+--------+--------+------------+--------+
[01/20 17:15:18    191s] |   64.20%|        -|   0.000|   0.000|   0:00:00.0| 2532.9M|
[01/20 17:15:18    191s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2532.9M|
[01/20 17:15:18    191s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/20 17:15:18    191s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2532.9M|
[01/20 17:15:18    191s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2532.9M|
[01/20 17:15:18    191s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2532.9M|
[01/20 17:15:18    191s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/20 17:15:18    191s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2532.9M|
[01/20 17:15:18    191s] +---------+---------+--------+--------+------------+--------+
[01/20 17:15:18    191s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 64.20
[01/20 17:15:18    191s] 
[01/20 17:15:18    191s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/20 17:15:18    191s] --------------------------------------------------------------
[01/20 17:15:18    191s] |                                   | Total     | Sequential |
[01/20 17:15:18    191s] --------------------------------------------------------------
[01/20 17:15:18    191s] | Num insts resized                 |       0  |       0    |
[01/20 17:15:18    191s] | Num insts undone                  |       0  |       0    |
[01/20 17:15:18    191s] | Num insts Downsized               |       0  |       0    |
[01/20 17:15:18    191s] | Num insts Samesized               |       0  |       0    |
[01/20 17:15:18    191s] | Num insts Upsized                 |       0  |       0    |
[01/20 17:15:18    191s] | Num multiple commits+uncommits    |       0  |       -    |
[01/20 17:15:18    191s] --------------------------------------------------------------
[01/20 17:15:18    191s] Bottom Preferred Layer:
[01/20 17:15:18    191s]     None
[01/20 17:15:18    191s] Via Pillar Rule:
[01/20 17:15:18    191s]     None
[01/20 17:15:18    191s] 
[01/20 17:15:18    191s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/20 17:15:18    191s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[01/20 17:15:18    191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.5
[01/20 17:15:18    191s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:11.1/0:41:30.6 (0.1), mem = 2532.9M
[01/20 17:15:18    191s] 
[01/20 17:15:18    191s] =============================================================================================
[01/20 17:15:18    191s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[01/20 17:15:18    191s] =============================================================================================
[01/20 17:15:18    191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:18    191s] ---------------------------------------------------------------------------------------------
[01/20 17:15:18    191s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:18    191s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  89.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/20 17:15:18    191s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:18    191s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:18    191s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:18    191s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:18    191s] [ OptimizationStep       ]      1   0:00:00.0  (   4.1 % )     0:00:00.1 /  0:00:00.0    0.5
[01/20 17:15:18    191s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/20 17:15:18    191s] [ OptGetWeight           ]    105   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:18    191s] [ OptEval                ]    105   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/20 17:15:18    191s] [ OptCommit              ]    105   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:18    191s] [ PostCommitDelayUpdate  ]    105   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:18    191s] [ MISC                   ]          0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/20 17:15:18    191s] ---------------------------------------------------------------------------------------------
[01/20 17:15:18    191s]  AreaOpt #2 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/20 17:15:18    191s] ---------------------------------------------------------------------------------------------
[01/20 17:15:18    191s] 
[01/20 17:15:18    191s] Executing incremental physical updates
[01/20 17:15:18    191s] Executing incremental physical updates
[01/20 17:15:18    191s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2472.3M, EPOCH TIME: 1768909518.999324
[01/20 17:15:18    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:15:18    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:19    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:19    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:19    191s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2415.3M, EPOCH TIME: 1768909519.001613
[01/20 17:15:19    191s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:15:19    191s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2415.27M, totSessionCpu=0:03:11).
[01/20 17:15:19    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2415.3M, EPOCH TIME: 1768909519.039421
[01/20 17:15:19    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:19    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:19    191s] 
[01/20 17:15:19    191s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:19    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2415.3M, EPOCH TIME: 1768909519.057005
[01/20 17:15:19    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:19    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:19    191s] **INFO: Flow update: Design is easy to close.
[01/20 17:15:19    191s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:11.2/0:41:30.6 (0.1), mem = 2415.3M
[01/20 17:15:19    191s] 
[01/20 17:15:19    191s] *** Start incrementalPlace ***
[01/20 17:15:19    191s] User Input Parameters:
[01/20 17:15:19    191s] - Congestion Driven    : On
[01/20 17:15:19    191s] - Timing Driven        : On
[01/20 17:15:19    191s] - Area-Violation Based : On
[01/20 17:15:19    191s] - Start Rollback Level : -5
[01/20 17:15:19    191s] - Legalized            : On
[01/20 17:15:19    191s] - Window Based         : Off
[01/20 17:15:19    191s] - eDen incr mode       : Off
[01/20 17:15:19    191s] - Small incr mode      : Off
[01/20 17:15:19    191s] 
[01/20 17:15:19    191s] no activity file in design. spp won't run.
[01/20 17:15:19    191s] SKP will enable view:
[01/20 17:15:19    191s]   view_wcl_slow
[01/20 17:15:19    191s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2417.3M, EPOCH TIME: 1768909519.381929
[01/20 17:15:19    191s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:2417.3M, EPOCH TIME: 1768909519.384179
[01/20 17:15:19    191s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2417.3M, EPOCH TIME: 1768909519.384233
[01/20 17:15:19    191s] Starting Early Global Route congestion estimation: mem = 2417.3M
[01/20 17:15:19    191s] (I)      ==================== Layers =====================
[01/20 17:15:19    191s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:19    191s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/20 17:15:19    191s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:19    191s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/20 17:15:19    191s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/20 17:15:19    191s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:19    191s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/20 17:15:19    191s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/20 17:15:19    191s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/20 17:15:19    191s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/20 17:15:19    191s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/20 17:15:19    191s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/20 17:15:19    191s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/20 17:15:19    191s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/20 17:15:19    191s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/20 17:15:19    191s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/20 17:15:19    191s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/20 17:15:19    191s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:19    191s] (I)      Started Import and model ( Curr Mem: 2417.27 MB )
[01/20 17:15:19    191s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:19    191s] (I)      == Non-default Options ==
[01/20 17:15:19    191s] (I)      Maximum routing layer                              : 11
[01/20 17:15:19    191s] (I)      Number of threads                                  : 2
[01/20 17:15:19    191s] (I)      Use non-blocking free Dbs wires                    : false
[01/20 17:15:19    191s] (I)      Method to set GCell size                           : row
[01/20 17:15:19    191s] (I)      Counted 457 PG shapes. We will not process PG shapes layer by layer.
[01/20 17:15:19    191s] (I)      Use row-based GCell size
[01/20 17:15:19    191s] (I)      Use row-based GCell align
[01/20 17:15:19    191s] (I)      layer 0 area = 80000
[01/20 17:15:19    191s] (I)      layer 1 area = 80000
[01/20 17:15:19    191s] (I)      layer 2 area = 80000
[01/20 17:15:19    191s] (I)      layer 3 area = 80000
[01/20 17:15:19    191s] (I)      layer 4 area = 80000
[01/20 17:15:19    191s] (I)      layer 5 area = 80000
[01/20 17:15:19    191s] (I)      layer 6 area = 80000
[01/20 17:15:19    191s] (I)      layer 7 area = 80000
[01/20 17:15:19    191s] (I)      layer 8 area = 80000
[01/20 17:15:19    191s] (I)      layer 9 area = 400000
[01/20 17:15:19    191s] (I)      layer 10 area = 400000
[01/20 17:15:19    191s] (I)      GCell unit size   : 3420
[01/20 17:15:19    191s] (I)      GCell multiplier  : 1
[01/20 17:15:19    191s] (I)      GCell row height  : 3420
[01/20 17:15:19    191s] (I)      Actual row height : 3420
[01/20 17:15:19    191s] (I)      GCell align ref   : 20000 20140
[01/20 17:15:19    191s] [NR-eGR] Track table information for default rule: 
[01/20 17:15:19    191s] [NR-eGR] M1 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M2 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M3 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M4 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M5 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M6 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M7 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M8 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M9 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M10 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] M11 has single uniform track structure
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 1
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 2
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 3
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 4
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 5
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 6
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 7
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 8
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 9
[01/20 17:15:19    191s] [NR-eGR] No double-cut via on layer 10
[01/20 17:15:19    191s] (I)      =============== Default via ===============
[01/20 17:15:19    191s] (I)      +----+------------------+-----------------+
[01/20 17:15:19    191s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/20 17:15:19    191s] (I)      +----+------------------+-----------------+
[01/20 17:15:19    191s] (I)      |  1 |                  |                 |
[01/20 17:15:19    191s] (I)      |  2 |                  |                 |
[01/20 17:15:19    191s] (I)      |  3 |                  |                 |
[01/20 17:15:19    191s] (I)      |  4 |                  |                 |
[01/20 17:15:19    191s] (I)      |  5 |                  |                 |
[01/20 17:15:19    191s] (I)      |  6 |                  |                 |
[01/20 17:15:19    191s] (I)      |  7 |                  |                 |
[01/20 17:15:19    191s] (I)      |  8 |                  |                 |
[01/20 17:15:19    191s] (I)      |  9 |                  |                 |
[01/20 17:15:19    191s] (I)      | 10 |                  |                 |
[01/20 17:15:19    191s] (I)      +----+------------------+-----------------+
[01/20 17:15:19    191s] [NR-eGR] Read 738 PG shapes
[01/20 17:15:19    191s] [NR-eGR] Read 0 clock shapes
[01/20 17:15:19    191s] [NR-eGR] Read 0 other shapes
[01/20 17:15:19    191s] [NR-eGR] #Routing Blockages  : 0
[01/20 17:15:19    191s] [NR-eGR] #Instance Blockages : 0
[01/20 17:15:19    191s] [NR-eGR] #PG Blockages       : 738
[01/20 17:15:19    191s] [NR-eGR] #Halo Blockages     : 0
[01/20 17:15:19    191s] [NR-eGR] #Boundary Blockages : 0
[01/20 17:15:19    191s] [NR-eGR] #Clock Blockages    : 0
[01/20 17:15:19    191s] [NR-eGR] #Other Blockages    : 0
[01/20 17:15:19    191s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/20 17:15:19    191s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/20 17:15:19    191s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/20 17:15:19    191s] (I)      early_global_route_priority property id does not exist.
[01/20 17:15:19    191s] (I)      Read Num Blocks=738  Num Prerouted Wires=0  Num CS=0
[01/20 17:15:19    191s] (I)      Layer 1 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:19    191s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:19    191s] (I)      Layer 3 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:19    191s] (I)      Layer 4 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:19    191s] (I)      Layer 5 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:19    191s] (I)      Layer 6 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:19    191s] (I)      Layer 7 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:19    191s] (I)      Layer 8 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:19    191s] (I)      Layer 9 (V) : #blockages 54 : #preroutes 0
[01/20 17:15:19    191s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/20 17:15:19    191s] (I)      Number of ignored nets                =      0
[01/20 17:15:19    191s] (I)      Number of connected nets              =      0
[01/20 17:15:19    191s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/20 17:15:19    191s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/20 17:15:19    191s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/20 17:15:19    191s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/20 17:15:19    191s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/20 17:15:19    191s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/20 17:15:19    191s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/20 17:15:19    191s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/20 17:15:19    191s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/20 17:15:19    191s] (I)      Ndr track 0 does not exist
[01/20 17:15:19    191s] (I)      ---------------------Grid Graph Info--------------------
[01/20 17:15:19    191s] (I)      Routing area        : (0, 0) - (112400, 108680)
[01/20 17:15:19    191s] (I)      Core area           : (20000, 20140) - (92400, 88540)
[01/20 17:15:19    191s] (I)      Site width          :   400  (dbu)
[01/20 17:15:19    191s] (I)      Row height          :  3420  (dbu)
[01/20 17:15:19    191s] (I)      GCell row height    :  3420  (dbu)
[01/20 17:15:19    191s] (I)      GCell width         :  3420  (dbu)
[01/20 17:15:19    191s] (I)      GCell height        :  3420  (dbu)
[01/20 17:15:19    191s] (I)      Grid                :    33    31    11
[01/20 17:15:19    191s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/20 17:15:19    191s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/20 17:15:19    191s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/20 17:15:19    191s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/20 17:15:19    191s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/20 17:15:19    191s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/20 17:15:19    191s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/20 17:15:19    191s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[01/20 17:15:19    191s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/20 17:15:19    191s] (I)      Total num of tracks :   286   281   271   281   271   281   271   281   135   111   108
[01/20 17:15:19    191s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/20 17:15:19    191s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/20 17:15:19    191s] (I)      --------------------------------------------------------
[01/20 17:15:19    191s] 
[01/20 17:15:19    191s] [NR-eGR] ============ Routing rule table ============
[01/20 17:15:19    191s] [NR-eGR] Rule id: 0  Nets: 274
[01/20 17:15:19    191s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/20 17:15:19    191s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/20 17:15:19    191s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/20 17:15:19    191s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:15:19    191s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:15:19    191s] [NR-eGR] ========================================
[01/20 17:15:19    191s] [NR-eGR] 
[01/20 17:15:19    191s] (I)      =============== Blocked Tracks ===============
[01/20 17:15:19    191s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:19    191s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/20 17:15:19    191s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:19    191s] (I)      |     1 |       0 |        0 |         0.00% |
[01/20 17:15:19    191s] (I)      |     2 |    8711 |      924 |        10.61% |
[01/20 17:15:19    191s] (I)      |     3 |    8943 |      240 |         2.68% |
[01/20 17:15:19    191s] (I)      |     4 |    8711 |      924 |        10.61% |
[01/20 17:15:19    191s] (I)      |     5 |    8943 |      240 |         2.68% |
[01/20 17:15:19    191s] (I)      |     6 |    8711 |      924 |        10.61% |
[01/20 17:15:19    191s] (I)      |     7 |    8943 |      240 |         2.68% |
[01/20 17:15:19    191s] (I)      |     8 |    8711 |      924 |        10.61% |
[01/20 17:15:19    191s] (I)      |     9 |    4455 |      145 |         3.25% |
[01/20 17:15:19    191s] (I)      |    10 |    3441 |      568 |        16.51% |
[01/20 17:15:19    191s] (I)      |    11 |    3564 |      624 |        17.51% |
[01/20 17:15:19    191s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:19    191s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2417.27 MB )
[01/20 17:15:19    191s] (I)      Reset routing kernel
[01/20 17:15:19    191s] (I)      Started Global Routing ( Curr Mem: 2417.27 MB )
[01/20 17:15:19    191s] (I)      totalPins=836  totalGlobalPin=827 (98.92%)
[01/20 17:15:19    191s] (I)      total 2D Cap : 70228 = (33595 H, 36633 V)
[01/20 17:15:19    191s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/20 17:15:19    191s] (I)      
[01/20 17:15:19    191s] (I)      ============  Phase 1a Route ============
[01/20 17:15:19    191s] (I)      Usage: 3289 = (1330 H, 1959 V) = (3.96% H, 5.35% V) = (2.274e+03um H, 3.350e+03um V)
[01/20 17:15:19    191s] (I)      
[01/20 17:15:19    191s] (I)      ============  Phase 1b Route ============
[01/20 17:15:19    191s] (I)      Usage: 3289 = (1330 H, 1959 V) = (3.96% H, 5.35% V) = (2.274e+03um H, 3.350e+03um V)
[01/20 17:15:19    191s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.624190e+03um
[01/20 17:15:19    191s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/20 17:15:19    191s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/20 17:15:19    191s] (I)      
[01/20 17:15:19    191s] (I)      ============  Phase 1c Route ============
[01/20 17:15:19    191s] (I)      Usage: 3289 = (1330 H, 1959 V) = (3.96% H, 5.35% V) = (2.274e+03um H, 3.350e+03um V)
[01/20 17:15:19    191s] (I)      
[01/20 17:15:19    191s] (I)      ============  Phase 1d Route ============
[01/20 17:15:19    191s] (I)      Usage: 3289 = (1330 H, 1959 V) = (3.96% H, 5.35% V) = (2.274e+03um H, 3.350e+03um V)
[01/20 17:15:19    191s] (I)      
[01/20 17:15:19    191s] (I)      ============  Phase 1e Route ============
[01/20 17:15:19    191s] (I)      Usage: 3289 = (1330 H, 1959 V) = (3.96% H, 5.35% V) = (2.274e+03um H, 3.350e+03um V)
[01/20 17:15:19    191s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.624190e+03um
[01/20 17:15:19    191s] (I)      
[01/20 17:15:19    191s] (I)      ============  Phase 1l Route ============
[01/20 17:15:19    191s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/20 17:15:19    191s] (I)      Layer  2:       8181      1310         4         256        8208    ( 3.03%) 
[01/20 17:15:19    191s] (I)      Layer  3:       8510      1129         0           0        8482    ( 0.00%) 
[01/20 17:15:19    191s] (I)      Layer  4:       8181       930         0         256        8208    ( 3.03%) 
[01/20 17:15:19    191s] (I)      Layer  5:       8510       210         0           0        8482    ( 0.00%) 
[01/20 17:15:19    191s] (I)      Layer  6:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:15:19    191s] (I)      Layer  7:       8510         0         0           0        8482    ( 0.00%) 
[01/20 17:15:19    191s] (I)      Layer  8:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:15:19    191s] (I)      Layer  9:       4225         0         0           0        4241    ( 0.00%) 
[01/20 17:15:19    191s] (I)      Layer 10:       2774         0         0         472        2914    (13.94%) 
[01/20 17:15:19    191s] (I)      Layer 11:       2848         0         0         383        3010    (11.29%) 
[01/20 17:15:19    191s] (I)      Total:         68101      3579         4        1878       68437    ( 2.67%) 
[01/20 17:15:19    191s] (I)      
[01/20 17:15:19    191s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/20 17:15:19    191s] [NR-eGR]                        OverCon           OverCon            
[01/20 17:15:19    191s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/20 17:15:19    191s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[01/20 17:15:19    191s] [NR-eGR] ---------------------------------------------------------------
[01/20 17:15:19    191s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR]      M2 ( 2)         0( 0.00%)         1( 0.10%)   ( 0.10%) 
[01/20 17:15:19    191s] [NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR]     M10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR]     M11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:19    191s] [NR-eGR] ---------------------------------------------------------------
[01/20 17:15:19    191s] [NR-eGR]        Total         0( 0.00%)         1( 0.01%)   ( 0.01%) 
[01/20 17:15:19    191s] [NR-eGR] 
[01/20 17:15:19    191s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2417.27 MB )
[01/20 17:15:19    191s] (I)      total 2D Cap : 70385 = (33662 H, 36723 V)
[01/20 17:15:19    191s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/20 17:15:19    191s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2417.3M
[01/20 17:15:19    191s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.034, MEM:2417.3M, EPOCH TIME: 1768909519.417907
[01/20 17:15:19    191s] OPERPROF: Starting HotSpotCal at level 1, MEM:2417.3M, EPOCH TIME: 1768909519.417943
[01/20 17:15:19    191s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:19    191s] [hotspot] |            |   max hotspot | total hotspot |
[01/20 17:15:19    191s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:19    191s] [hotspot] | normalized |          0.00 |          0.00 |
[01/20 17:15:19    191s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:19    191s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/20 17:15:19    191s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/20 17:15:19    191s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2417.3M, EPOCH TIME: 1768909519.418220
[01/20 17:15:19    191s] 
[01/20 17:15:19    191s] === incrementalPlace Internal Loop 1 ===
[01/20 17:15:19    191s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/20 17:15:19    191s] OPERPROF: Starting IPInitSPData at level 1, MEM:2417.3M, EPOCH TIME: 1768909519.439747
[01/20 17:15:19    191s] Processing tracks to init pin-track alignment.
[01/20 17:15:19    191s] z: 2, totalTracks: 1
[01/20 17:15:19    191s] z: 4, totalTracks: 1
[01/20 17:15:19    191s] z: 6, totalTracks: 1
[01/20 17:15:19    191s] z: 8, totalTracks: 1
[01/20 17:15:19    191s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:19    191s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2417.3M, EPOCH TIME: 1768909519.442456
[01/20 17:15:19    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:19    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:19    191s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:19    191s] 
[01/20 17:15:19    191s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:19    191s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2417.3M, EPOCH TIME: 1768909519.460071
[01/20 17:15:19    191s] OPERPROF:   Starting post-place ADS at level 2, MEM:2417.3M, EPOCH TIME: 1768909519.460133
[01/20 17:15:19    191s] ADSU 0.642 -> 0.642. site 2860.000 -> 2860.000. GS 13.680
[01/20 17:15:19    191s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.007, MEM:2417.3M, EPOCH TIME: 1768909519.467245
[01/20 17:15:19    191s] OPERPROF:   Starting spMPad at level 2, MEM:2417.3M, EPOCH TIME: 1768909519.476336
[01/20 17:15:19    191s] OPERPROF:     Starting spContextMPad at level 3, MEM:2417.3M, EPOCH TIME: 1768909519.482132
[01/20 17:15:19    191s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2417.3M, EPOCH TIME: 1768909519.482178
[01/20 17:15:19    191s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.017, MEM:2417.3M, EPOCH TIME: 1768909519.493366
[01/20 17:15:19    191s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2417.3M, EPOCH TIME: 1768909519.493865
[01/20 17:15:19    191s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2417.3M, EPOCH TIME: 1768909519.493923
[01/20 17:15:19    191s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2417.3M, EPOCH TIME: 1768909519.508284
[01/20 17:15:19    191s] no activity file in design. spp won't run.
[01/20 17:15:19    191s] [spp] 0
[01/20 17:15:19    191s] [adp] 0:1:1:3
[01/20 17:15:19    191s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.003, MEM:2417.3M, EPOCH TIME: 1768909519.511000
[01/20 17:15:19    191s] SP #FI/SF FL/PI 40/0 176/0
[01/20 17:15:19    191s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.072, MEM:2417.3M, EPOCH TIME: 1768909519.511503
[01/20 17:15:19    191s] PP off. flexM 0
[01/20 17:15:19    191s] OPERPROF: Starting CDPad at level 1, MEM:2417.3M, EPOCH TIME: 1768909519.527754
[01/20 17:15:19    191s] 3DP is on.
[01/20 17:15:19    191s] 3DP OF M2 0.003, M4 0.000. Diff 0, Offset 0
[01/20 17:15:19    191s] design sh 0.145. rd 0.200
[01/20 17:15:19    191s] design sh 0.145. rd 0.200
[01/20 17:15:19    191s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/20 17:15:19    191s] design sh 0.145. rd 0.200
[01/20 17:15:19    191s] CDPadU 0.851 -> 0.713. R=0.642, N=176, GS=1.710
[01/20 17:15:19    191s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:2417.3M, EPOCH TIME: 1768909519.530314
[01/20 17:15:19    191s] OPERPROF: Starting InitSKP at level 1, MEM:2417.3M, EPOCH TIME: 1768909519.530658
[01/20 17:15:19    191s] no activity file in design. spp won't run.
[01/20 17:15:19    191s] no activity file in design. spp won't run.
[01/20 17:15:19    191s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[01/20 17:15:19    191s] OPERPROF: Finished InitSKP at level 1, CPU:0.380, REAL:0.250, MEM:2498.3M, EPOCH TIME: 1768909519.780915
[01/20 17:15:19    191s] NP #FI/FS/SF FL/PI: 80/0/0 176/0
[01/20 17:15:19    191s] no activity file in design. spp won't run.
[01/20 17:15:19    191s] OPERPROF: Starting npPlace at level 1, MEM:2530.3M, EPOCH TIME: 1768909519.883887
[01/20 17:15:20    191s] Iteration  4: Total net bbox = 4.623e+03 (1.74e+03 2.88e+03)
[01/20 17:15:20    191s]               Est.  stn bbox = 4.980e+03 (1.87e+03 3.11e+03)
[01/20 17:15:20    191s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2558.9M
[01/20 17:15:20    191s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.256, MEM:2558.9M, EPOCH TIME: 1768909520.139639
[01/20 17:15:20    191s] no activity file in design. spp won't run.
[01/20 17:15:20    191s] NP #FI/FS/SF FL/PI: 80/0/0 176/0
[01/20 17:15:20    191s] no activity file in design. spp won't run.
[01/20 17:15:20    191s] OPERPROF: Starting npPlace at level 1, MEM:2526.9M, EPOCH TIME: 1768909520.143559
[01/20 17:15:20    191s] Iteration  5: Total net bbox = 4.413e+03 (1.58e+03 2.83e+03)
[01/20 17:15:20    191s]               Est.  stn bbox = 4.770e+03 (1.71e+03 3.06e+03)
[01/20 17:15:20    191s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2558.9M
[01/20 17:15:20    191s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.060, MEM:2558.9M, EPOCH TIME: 1768909520.203507
[01/20 17:15:20    191s] Legalizing MH Cells... 0 / 0 (level 3)
[01/20 17:15:20    191s] No instances found in the vector
[01/20 17:15:20    191s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2526.9M, DRC: 0)
[01/20 17:15:20    191s] 0 (out of 0) MH cells were successfully legalized.
[01/20 17:15:20    191s] no activity file in design. spp won't run.
[01/20 17:15:20    191s] NP #FI/FS/SF FL/PI: 80/0/0 176/0
[01/20 17:15:20    191s] no activity file in design. spp won't run.
[01/20 17:15:20    191s] OPERPROF: Starting npPlace at level 1, MEM:2526.9M, EPOCH TIME: 1768909520.206149
[01/20 17:15:20    191s] Iteration  6: Total net bbox = 4.544e+03 (1.69e+03 2.85e+03)
[01/20 17:15:20    191s]               Est.  stn bbox = 4.905e+03 (1.83e+03 3.08e+03)
[01/20 17:15:20    191s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2558.9M
[01/20 17:15:20    191s] OPERPROF: Finished npPlace at level 1, CPU:0.180, REAL:0.118, MEM:2558.9M, EPOCH TIME: 1768909520.324083
[01/20 17:15:20    191s] Legalizing MH Cells... 0 / 0 (level 4)
[01/20 17:15:20    191s] No instances found in the vector
[01/20 17:15:20    191s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2526.9M, DRC: 0)
[01/20 17:15:20    191s] 0 (out of 0) MH cells were successfully legalized.
[01/20 17:15:20    191s] no activity file in design. spp won't run.
[01/20 17:15:20    191s] NP #FI/FS/SF FL/PI: 80/0/0 176/0
[01/20 17:15:20    191s] no activity file in design. spp won't run.
[01/20 17:15:20    191s] OPERPROF: Starting npPlace at level 1, MEM:2526.9M, EPOCH TIME: 1768909520.326704
[01/20 17:15:20    192s] Iteration  7: Total net bbox = 4.754e+03 (1.77e+03 2.98e+03)
[01/20 17:15:20    192s]               Est.  stn bbox = 5.120e+03 (1.91e+03 3.21e+03)
[01/20 17:15:20    192s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2558.9M
[01/20 17:15:20    192s] OPERPROF: Finished npPlace at level 1, CPU:0.280, REAL:0.172, MEM:2558.9M, EPOCH TIME: 1768909520.499072
[01/20 17:15:20    192s] Legalizing MH Cells... 0 / 0 (level 5)
[01/20 17:15:20    192s] No instances found in the vector
[01/20 17:15:20    192s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2526.9M, DRC: 0)
[01/20 17:15:20    192s] 0 (out of 0) MH cells were successfully legalized.
[01/20 17:15:20    192s] no activity file in design. spp won't run.
[01/20 17:15:20    192s] NP #FI/FS/SF FL/PI: 80/0/0 176/0
[01/20 17:15:20    192s] no activity file in design. spp won't run.
[01/20 17:15:20    192s] OPERPROF: Starting npPlace at level 1, MEM:2526.9M, EPOCH TIME: 1768909520.501729
[01/20 17:15:20    192s] GP RA stats: MHOnly 0 nrInst 147 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/20 17:15:20    192s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2590.9M, EPOCH TIME: 1768909520.611451
[01/20 17:15:20    192s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2590.9M, EPOCH TIME: 1768909520.611584
[01/20 17:15:20    192s] Iteration  8: Total net bbox = 4.676e+03 (1.72e+03 2.96e+03)
[01/20 17:15:20    192s]               Est.  stn bbox = 5.035e+03 (1.85e+03 3.18e+03)
[01/20 17:15:20    192s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2590.9M
[01/20 17:15:20    192s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.110, MEM:2558.9M, EPOCH TIME: 1768909520.612113
[01/20 17:15:20    192s] Legalizing MH Cells... 0 / 0 (level 6)
[01/20 17:15:20    192s] No instances found in the vector
[01/20 17:15:20    192s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2526.9M, DRC: 0)
[01/20 17:15:20    192s] 0 (out of 0) MH cells were successfully legalized.
[01/20 17:15:20    192s] Move report: Timing Driven Placement moves 176 insts, mean move: 5.75 um, max move: 16.58 um 
[01/20 17:15:20    192s] 	Max move on inst (g5323__5526): (40.80, 28.88) --> (28.96, 33.62)
[01/20 17:15:20    192s] no activity file in design. spp won't run.
[01/20 17:15:20    192s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2526.9M, EPOCH TIME: 1768909520.613592
[01/20 17:15:20    192s] Saved padding area to DB
[01/20 17:15:20    192s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2526.9M, EPOCH TIME: 1768909520.644429
[01/20 17:15:20    192s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.644508
[01/20 17:15:20    192s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2526.9M, EPOCH TIME: 1768909520.644580
[01/20 17:15:20    192s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/20 17:15:20    192s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.644664
[01/20 17:15:20    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:20    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2526.9M, EPOCH TIME: 1768909520.646125
[01/20 17:15:20    192s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.646436
[01/20 17:15:20    192s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.034, MEM:2526.9M, EPOCH TIME: 1768909520.647769
[01/20 17:15:20    192s] 
[01/20 17:15:20    192s] Finished Incremental Placement (cpu=0:00:01.1, real=0:00:01.0, mem=2526.9M)
[01/20 17:15:20    192s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/20 17:15:20    192s] Type 'man IMPSP-9025' for more detail.
[01/20 17:15:20    192s] CongRepair sets shifter mode to gplace
[01/20 17:15:20    192s] TDRefine: refinePlace mode is spiral
[01/20 17:15:20    192s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2526.9M, EPOCH TIME: 1768909520.738901
[01/20 17:15:20    192s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2526.9M, EPOCH TIME: 1768909520.738964
[01/20 17:15:20    192s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2526.9M, EPOCH TIME: 1768909520.739027
[01/20 17:15:20    192s] Processing tracks to init pin-track alignment.
[01/20 17:15:20    192s] z: 2, totalTracks: 1
[01/20 17:15:20    192s] z: 4, totalTracks: 1
[01/20 17:15:20    192s] z: 6, totalTracks: 1
[01/20 17:15:20    192s] z: 8, totalTracks: 1
[01/20 17:15:20    192s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:20    192s] All LLGs are deleted
[01/20 17:15:20    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2526.9M, EPOCH TIME: 1768909520.742267
[01/20 17:15:20    192s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.742613
[01/20 17:15:20    192s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2526.9M, EPOCH TIME: 1768909520.742712
[01/20 17:15:20    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2526.9M, EPOCH TIME: 1768909520.743764
[01/20 17:15:20    192s] Max number of tech site patterns supported in site array is 256.
[01/20 17:15:20    192s] Core basic site is CoreSite
[01/20 17:15:20    192s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:20    192s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2526.9M, EPOCH TIME: 1768909520.759515
[01/20 17:15:20    192s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:15:20    192s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:15:20    192s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.001, MEM:2542.9M, EPOCH TIME: 1768909520.760097
[01/20 17:15:20    192s] Fast DP-INIT is on for default
[01/20 17:15:20    192s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:15:20    192s] Atter site array init, number of instance map data is 0.
[01/20 17:15:20    192s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.018, MEM:2542.9M, EPOCH TIME: 1768909520.761735
[01/20 17:15:20    192s] 
[01/20 17:15:20    192s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:20    192s] OPERPROF:         Starting CMU at level 5, MEM:2542.9M, EPOCH TIME: 1768909520.762040
[01/20 17:15:20    192s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:20    192s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2542.9M, EPOCH TIME: 1768909520.762437
[01/20 17:15:20    192s] 
[01/20 17:15:20    192s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:20    192s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:2526.9M, EPOCH TIME: 1768909520.762616
[01/20 17:15:20    192s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2526.9M, EPOCH TIME: 1768909520.762658
[01/20 17:15:20    192s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.762780
[01/20 17:15:20    192s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2526.9MB).
[01/20 17:15:20    192s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.024, MEM:2526.9M, EPOCH TIME: 1768909520.762882
[01/20 17:15:20    192s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.024, MEM:2526.9M, EPOCH TIME: 1768909520.762915
[01/20 17:15:20    192s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30636.2
[01/20 17:15:20    192s] OPERPROF:   Starting RefinePlace at level 2, MEM:2526.9M, EPOCH TIME: 1768909520.762960
[01/20 17:15:20    192s] *** Starting refinePlace (0:03:12 mem=2526.9M) ***
[01/20 17:15:20    192s] Total net bbox length = 4.883e+03 (1.930e+03 2.953e+03) (ext = 2.963e+03)
[01/20 17:15:20    192s] 
[01/20 17:15:20    192s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:20    192s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/20 17:15:20    192s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:20    192s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:20    192s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2526.9M, EPOCH TIME: 1768909520.765048
[01/20 17:15:20    192s] Starting refinePlace ...
[01/20 17:15:20    192s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:20    192s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:20    192s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2526.9M, EPOCH TIME: 1768909520.766805
[01/20 17:15:20    192s] DDP initSite1 nrRow 20 nrJob 20
[01/20 17:15:20    192s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2526.9M, EPOCH TIME: 1768909520.766860
[01/20 17:15:20    192s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.766904
[01/20 17:15:20    192s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2526.9M, EPOCH TIME: 1768909520.766942
[01/20 17:15:20    192s] DDP markSite nrRow 20 nrJob 20
[01/20 17:15:20    192s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.766989
[01/20 17:15:20    192s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.767025
[01/20 17:15:20    192s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/20 17:15:20    192s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2526.9M, EPOCH TIME: 1768909520.767685
[01/20 17:15:20    192s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2526.9M, EPOCH TIME: 1768909520.767721
[01/20 17:15:20    192s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.767781
[01/20 17:15:20    192s] ** Cut row section cpu time 0:00:00.0.
[01/20 17:15:20    192s]  ** Cut row section real time 0:00:00.0.
[01/20 17:15:20    192s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2526.9M, EPOCH TIME: 1768909520.767829
[01/20 17:15:20    192s]   Spread Effort: high, pre-route mode, useDDP on.
[01/20 17:15:20    192s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2526.9MB) @(0:03:12 - 0:03:12).
[01/20 17:15:20    192s] Move report: preRPlace moves 176 insts, mean move: 0.17 um, max move: 3.13 um 
[01/20 17:15:20    192s] 	Max move on inst (g5312__2883): (40.32, 42.56) --> (37.20, 42.56)
[01/20 17:15:20    192s] 	Length: 14 sites, height: 1 rows, site name: CoreSite, cell type: NOR4BX2
[01/20 17:15:20    192s] 	Violation at original loc: Placement Blockage Violation
[01/20 17:15:20    192s] wireLenOptFixPriorityInst 0 inst fixed
[01/20 17:15:20    192s] tweakage running in 2 threads.
[01/20 17:15:20    192s] Placement tweakage begins.
[01/20 17:15:20    192s] wire length = 5.293e+03
[01/20 17:15:20    192s] wire length = 5.204e+03
[01/20 17:15:20    192s] Placement tweakage ends.
[01/20 17:15:20    192s] Move report: tweak moves 66 insts, mean move: 3.17 um, max move: 8.00 um 
[01/20 17:15:20    192s] 	Max move on inst (g5386__8246): (14.00, 40.85) --> (22.00, 40.85)
[01/20 17:15:20    192s] 
[01/20 17:15:20    192s] Running Spiral MT with 2 threads  fetchWidth=8 
[01/20 17:15:20    192s] Move report: legalization moves 34 insts, mean move: 1.57 um, max move: 3.91 um spiral
[01/20 17:15:20    192s] 	Max move on inst (g5351__5526): (37.40, 40.85) --> (35.20, 42.56)
[01/20 17:15:20    192s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:15:20    192s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:15:20    192s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2530.0MB) @(0:03:12 - 0:03:12).
[01/20 17:15:20    192s] Move report: Detail placement moves 176 insts, mean move: 1.53 um, max move: 8.05 um 
[01/20 17:15:20    192s] 	Max move on inst (g5386__8246): (13.96, 40.86) --> (22.00, 40.85)
[01/20 17:15:20    192s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2530.0MB
[01/20 17:15:20    192s] Statistics of distance of Instance movement in refine placement:
[01/20 17:15:20    192s]   maximum (X+Y) =         8.05 um
[01/20 17:15:20    192s]   inst (g5386__8246) with max move: (13.964, 40.863) -> (22, 40.85)
[01/20 17:15:20    192s]   mean    (X+Y) =         1.53 um
[01/20 17:15:20    192s] Summary Report:
[01/20 17:15:20    192s] Instances move: 176 (out of 176 movable)
[01/20 17:15:20    192s] Instances flipped: 0
[01/20 17:15:20    192s] Mean displacement: 1.53 um
[01/20 17:15:20    192s] Max displacement: 8.05 um (Instance: g5386__8246) (13.964, 40.863) -> (22, 40.85)
[01/20 17:15:20    192s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: AOI2BB1X2
[01/20 17:15:20    192s] Total instances moved : 176
[01/20 17:15:20    192s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.022, MEM:2530.0M, EPOCH TIME: 1768909520.786714
[01/20 17:15:20    192s] Total net bbox length = 4.822e+03 (1.824e+03 2.998e+03) (ext = 2.978e+03)
[01/20 17:15:20    192s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2530.0MB
[01/20 17:15:20    192s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2530.0MB) @(0:03:12 - 0:03:12).
[01/20 17:15:20    192s] *** Finished refinePlace (0:03:12 mem=2530.0M) ***
[01/20 17:15:20    192s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30636.2
[01/20 17:15:20    192s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.024, MEM:2530.0M, EPOCH TIME: 1768909520.787055
[01/20 17:15:20    192s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2530.0M, EPOCH TIME: 1768909520.787107
[01/20 17:15:20    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:15:20    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:2527.0M, EPOCH TIME: 1768909520.790017
[01/20 17:15:20    192s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.051, MEM:2527.0M, EPOCH TIME: 1768909520.790071
[01/20 17:15:20    192s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2527.0M, EPOCH TIME: 1768909520.790472
[01/20 17:15:20    192s] Starting Early Global Route congestion estimation: mem = 2527.0M
[01/20 17:15:20    192s] (I)      ==================== Layers =====================
[01/20 17:15:20    192s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:20    192s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/20 17:15:20    192s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:20    192s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/20 17:15:20    192s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/20 17:15:20    192s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:20    192s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/20 17:15:20    192s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/20 17:15:20    192s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/20 17:15:20    192s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/20 17:15:20    192s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/20 17:15:20    192s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/20 17:15:20    192s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/20 17:15:20    192s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/20 17:15:20    192s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/20 17:15:20    192s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/20 17:15:20    192s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/20 17:15:20    192s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:20    192s] (I)      Started Import and model ( Curr Mem: 2526.98 MB )
[01/20 17:15:20    192s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:20    192s] (I)      == Non-default Options ==
[01/20 17:15:20    192s] (I)      Maximum routing layer                              : 11
[01/20 17:15:20    192s] (I)      Number of threads                                  : 2
[01/20 17:15:20    192s] (I)      Use non-blocking free Dbs wires                    : false
[01/20 17:15:20    192s] (I)      Method to set GCell size                           : row
[01/20 17:15:20    192s] (I)      Counted 457 PG shapes. We will not process PG shapes layer by layer.
[01/20 17:15:20    192s] (I)      Use row-based GCell size
[01/20 17:15:20    192s] (I)      Use row-based GCell align
[01/20 17:15:20    192s] (I)      layer 0 area = 80000
[01/20 17:15:20    192s] (I)      layer 1 area = 80000
[01/20 17:15:20    192s] (I)      layer 2 area = 80000
[01/20 17:15:20    192s] (I)      layer 3 area = 80000
[01/20 17:15:20    192s] (I)      layer 4 area = 80000
[01/20 17:15:20    192s] (I)      layer 5 area = 80000
[01/20 17:15:20    192s] (I)      layer 6 area = 80000
[01/20 17:15:20    192s] (I)      layer 7 area = 80000
[01/20 17:15:20    192s] (I)      layer 8 area = 80000
[01/20 17:15:20    192s] (I)      layer 9 area = 400000
[01/20 17:15:20    192s] (I)      layer 10 area = 400000
[01/20 17:15:20    192s] (I)      GCell unit size   : 3420
[01/20 17:15:20    192s] (I)      GCell multiplier  : 1
[01/20 17:15:20    192s] (I)      GCell row height  : 3420
[01/20 17:15:20    192s] (I)      Actual row height : 3420
[01/20 17:15:20    192s] (I)      GCell align ref   : 20000 20140
[01/20 17:15:20    192s] [NR-eGR] Track table information for default rule: 
[01/20 17:15:20    192s] [NR-eGR] M1 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M2 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M3 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M4 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M5 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M6 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M7 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M8 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M9 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M10 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] M11 has single uniform track structure
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 1
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 2
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 3
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 4
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 5
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 6
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 7
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 8
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 9
[01/20 17:15:20    192s] [NR-eGR] No double-cut via on layer 10
[01/20 17:15:20    192s] (I)      =============== Default via ===============
[01/20 17:15:20    192s] (I)      +----+------------------+-----------------+
[01/20 17:15:20    192s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/20 17:15:20    192s] (I)      +----+------------------+-----------------+
[01/20 17:15:20    192s] (I)      |  1 |                  |                 |
[01/20 17:15:20    192s] (I)      |  2 |                  |                 |
[01/20 17:15:20    192s] (I)      |  3 |                  |                 |
[01/20 17:15:20    192s] (I)      |  4 |                  |                 |
[01/20 17:15:20    192s] (I)      |  5 |                  |                 |
[01/20 17:15:20    192s] (I)      |  6 |                  |                 |
[01/20 17:15:20    192s] (I)      |  7 |                  |                 |
[01/20 17:15:20    192s] (I)      |  8 |                  |                 |
[01/20 17:15:20    192s] (I)      |  9 |                  |                 |
[01/20 17:15:20    192s] (I)      | 10 |                  |                 |
[01/20 17:15:20    192s] (I)      +----+------------------+-----------------+
[01/20 17:15:20    192s] [NR-eGR] Read 738 PG shapes
[01/20 17:15:20    192s] [NR-eGR] Read 0 clock shapes
[01/20 17:15:20    192s] [NR-eGR] Read 0 other shapes
[01/20 17:15:20    192s] [NR-eGR] #Routing Blockages  : 0
[01/20 17:15:20    192s] [NR-eGR] #Instance Blockages : 0
[01/20 17:15:20    192s] [NR-eGR] #PG Blockages       : 738
[01/20 17:15:20    192s] [NR-eGR] #Halo Blockages     : 0
[01/20 17:15:20    192s] [NR-eGR] #Boundary Blockages : 0
[01/20 17:15:20    192s] [NR-eGR] #Clock Blockages    : 0
[01/20 17:15:20    192s] [NR-eGR] #Other Blockages    : 0
[01/20 17:15:20    192s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/20 17:15:20    192s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/20 17:15:20    192s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/20 17:15:20    192s] (I)      early_global_route_priority property id does not exist.
[01/20 17:15:20    192s] (I)      Read Num Blocks=738  Num Prerouted Wires=0  Num CS=0
[01/20 17:15:20    192s] (I)      Layer 1 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:20    192s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:20    192s] (I)      Layer 3 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:20    192s] (I)      Layer 4 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:20    192s] (I)      Layer 5 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:20    192s] (I)      Layer 6 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:20    192s] (I)      Layer 7 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:20    192s] (I)      Layer 8 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:20    192s] (I)      Layer 9 (V) : #blockages 54 : #preroutes 0
[01/20 17:15:20    192s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/20 17:15:20    192s] (I)      Number of ignored nets                =      0
[01/20 17:15:20    192s] (I)      Number of connected nets              =      0
[01/20 17:15:20    192s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/20 17:15:20    192s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/20 17:15:20    192s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/20 17:15:20    192s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/20 17:15:20    192s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/20 17:15:20    192s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/20 17:15:20    192s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/20 17:15:20    192s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/20 17:15:20    192s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/20 17:15:20    192s] (I)      Ndr track 0 does not exist
[01/20 17:15:20    192s] (I)      ---------------------Grid Graph Info--------------------
[01/20 17:15:20    192s] (I)      Routing area        : (0, 0) - (112400, 108680)
[01/20 17:15:20    192s] (I)      Core area           : (20000, 20140) - (92400, 88540)
[01/20 17:15:20    192s] (I)      Site width          :   400  (dbu)
[01/20 17:15:20    192s] (I)      Row height          :  3420  (dbu)
[01/20 17:15:20    192s] (I)      GCell row height    :  3420  (dbu)
[01/20 17:15:20    192s] (I)      GCell width         :  3420  (dbu)
[01/20 17:15:20    192s] (I)      GCell height        :  3420  (dbu)
[01/20 17:15:20    192s] (I)      Grid                :    33    31    11
[01/20 17:15:20    192s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/20 17:15:20    192s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/20 17:15:20    192s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/20 17:15:20    192s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/20 17:15:20    192s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/20 17:15:20    192s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/20 17:15:20    192s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/20 17:15:20    192s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[01/20 17:15:20    192s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/20 17:15:20    192s] (I)      Total num of tracks :   286   281   271   281   271   281   271   281   135   111   108
[01/20 17:15:20    192s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/20 17:15:20    192s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/20 17:15:20    192s] (I)      --------------------------------------------------------
[01/20 17:15:20    192s] 
[01/20 17:15:20    192s] [NR-eGR] ============ Routing rule table ============
[01/20 17:15:20    192s] [NR-eGR] Rule id: 0  Nets: 274
[01/20 17:15:20    192s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/20 17:15:20    192s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/20 17:15:20    192s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/20 17:15:20    192s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:15:20    192s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:15:20    192s] [NR-eGR] ========================================
[01/20 17:15:20    192s] [NR-eGR] 
[01/20 17:15:20    192s] (I)      =============== Blocked Tracks ===============
[01/20 17:15:20    192s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:20    192s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/20 17:15:20    192s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:20    192s] (I)      |     1 |       0 |        0 |         0.00% |
[01/20 17:15:20    192s] (I)      |     2 |    8711 |      924 |        10.61% |
[01/20 17:15:20    192s] (I)      |     3 |    8943 |      240 |         2.68% |
[01/20 17:15:20    192s] (I)      |     4 |    8711 |      924 |        10.61% |
[01/20 17:15:20    192s] (I)      |     5 |    8943 |      240 |         2.68% |
[01/20 17:15:20    192s] (I)      |     6 |    8711 |      924 |        10.61% |
[01/20 17:15:20    192s] (I)      |     7 |    8943 |      240 |         2.68% |
[01/20 17:15:20    192s] (I)      |     8 |    8711 |      924 |        10.61% |
[01/20 17:15:20    192s] (I)      |     9 |    4455 |      145 |         3.25% |
[01/20 17:15:20    192s] (I)      |    10 |    3441 |      568 |        16.51% |
[01/20 17:15:20    192s] (I)      |    11 |    3564 |      624 |        17.51% |
[01/20 17:15:20    192s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:20    192s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2526.98 MB )
[01/20 17:15:20    192s] (I)      Reset routing kernel
[01/20 17:15:20    192s] (I)      Started Global Routing ( Curr Mem: 2526.98 MB )
[01/20 17:15:20    192s] (I)      totalPins=836  totalGlobalPin=813 (97.25%)
[01/20 17:15:20    192s] (I)      total 2D Cap : 70228 = (33595 H, 36633 V)
[01/20 17:15:20    192s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/20 17:15:20    192s] (I)      
[01/20 17:15:20    192s] (I)      ============  Phase 1a Route ============
[01/20 17:15:20    192s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:20    192s] (I)      
[01/20 17:15:20    192s] (I)      ============  Phase 1b Route ============
[01/20 17:15:20    192s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:20    192s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.080410e+03um
[01/20 17:15:20    192s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/20 17:15:20    192s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/20 17:15:20    192s] (I)      
[01/20 17:15:20    192s] (I)      ============  Phase 1c Route ============
[01/20 17:15:20    192s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:20    192s] (I)      
[01/20 17:15:20    192s] (I)      ============  Phase 1d Route ============
[01/20 17:15:20    192s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:20    192s] (I)      
[01/20 17:15:20    192s] (I)      ============  Phase 1e Route ============
[01/20 17:15:20    192s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:20    192s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.080410e+03um
[01/20 17:15:20    192s] (I)      
[01/20 17:15:20    192s] (I)      ============  Phase 1l Route ============
[01/20 17:15:20    192s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/20 17:15:20    192s] (I)      Layer  2:       8181      1332         0         256        8208    ( 3.03%) 
[01/20 17:15:20    192s] (I)      Layer  3:       8510      1094         0           0        8482    ( 0.00%) 
[01/20 17:15:20    192s] (I)      Layer  4:       8181       725         0         256        8208    ( 3.03%) 
[01/20 17:15:20    192s] (I)      Layer  5:       8510        75         0           0        8482    ( 0.00%) 
[01/20 17:15:20    192s] (I)      Layer  6:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:15:20    192s] (I)      Layer  7:       8510         0         0           0        8482    ( 0.00%) 
[01/20 17:15:20    192s] (I)      Layer  8:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:15:20    192s] (I)      Layer  9:       4225         0         0           0        4241    ( 0.00%) 
[01/20 17:15:20    192s] (I)      Layer 10:       2774         0         0         472        2914    (13.94%) 
[01/20 17:15:20    192s] (I)      Layer 11:       2848         0         0         383        3010    (11.29%) 
[01/20 17:15:20    192s] (I)      Total:         68101      3226         0        1878       68437    ( 2.67%) 
[01/20 17:15:20    192s] (I)      
[01/20 17:15:20    192s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/20 17:15:20    192s] [NR-eGR]                        OverCon            
[01/20 17:15:20    192s] [NR-eGR]                         #Gcell     %Gcell
[01/20 17:15:20    192s] [NR-eGR]        Layer             (1-0)    OverCon
[01/20 17:15:20    192s] [NR-eGR] ----------------------------------------------
[01/20 17:15:20    192s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR] ----------------------------------------------
[01/20 17:15:20    192s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/20 17:15:20    192s] [NR-eGR] 
[01/20 17:15:20    192s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2526.98 MB )
[01/20 17:15:20    192s] (I)      total 2D Cap : 70385 = (33662 H, 36723 V)
[01/20 17:15:20    192s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/20 17:15:20    192s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2527.0M
[01/20 17:15:20    192s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.022, MEM:2527.0M, EPOCH TIME: 1768909520.812093
[01/20 17:15:20    192s] OPERPROF: Starting HotSpotCal at level 1, MEM:2527.0M, EPOCH TIME: 1768909520.812131
[01/20 17:15:20    192s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:20    192s] [hotspot] |            |   max hotspot | total hotspot |
[01/20 17:15:20    192s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:20    192s] [hotspot] | normalized |          0.00 |          0.00 |
[01/20 17:15:20    192s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:20    192s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/20 17:15:20    192s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/20 17:15:20    192s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2527.0M, EPOCH TIME: 1768909520.812397
[01/20 17:15:20    192s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2527.0M, EPOCH TIME: 1768909520.812462
[01/20 17:15:20    192s] Starting Early Global Route wiring: mem = 2527.0M
[01/20 17:15:20    192s] (I)      ============= Track Assignment ============
[01/20 17:15:20    192s] (I)      Started Track Assignment (2T) ( Curr Mem: 2526.98 MB )
[01/20 17:15:20    192s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/20 17:15:20    192s] (I)      Run Multi-thread track assignment
[01/20 17:15:20    192s] (I)      Finished Track Assignment (2T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2526.98 MB )
[01/20 17:15:20    192s] (I)      Started Export ( Curr Mem: 2526.98 MB )
[01/20 17:15:20    192s] [NR-eGR]              Length (um)  Vias 
[01/20 17:15:20    192s] [NR-eGR] -------------------------------
[01/20 17:15:20    192s] [NR-eGR]  M1   (1H)             0   736 
[01/20 17:15:20    192s] [NR-eGR]  M2   (2V)          2003  1168 
[01/20 17:15:20    192s] [NR-eGR]  M3   (3H)          1937   185 
[01/20 17:15:20    192s] [NR-eGR]  M4   (4V)          1279    16 
[01/20 17:15:20    192s] [NR-eGR]  M5   (5H)           129     0 
[01/20 17:15:20    192s] [NR-eGR]  M6   (6V)             0     0 
[01/20 17:15:20    192s] [NR-eGR]  M7   (7H)             0     0 
[01/20 17:15:20    192s] [NR-eGR]  M8   (8V)             0     0 
[01/20 17:15:20    192s] [NR-eGR]  M9   (9H)             0     0 
[01/20 17:15:20    192s] [NR-eGR]  M10  (10V)            0     0 
[01/20 17:15:20    192s] [NR-eGR]  M11  (11H)            0     0 
[01/20 17:15:20    192s] [NR-eGR] -------------------------------
[01/20 17:15:20    192s] [NR-eGR]       Total         5348  2105 
[01/20 17:15:20    192s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:15:20    192s] [NR-eGR] Total half perimeter of net bounding box: 4822um
[01/20 17:15:20    192s] [NR-eGR] Total length: 5348um, number of vias: 2105
[01/20 17:15:20    192s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:15:20    192s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/20 17:15:20    192s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:15:20    192s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2526.98 MB )
[01/20 17:15:20    192s] Early Global Route wiring runtime: 0.01 seconds, mem = 2527.0M
[01/20 17:15:20    192s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.020, REAL:0.009, MEM:2527.0M, EPOCH TIME: 1768909520.821585
[01/20 17:15:20    192s] 0 delay mode for cte disabled.
[01/20 17:15:20    192s] SKP cleared!
[01/20 17:15:20    192s] 
[01/20 17:15:20    192s] *** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:01.0)***
[01/20 17:15:20    192s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2415.0M, EPOCH TIME: 1768909520.856383
[01/20 17:15:20    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] All LLGs are deleted
[01/20 17:15:20    192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:20    192s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2415.0M, EPOCH TIME: 1768909520.856474
[01/20 17:15:20    192s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2415.0M, EPOCH TIME: 1768909520.856518
[01/20 17:15:20    192s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2413.0M, EPOCH TIME: 1768909520.856973
[01/20 17:15:20    192s] Start to check current routing status for nets...
[01/20 17:15:20    192s] All nets are already routed correctly.
[01/20 17:15:20    192s] End to check current routing status for nets (mem=2413.0M)
[01/20 17:15:21    192s] Extraction called for design 'simple_alu' of instances=256 and nets=280 using extraction engine 'preRoute' .
[01/20 17:15:21    192s] PreRoute RC Extraction called for design simple_alu.
[01/20 17:15:21    192s] RC Extraction called in multi-corner(1) mode.
[01/20 17:15:21    192s] RCMode: PreRoute
[01/20 17:15:21    192s]       RC Corner Indexes            0   
[01/20 17:15:21    192s] Capacitance Scaling Factor   : 1.00000 
[01/20 17:15:21    192s] Resistance Scaling Factor    : 1.00000 
[01/20 17:15:21    192s] Clock Cap. Scaling Factor    : 1.00000 
[01/20 17:15:21    192s] Clock Res. Scaling Factor    : 1.00000 
[01/20 17:15:21    192s] Shrink Factor                : 0.90000
[01/20 17:15:21    192s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/20 17:15:21    192s] Using capacitance table file ...
[01/20 17:15:21    192s] 
[01/20 17:15:21    192s] Trim Metal Layers:
[01/20 17:15:21    192s] LayerId::1 widthSet size::4
[01/20 17:15:21    192s] LayerId::2 widthSet size::4
[01/20 17:15:21    192s] LayerId::3 widthSet size::4
[01/20 17:15:21    192s] LayerId::4 widthSet size::4
[01/20 17:15:21    192s] LayerId::5 widthSet size::4
[01/20 17:15:21    192s] LayerId::6 widthSet size::4
[01/20 17:15:21    192s] LayerId::7 widthSet size::5
[01/20 17:15:21    192s] LayerId::8 widthSet size::5
[01/20 17:15:21    192s] LayerId::9 widthSet size::5
[01/20 17:15:21    192s] LayerId::10 widthSet size::4
[01/20 17:15:21    192s] LayerId::11 widthSet size::3
[01/20 17:15:21    192s] Updating RC grid for preRoute extraction ...
[01/20 17:15:21    192s] eee: pegSigSF::1.070000
[01/20 17:15:21    192s] Initializing multi-corner capacitance tables ... 
[01/20 17:15:21    192s] Initializing multi-corner resistance tables ...
[01/20 17:15:21    192s] Creating RPSQ from WeeR and WRes ...
[01/20 17:15:21    192s] eee: l::1 avDens::0.056535 usedTrk::61.058071 availTrk::1080.000000 sigTrk::61.058071
[01/20 17:15:21    192s] eee: l::2 avDens::0.116904 usedTrk::149.928772 availTrk::1282.500000 sigTrk::149.928772
[01/20 17:15:21    192s] eee: l::3 avDens::0.117012 usedTrk::150.067487 availTrk::1282.500000 sigTrk::150.067487
[01/20 17:15:21    192s] eee: l::4 avDens::0.111610 usedTrk::114.512368 availTrk::1026.000000 sigTrk::114.512368
[01/20 17:15:21    192s] eee: l::5 avDens::0.020733 usedTrk::10.636140 availTrk::513.000000 sigTrk::10.636140
[01/20 17:15:21    192s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:21    192s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:21    192s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:21    192s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:21    192s] eee: l::10 avDens::0.041883 usedTrk::15.756199 availTrk::376.200000 sigTrk::15.756199
[01/20 17:15:21    192s] eee: l::11 avDens::0.057741 usedTrk::23.696959 availTrk::410.400000 sigTrk::23.696959
[01/20 17:15:21    192s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:15:21    192s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.209757 uaWl=1.000000 uaWlH=0.263249 aWlH=0.000000 lMod=0 pMax=0.823300 pMod=82 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/20 17:15:21    192s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2412.957M)
[01/20 17:15:21    192s] Compute RC Scale Done ...
[01/20 17:15:21    192s] **optDesign ... cpu = 0:00:12, real = 0:00:24, mem = 1401.2M, totSessionCpu=0:03:13 **
[01/20 17:15:21    192s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 17:15:21    192s] #################################################################################
[01/20 17:15:21    192s] # Design Stage: PreRoute
[01/20 17:15:21    192s] # Design Name: simple_alu
[01/20 17:15:21    192s] # Design Mode: 45nm
[01/20 17:15:21    192s] # Analysis Mode: MMMC OCV 
[01/20 17:15:21    192s] # Parasitics Mode: No SPEF/RCDB 
[01/20 17:15:21    192s] # Signoff Settings: SI Off 
[01/20 17:15:21    192s] #################################################################################
[01/20 17:15:21    192s] Topological Sorting (REAL = 0:00:00.0, MEM = 2411.9M, InitMEM = 2411.9M)
[01/20 17:15:21    192s] Calculate early delays in OCV mode...
[01/20 17:15:21    192s] Calculate late delays in OCV mode...
[01/20 17:15:21    192s] Calculate early delays in OCV mode...
[01/20 17:15:21    192s] Calculate late delays in OCV mode...
[01/20 17:15:21    192s] Start delay calculation (fullDC) (2 T). (MEM=2412.88)
[01/20 17:15:21    192s] End AAE Lib Interpolated Model. (MEM=2422.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:21    193s] Total number of fetched objects 274
[01/20 17:15:21    193s] Total number of fetched objects 274
[01/20 17:15:21    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:21    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:21    193s] End delay calculation. (MEM=2486.05 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:15:21    193s] End delay calculation (fullDC). (MEM=2486.05 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:15:21    193s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2486.1M) ***
[01/20 17:15:22    193s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:03.0 (0.7), totSession cpu/real = 0:03:13.1/0:41:33.6 (0.1), mem = 2501.1M
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] =============================================================================================
[01/20 17:15:22    193s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[01/20 17:15:22    193s] =============================================================================================
[01/20 17:15:22    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:22    193s] ---------------------------------------------------------------------------------------------
[01/20 17:15:22    193s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ ExtractRC              ]      1   0:00:00.4  (  12.4 % )     0:00:00.4 /  0:00:00.3    0.9
[01/20 17:15:22    193s] [ TimingUpdate           ]      4   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[01/20 17:15:22    193s] [ FullDelayCalc          ]      1   0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.2    0.7
[01/20 17:15:22    193s] [ MISC                   ]          0:00:02.4  (  78.3 % )     0:00:02.4 /  0:00:01.4    0.6
[01/20 17:15:22    193s] ---------------------------------------------------------------------------------------------
[01/20 17:15:22    193s]  IncrReplace #1 TOTAL               0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.0    0.7
[01/20 17:15:22    193s] ---------------------------------------------------------------------------------------------
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] *** Timing Is met
[01/20 17:15:22    193s] *** Check timing (0:00:00.0)
[01/20 17:15:22    193s] *** Timing Is met
[01/20 17:15:22    193s] *** Check timing (0:00:00.0)
[01/20 17:15:22    193s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/20 17:15:22    193s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=2518.1M
[01/20 17:15:22    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=2518.1M
[01/20 17:15:22    193s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:15:22    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:13 mem=2546.7M
[01/20 17:15:22    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:2546.7M, EPOCH TIME: 1768909522.266592
[01/20 17:15:22    193s] Processing tracks to init pin-track alignment.
[01/20 17:15:22    193s] z: 2, totalTracks: 1
[01/20 17:15:22    193s] z: 4, totalTracks: 1
[01/20 17:15:22    193s] z: 6, totalTracks: 1
[01/20 17:15:22    193s] z: 8, totalTracks: 1
[01/20 17:15:22    193s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:22    193s] All LLGs are deleted
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2546.7M, EPOCH TIME: 1768909522.270165
[01/20 17:15:22    193s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2546.7M, EPOCH TIME: 1768909522.270502
[01/20 17:15:22    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2546.7M, EPOCH TIME: 1768909522.270593
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2578.7M, EPOCH TIME: 1768909522.272001
[01/20 17:15:22    193s] Max number of tech site patterns supported in site array is 256.
[01/20 17:15:22    193s] Core basic site is CoreSite
[01/20 17:15:22    193s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:22    193s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2578.7M, EPOCH TIME: 1768909522.288012
[01/20 17:15:22    193s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:15:22    193s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:15:22    193s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2594.7M, EPOCH TIME: 1768909522.288586
[01/20 17:15:22    193s] Fast DP-INIT is on for default
[01/20 17:15:22    193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:15:22    193s] Atter site array init, number of instance map data is 0.
[01/20 17:15:22    193s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2594.7M, EPOCH TIME: 1768909522.290246
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:22    193s] OPERPROF:     Starting CMU at level 3, MEM:2594.7M, EPOCH TIME: 1768909522.290567
[01/20 17:15:22    193s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:22    193s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2594.7M, EPOCH TIME: 1768909522.290954
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:22    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2578.7M, EPOCH TIME: 1768909522.291119
[01/20 17:15:22    193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2578.7M, EPOCH TIME: 1768909522.291177
[01/20 17:15:22    193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2578.7M, EPOCH TIME: 1768909522.291307
[01/20 17:15:22    193s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2578.7MB).
[01/20 17:15:22    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2578.7M, EPOCH TIME: 1768909522.291428
[01/20 17:15:22    193s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:15:22    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:13 mem=2578.7M
[01/20 17:15:22    193s] Begin: Area Reclaim Optimization
[01/20 17:15:22    193s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:13.2/0:41:33.9 (0.1), mem = 2578.7M
[01/20 17:15:22    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.6
[01/20 17:15:22    193s] ### Creating RouteCongInterface, started
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] #optDebug: {0, 1.000}
[01/20 17:15:22    193s] ### Creating RouteCongInterface, finished
[01/20 17:15:22    193s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:15:22    193s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=2578.7M
[01/20 17:15:22    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=2578.7M
[01/20 17:15:22    193s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2578.7M, EPOCH TIME: 1768909522.328365
[01/20 17:15:22    193s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2578.7M, EPOCH TIME: 1768909522.328464
[01/20 17:15:22    193s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:22    193s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:22    193s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 64.20
[01/20 17:15:22    193s] +---------+---------+--------+--------+------------+--------+
[01/20 17:15:22    193s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/20 17:15:22    193s] +---------+---------+--------+--------+------------+--------+
[01/20 17:15:22    193s] |   64.20%|        -|   0.000|   0.000|   0:00:00.0| 2578.7M|
[01/20 17:15:22    193s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/20 17:15:22    193s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2578.7M|
[01/20 17:15:22    193s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2578.7M|
[01/20 17:15:22    193s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2578.7M|
[01/20 17:15:22    193s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/20 17:15:22    193s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/20 17:15:22    193s] |   64.20%|        0|   0.000|   0.000|   0:00:00.0| 2578.7M|
[01/20 17:15:22    193s] +---------+---------+--------+--------+------------+--------+
[01/20 17:15:22    193s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 64.20
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/20 17:15:22    193s] --------------------------------------------------------------
[01/20 17:15:22    193s] |                                   | Total     | Sequential |
[01/20 17:15:22    193s] --------------------------------------------------------------
[01/20 17:15:22    193s] | Num insts resized                 |       0  |       0    |
[01/20 17:15:22    193s] | Num insts undone                  |       0  |       0    |
[01/20 17:15:22    193s] | Num insts Downsized               |       0  |       0    |
[01/20 17:15:22    193s] | Num insts Samesized               |       0  |       0    |
[01/20 17:15:22    193s] | Num insts Upsized                 |       0  |       0    |
[01/20 17:15:22    193s] | Num multiple commits+uncommits    |       0  |       -    |
[01/20 17:15:22    193s] --------------------------------------------------------------
[01/20 17:15:22    193s] Bottom Preferred Layer:
[01/20 17:15:22    193s]     None
[01/20 17:15:22    193s] Via Pillar Rule:
[01/20 17:15:22    193s]     None
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/20 17:15:22    193s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[01/20 17:15:22    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2578.7M, EPOCH TIME: 1768909522.356317
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2550.7M, EPOCH TIME: 1768909522.358699
[01/20 17:15:22    193s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2550.7M, EPOCH TIME: 1768909522.373714
[01/20 17:15:22    193s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2550.7M, EPOCH TIME: 1768909522.373816
[01/20 17:15:22    193s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2550.7M, EPOCH TIME: 1768909522.376307
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:22    193s] OPERPROF:       Starting CMU at level 4, MEM:2550.7M, EPOCH TIME: 1768909522.394022
[01/20 17:15:22    193s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:22    193s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2550.7M, EPOCH TIME: 1768909522.394412
[01/20 17:15:22    193s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2550.7M, EPOCH TIME: 1768909522.394501
[01/20 17:15:22    193s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2550.7M, EPOCH TIME: 1768909522.394542
[01/20 17:15:22    193s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2550.7M, EPOCH TIME: 1768909522.394661
[01/20 17:15:22    193s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2550.7M, EPOCH TIME: 1768909522.394724
[01/20 17:15:22    193s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2550.7M, EPOCH TIME: 1768909522.394781
[01/20 17:15:22    193s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:2550.7M, EPOCH TIME: 1768909522.394848
[01/20 17:15:22    193s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.021, MEM:2550.7M, EPOCH TIME: 1768909522.394898
[01/20 17:15:22    193s] TDRefine: refinePlace mode is spiral
[01/20 17:15:22    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30636.3
[01/20 17:15:22    193s] OPERPROF: Starting RefinePlace at level 1, MEM:2550.7M, EPOCH TIME: 1768909522.394959
[01/20 17:15:22    193s] *** Starting refinePlace (0:03:13 mem=2550.7M) ***
[01/20 17:15:22    193s] Total net bbox length = 4.822e+03 (1.824e+03 2.998e+03) (ext = 2.978e+03)
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:22    193s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/20 17:15:22    193s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:22    193s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:22    193s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2550.7M, EPOCH TIME: 1768909522.396967
[01/20 17:15:22    193s] Starting refinePlace ...
[01/20 17:15:22    193s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:22    193s] One DDP V2 for no tweak run.
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Running Spiral MT with 2 threads  fetchWidth=8 
[01/20 17:15:22    193s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/20 17:15:22    193s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:15:22    193s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:15:22    193s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2550.7MB) @(0:03:13 - 0:03:13).
[01/20 17:15:22    193s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/20 17:15:22    193s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2550.7MB
[01/20 17:15:22    193s] Statistics of distance of Instance movement in refine placement:
[01/20 17:15:22    193s]   maximum (X+Y) =         0.00 um
[01/20 17:15:22    193s]   mean    (X+Y) =         0.00 um
[01/20 17:15:22    193s] Summary Report:
[01/20 17:15:22    193s] Instances move: 0 (out of 176 movable)
[01/20 17:15:22    193s] Instances flipped: 0
[01/20 17:15:22    193s] Mean displacement: 0.00 um
[01/20 17:15:22    193s] Max displacement: 0.00 um 
[01/20 17:15:22    193s] Total instances moved : 0
[01/20 17:15:22    193s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.004, MEM:2550.7M, EPOCH TIME: 1768909522.401124
[01/20 17:15:22    193s] Total net bbox length = 4.822e+03 (1.824e+03 2.998e+03) (ext = 2.978e+03)
[01/20 17:15:22    193s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2550.7MB
[01/20 17:15:22    193s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2550.7MB) @(0:03:13 - 0:03:13).
[01/20 17:15:22    193s] *** Finished refinePlace (0:03:13 mem=2550.7M) ***
[01/20 17:15:22    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30636.3
[01/20 17:15:22    193s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.006, MEM:2550.7M, EPOCH TIME: 1768909522.401420
[01/20 17:15:22    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2550.7M, EPOCH TIME: 1768909522.402279
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2550.7M, EPOCH TIME: 1768909522.404235
[01/20 17:15:22    193s] *** maximum move = 0.00 um ***
[01/20 17:15:22    193s] *** Finished re-routing un-routed nets (2550.7M) ***
[01/20 17:15:22    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:2550.7M, EPOCH TIME: 1768909522.424877
[01/20 17:15:22    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2550.7M, EPOCH TIME: 1768909522.427318
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:22    193s] OPERPROF:     Starting CMU at level 3, MEM:2550.7M, EPOCH TIME: 1768909522.444705
[01/20 17:15:22    193s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:22    193s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2550.7M, EPOCH TIME: 1768909522.445091
[01/20 17:15:22    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2550.7M, EPOCH TIME: 1768909522.445183
[01/20 17:15:22    193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2550.7M, EPOCH TIME: 1768909522.445224
[01/20 17:15:22    193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2550.7M, EPOCH TIME: 1768909522.445338
[01/20 17:15:22    193s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2550.7M, EPOCH TIME: 1768909522.445400
[01/20 17:15:22    193s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2550.7M, EPOCH TIME: 1768909522.445457
[01/20 17:15:22    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2550.7M, EPOCH TIME: 1768909522.445526
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2550.7M) ***
[01/20 17:15:22    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.6
[01/20 17:15:22    193s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.2 (0.8), totSession cpu/real = 0:03:13.3/0:41:34.0 (0.1), mem = 2550.7M
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] =============================================================================================
[01/20 17:15:22    193s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.15-s110_1
[01/20 17:15:22    193s] =============================================================================================
[01/20 17:15:22    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:22    193s] ---------------------------------------------------------------------------------------------
[01/20 17:15:22    193s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.2
[01/20 17:15:22    193s] [ OptSingleIteration     ]      4   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/20 17:15:22    193s] [ OptGetWeight           ]     70   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ OptEval                ]     70   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ OptCommit              ]     70   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ PostCommitDelayUpdate  ]     70   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ RefinePlace            ]      1   0:00:00.1  (  59.1 % )     0:00:00.1 /  0:00:00.1    0.7
[01/20 17:15:22    193s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ MISC                   ]          0:00:00.0  (  23.0 % )     0:00:00.0 /  0:00:00.0    0.8
[01/20 17:15:22    193s] ---------------------------------------------------------------------------------------------
[01/20 17:15:22    193s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.8
[01/20 17:15:22    193s] ---------------------------------------------------------------------------------------------
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2490.1M, EPOCH TIME: 1768909522.448007
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2431.1M, EPOCH TIME: 1768909522.450456
[01/20 17:15:22    193s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:15:22    193s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2431.06M, totSessionCpu=0:03:13).
[01/20 17:15:22    193s] **INFO: Flow update: Design timing is met.
[01/20 17:15:22    193s] Begin: GigaOpt postEco DRV Optimization
[01/20 17:15:22    193s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/20 17:15:22    193s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:13.3/0:41:34.1 (0.1), mem = 2431.1M
[01/20 17:15:22    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.7
[01/20 17:15:22    193s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:15:22    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:13 mem=2431.1M
[01/20 17:15:22    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:2431.1M, EPOCH TIME: 1768909522.532240
[01/20 17:15:22    193s] Processing tracks to init pin-track alignment.
[01/20 17:15:22    193s] z: 2, totalTracks: 1
[01/20 17:15:22    193s] z: 4, totalTracks: 1
[01/20 17:15:22    193s] z: 6, totalTracks: 1
[01/20 17:15:22    193s] z: 8, totalTracks: 1
[01/20 17:15:22    193s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:22    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2431.1M, EPOCH TIME: 1768909522.534921
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:22    193s] OPERPROF:     Starting CMU at level 3, MEM:2431.1M, EPOCH TIME: 1768909522.552859
[01/20 17:15:22    193s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:22    193s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2431.1M, EPOCH TIME: 1768909522.553262
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:22    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2431.1M, EPOCH TIME: 1768909522.553357
[01/20 17:15:22    193s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2431.1M, EPOCH TIME: 1768909522.553397
[01/20 17:15:22    193s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2431.1M, EPOCH TIME: 1768909522.553509
[01/20 17:15:22    193s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2431.1MB).
[01/20 17:15:22    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2431.1M, EPOCH TIME: 1768909522.553611
[01/20 17:15:22    193s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:15:22    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:13 mem=2431.1M
[01/20 17:15:22    193s] ### Creating RouteCongInterface, started
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] #optDebug: {0, 1.000}
[01/20 17:15:22    193s] ### Creating RouteCongInterface, finished
[01/20 17:15:22    193s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:15:22    193s] ### Creating LA Mngr. totSessionCpu=0:03:13 mem=2431.1M
[01/20 17:15:22    193s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=2431.1M
[01/20 17:15:22    193s] [GPS-DRV] Optimizer parameters ============================= 
[01/20 17:15:22    193s] [GPS-DRV] maxDensity (design): 0.95
[01/20 17:15:22    193s] [GPS-DRV] maxLocalDensity: 0.98
[01/20 17:15:22    193s] [GPS-DRV] All active and enabled setup views
[01/20 17:15:22    193s] [GPS-DRV]     view_wcl_slow
[01/20 17:15:22    193s] [GPS-DRV]     view_wcl_fast
[01/20 17:15:22    193s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/20 17:15:22    193s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/20 17:15:22    193s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/20 17:15:22    193s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/20 17:15:22    193s] [GPS-DRV] timing-driven DRV settings
[01/20 17:15:22    193s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/20 17:15:22    193s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2516.9M, EPOCH TIME: 1768909522.614074
[01/20 17:15:22    193s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2516.9M, EPOCH TIME: 1768909522.614143
[01/20 17:15:22    193s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:22    193s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:22    193s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/20 17:15:22    193s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/20 17:15:22    193s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/20 17:15:22    193s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/20 17:15:22    193s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/20 17:15:22    193s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[01/20 17:15:22    193s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[01/20 17:15:22    193s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/20 17:15:22    193s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 64.20%|          |         |
[01/20 17:15:22    193s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[01/20 17:15:22    193s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[01/20 17:15:22    193s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/20 17:15:22    193s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 64.20%| 0:00:00.0|  2548.9M|
[01/20 17:15:22    193s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/20 17:15:22    193s] Bottom Preferred Layer:
[01/20 17:15:22    193s]     None
[01/20 17:15:22    193s] Via Pillar Rule:
[01/20 17:15:22    193s]     None
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2548.9M) ***
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 5347.75, Stn-len 0
[01/20 17:15:22    193s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2488.3M, EPOCH TIME: 1768909522.625365
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2431.3M, EPOCH TIME: 1768909522.627470
[01/20 17:15:22    193s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:15:22    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.7
[01/20 17:15:22    193s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.6), totSession cpu/real = 0:03:13.4/0:41:34.2 (0.1), mem = 2431.3M
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] =============================================================================================
[01/20 17:15:22    193s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[01/20 17:15:22    193s] =============================================================================================
[01/20 17:15:22    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:22    193s] ---------------------------------------------------------------------------------------------
[01/20 17:15:22    193s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  23.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/20 17:15:22    193s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ OptimizationStep       ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ DrvFindVioNets         ]      2   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:22    193s] [ MISC                   ]          0:00:00.1  (  65.2 % )     0:00:00.1 /  0:00:00.0    0.5
[01/20 17:15:22    193s] ---------------------------------------------------------------------------------------------
[01/20 17:15:22    193s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.6
[01/20 17:15:22    193s] ---------------------------------------------------------------------------------------------
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] End: GigaOpt postEco DRV Optimization
[01/20 17:15:22    193s] **INFO: Flow update: Design timing is met.
[01/20 17:15:22    193s] Running refinePlace -preserveRouting true -hardFence false
[01/20 17:15:22    193s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2431.3M, EPOCH TIME: 1768909522.742228
[01/20 17:15:22    193s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2431.3M, EPOCH TIME: 1768909522.742285
[01/20 17:15:22    193s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2431.3M, EPOCH TIME: 1768909522.742346
[01/20 17:15:22    193s] Processing tracks to init pin-track alignment.
[01/20 17:15:22    193s] z: 2, totalTracks: 1
[01/20 17:15:22    193s] z: 4, totalTracks: 1
[01/20 17:15:22    193s] z: 6, totalTracks: 1
[01/20 17:15:22    193s] z: 8, totalTracks: 1
[01/20 17:15:22    193s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:15:22    193s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2431.3M, EPOCH TIME: 1768909522.744921
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:22    193s] OPERPROF:         Starting CMU at level 5, MEM:2431.3M, EPOCH TIME: 1768909522.762520
[01/20 17:15:22    193s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:15:22    193s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2431.3M, EPOCH TIME: 1768909522.762943
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:15:22    193s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:2431.3M, EPOCH TIME: 1768909522.763047
[01/20 17:15:22    193s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2431.3M, EPOCH TIME: 1768909522.763093
[01/20 17:15:22    193s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2431.3M, EPOCH TIME: 1768909522.763208
[01/20 17:15:22    193s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2431.3MB).
[01/20 17:15:22    193s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.021, MEM:2431.3M, EPOCH TIME: 1768909522.763308
[01/20 17:15:22    193s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.021, MEM:2431.3M, EPOCH TIME: 1768909522.763340
[01/20 17:15:22    193s] TDRefine: refinePlace mode is spiral
[01/20 17:15:22    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30636.4
[01/20 17:15:22    193s] OPERPROF:   Starting RefinePlace at level 2, MEM:2431.3M, EPOCH TIME: 1768909522.763386
[01/20 17:15:22    193s] *** Starting refinePlace (0:03:13 mem=2431.3M) ***
[01/20 17:15:22    193s] Total net bbox length = 4.822e+03 (1.824e+03 2.998e+03) (ext = 2.978e+03)
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:22    193s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:22    193s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Starting Small incrNP...
[01/20 17:15:22    193s] User Input Parameters:
[01/20 17:15:22    193s] - Congestion Driven    : Off
[01/20 17:15:22    193s] - Timing Driven        : Off
[01/20 17:15:22    193s] - Area-Violation Based : Off
[01/20 17:15:22    193s] - Start Rollback Level : -5
[01/20 17:15:22    193s] - Legalized            : On
[01/20 17:15:22    193s] - Window Based         : Off
[01/20 17:15:22    193s] - eDen incr mode       : Off
[01/20 17:15:22    193s] - Small incr mode      : On
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2431.3M, EPOCH TIME: 1768909522.797693
[01/20 17:15:22    193s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2431.3M, EPOCH TIME: 1768909522.797778
[01/20 17:15:22    193s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2431.3M, EPOCH TIME: 1768909522.797927
[01/20 17:15:22    193s] default core: bins with density > 0.750 = 16.67 % ( 1 / 6 )
[01/20 17:15:22    193s] Density distribution unevenness ratio = 8.093%
[01/20 17:15:22    193s] Density distribution unevenness ratio (U70) = 3.646%
[01/20 17:15:22    193s] Density distribution unevenness ratio (U80) = 0.000%
[01/20 17:15:22    193s] Density distribution unevenness ratio (U90) = 0.000%
[01/20 17:15:22    193s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2431.3M, EPOCH TIME: 1768909522.797990
[01/20 17:15:22    193s] cost 0.761194, thresh 1.000000
[01/20 17:15:22    193s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2431.3M)
[01/20 17:15:22    193s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:15:22    193s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2431.3M, EPOCH TIME: 1768909522.835624
[01/20 17:15:22    193s] Starting refinePlace ...
[01/20 17:15:22    193s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:22    193s] One DDP V2 for no tweak run.
[01/20 17:15:22    193s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:22    193s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2431.3M, EPOCH TIME: 1768909522.837419
[01/20 17:15:22    193s] DDP initSite1 nrRow 20 nrJob 20
[01/20 17:15:22    193s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2431.3M, EPOCH TIME: 1768909522.837475
[01/20 17:15:22    193s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2431.3M, EPOCH TIME: 1768909522.837549
[01/20 17:15:22    193s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2431.3M, EPOCH TIME: 1768909522.837614
[01/20 17:15:22    193s] DDP markSite nrRow 20 nrJob 20
[01/20 17:15:22    193s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2431.3M, EPOCH TIME: 1768909522.837686
[01/20 17:15:22    193s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2431.3M, EPOCH TIME: 1768909522.837750
[01/20 17:15:22    193s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/20 17:15:22    193s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2431.3M, EPOCH TIME: 1768909522.838422
[01/20 17:15:22    193s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2431.3M, EPOCH TIME: 1768909522.838459
[01/20 17:15:22    193s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2431.3M, EPOCH TIME: 1768909522.838535
[01/20 17:15:22    193s] ** Cut row section cpu time 0:00:00.0.
[01/20 17:15:22    193s]  ** Cut row section real time 0:00:00.0.
[01/20 17:15:22    193s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2431.3M, EPOCH TIME: 1768909522.838618
[01/20 17:15:22    193s]   Spread Effort: high, pre-route mode, useDDP on.
[01/20 17:15:22    193s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2431.3MB) @(0:03:13 - 0:03:13).
[01/20 17:15:22    193s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/20 17:15:22    193s] wireLenOptFixPriorityInst 0 inst fixed
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Running Spiral MT with 2 threads  fetchWidth=8 
[01/20 17:15:22    193s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/20 17:15:22    193s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:15:22    193s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:15:22    193s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2431.3MB) @(0:03:13 - 0:03:13).
[01/20 17:15:22    193s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/20 17:15:22    193s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2431.3MB
[01/20 17:15:22    193s] Statistics of distance of Instance movement in refine placement:
[01/20 17:15:22    193s]   maximum (X+Y) =         0.00 um
[01/20 17:15:22    193s]   mean    (X+Y) =         0.00 um
[01/20 17:15:22    193s] Summary Report:
[01/20 17:15:22    193s] Instances move: 0 (out of 176 movable)
[01/20 17:15:22    193s] Instances flipped: 0
[01/20 17:15:22    193s] Mean displacement: 0.00 um
[01/20 17:15:22    193s] Max displacement: 0.00 um 
[01/20 17:15:22    193s] Total instances moved : 0
[01/20 17:15:22    193s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.008, MEM:2431.3M, EPOCH TIME: 1768909522.843259
[01/20 17:15:22    193s] Total net bbox length = 4.822e+03 (1.824e+03 2.998e+03) (ext = 2.978e+03)
[01/20 17:15:22    193s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2431.3MB
[01/20 17:15:22    193s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2431.3MB) @(0:03:13 - 0:03:13).
[01/20 17:15:22    193s] *** Finished refinePlace (0:03:13 mem=2431.3M) ***
[01/20 17:15:22    193s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30636.4
[01/20 17:15:22    193s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.080, MEM:2431.3M, EPOCH TIME: 1768909522.843536
[01/20 17:15:22    193s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2431.3M, EPOCH TIME: 1768909522.843575
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:22    193s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2431.3M, EPOCH TIME: 1768909522.845554
[01/20 17:15:22    193s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.103, MEM:2431.3M, EPOCH TIME: 1768909522.845606
[01/20 17:15:22    193s] **INFO: Flow update: Design timing is met.
[01/20 17:15:22    193s] **INFO: Flow update: Design timing is met.
[01/20 17:15:22    193s] **INFO: Flow update: Design timing is met.
[01/20 17:15:22    193s] Register exp ratio and priority group on 0 nets on 274 nets : 
[01/20 17:15:22    193s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:15:22    193s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Active setup views:
[01/20 17:15:22    193s]  view_wcl_fast
[01/20 17:15:22    193s]   Dominating endpoints: 20
[01/20 17:15:22    193s]   Dominating TNS: -0.000
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s]  view_wcl_slow
[01/20 17:15:22    193s]   Dominating endpoints: 14
[01/20 17:15:22    193s]   Dominating TNS: -0.000
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Extraction called for design 'simple_alu' of instances=256 and nets=280 using extraction engine 'preRoute' .
[01/20 17:15:22    193s] PreRoute RC Extraction called for design simple_alu.
[01/20 17:15:22    193s] RC Extraction called in multi-corner(1) mode.
[01/20 17:15:22    193s] RCMode: PreRoute
[01/20 17:15:22    193s]       RC Corner Indexes            0   
[01/20 17:15:22    193s] Capacitance Scaling Factor   : 1.00000 
[01/20 17:15:22    193s] Resistance Scaling Factor    : 1.00000 
[01/20 17:15:22    193s] Clock Cap. Scaling Factor    : 1.00000 
[01/20 17:15:22    193s] Clock Res. Scaling Factor    : 1.00000 
[01/20 17:15:22    193s] Shrink Factor                : 0.90000
[01/20 17:15:22    193s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/20 17:15:22    193s] Using capacitance table file ...
[01/20 17:15:22    193s] RC Grid backup saved.
[01/20 17:15:22    193s] 
[01/20 17:15:22    193s] Trim Metal Layers:
[01/20 17:15:22    193s] LayerId::1 widthSet size::4
[01/20 17:15:22    193s] LayerId::2 widthSet size::4
[01/20 17:15:22    193s] LayerId::3 widthSet size::4
[01/20 17:15:22    193s] LayerId::4 widthSet size::4
[01/20 17:15:22    193s] LayerId::5 widthSet size::4
[01/20 17:15:22    193s] LayerId::6 widthSet size::4
[01/20 17:15:22    193s] LayerId::7 widthSet size::5
[01/20 17:15:22    193s] LayerId::8 widthSet size::5
[01/20 17:15:22    193s] LayerId::9 widthSet size::5
[01/20 17:15:22    193s] LayerId::10 widthSet size::4
[01/20 17:15:22    193s] LayerId::11 widthSet size::3
[01/20 17:15:22    193s] Skipped RC grid update for preRoute extraction.
[01/20 17:15:22    193s] eee: pegSigSF::1.070000
[01/20 17:15:22    193s] Initializing multi-corner capacitance tables ... 
[01/20 17:15:23    193s] Initializing multi-corner resistance tables ...
[01/20 17:15:23    193s] Creating RPSQ from WeeR and WRes ...
[01/20 17:15:23    193s] eee: l::1 avDens::0.056535 usedTrk::61.058071 availTrk::1080.000000 sigTrk::61.058071
[01/20 17:15:23    193s] eee: l::2 avDens::0.116904 usedTrk::149.928772 availTrk::1282.500000 sigTrk::149.928772
[01/20 17:15:23    193s] eee: l::3 avDens::0.117012 usedTrk::150.067487 availTrk::1282.500000 sigTrk::150.067487
[01/20 17:15:23    193s] eee: l::4 avDens::0.111610 usedTrk::114.512368 availTrk::1026.000000 sigTrk::114.512368
[01/20 17:15:23    193s] eee: l::5 avDens::0.020733 usedTrk::10.636140 availTrk::513.000000 sigTrk::10.636140
[01/20 17:15:23    193s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:23    193s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:23    193s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:23    193s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:15:23    193s] eee: l::10 avDens::0.041883 usedTrk::15.756199 availTrk::376.200000 sigTrk::15.756199
[01/20 17:15:23    193s] eee: l::11 avDens::0.057741 usedTrk::23.696959 availTrk::410.400000 sigTrk::23.696959
[01/20 17:15:23    193s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:15:23    193s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.209757 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.823300 pMod=82 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/20 17:15:23    193s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2397.734M)
[01/20 17:15:23    193s] Skewing Data Summary (End_of_FINAL)
[01/20 17:15:23    193s] --------------------------------------------------
[01/20 17:15:23    193s]  Total skewed count:0
[01/20 17:15:23    193s] --------------------------------------------------
[01/20 17:15:23    193s] Starting delay calculation for Setup views
[01/20 17:15:23    193s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 17:15:23    193s] #################################################################################
[01/20 17:15:23    193s] # Design Stage: PreRoute
[01/20 17:15:23    193s] # Design Name: simple_alu
[01/20 17:15:23    193s] # Design Mode: 45nm
[01/20 17:15:23    193s] # Analysis Mode: MMMC OCV 
[01/20 17:15:23    193s] # Parasitics Mode: No SPEF/RCDB 
[01/20 17:15:23    193s] # Signoff Settings: SI Off 
[01/20 17:15:23    193s] #################################################################################
[01/20 17:15:23    193s] Topological Sorting (REAL = 0:00:00.0, MEM = 2416.6M, InitMEM = 2416.6M)
[01/20 17:15:23    193s] Calculate early delays in OCV mode...
[01/20 17:15:23    193s] Calculate late delays in OCV mode...
[01/20 17:15:23    193s] Calculate early delays in OCV mode...
[01/20 17:15:23    193s] Calculate late delays in OCV mode...
[01/20 17:15:23    193s] Start delay calculation (fullDC) (2 T). (MEM=2417.6)
[01/20 17:15:23    193s] End AAE Lib Interpolated Model. (MEM=2427.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:23    194s] Total number of fetched objects 274
[01/20 17:15:23    194s] Total number of fetched objects 274
[01/20 17:15:23    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:23    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:15:23    194s] End delay calculation. (MEM=2495.3 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:15:23    194s] End delay calculation (fullDC). (MEM=2495.3 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:15:23    194s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2495.3M) ***
[01/20 17:15:23    194s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:14 mem=2510.3M)
[01/20 17:15:23    194s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2510.31 MB )
[01/20 17:15:23    194s] (I)      ==================== Layers =====================
[01/20 17:15:23    194s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:23    194s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/20 17:15:23    194s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:23    194s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/20 17:15:23    194s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/20 17:15:23    194s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:23    194s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/20 17:15:23    194s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/20 17:15:23    194s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/20 17:15:23    194s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/20 17:15:23    194s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/20 17:15:23    194s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/20 17:15:23    194s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/20 17:15:23    194s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/20 17:15:23    194s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/20 17:15:23    194s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/20 17:15:23    194s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/20 17:15:23    194s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:15:23    194s] (I)      Started Import and model ( Curr Mem: 2510.31 MB )
[01/20 17:15:23    194s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:15:23    194s] (I)      == Non-default Options ==
[01/20 17:15:23    194s] (I)      Build term to term wires                           : false
[01/20 17:15:23    194s] (I)      Maximum routing layer                              : 11
[01/20 17:15:23    194s] (I)      Number of threads                                  : 2
[01/20 17:15:23    194s] (I)      Method to set GCell size                           : row
[01/20 17:15:23    194s] (I)      Counted 457 PG shapes. We will not process PG shapes layer by layer.
[01/20 17:15:23    194s] (I)      Use row-based GCell size
[01/20 17:15:23    194s] (I)      Use row-based GCell align
[01/20 17:15:23    194s] (I)      layer 0 area = 80000
[01/20 17:15:23    194s] (I)      layer 1 area = 80000
[01/20 17:15:23    194s] (I)      layer 2 area = 80000
[01/20 17:15:23    194s] (I)      layer 3 area = 80000
[01/20 17:15:23    194s] (I)      layer 4 area = 80000
[01/20 17:15:23    194s] (I)      layer 5 area = 80000
[01/20 17:15:23    194s] (I)      layer 6 area = 80000
[01/20 17:15:23    194s] (I)      layer 7 area = 80000
[01/20 17:15:23    194s] (I)      layer 8 area = 80000
[01/20 17:15:23    194s] (I)      layer 9 area = 400000
[01/20 17:15:23    194s] (I)      layer 10 area = 400000
[01/20 17:15:23    194s] (I)      GCell unit size   : 3420
[01/20 17:15:23    194s] (I)      GCell multiplier  : 1
[01/20 17:15:23    194s] (I)      GCell row height  : 3420
[01/20 17:15:23    194s] (I)      Actual row height : 3420
[01/20 17:15:23    194s] (I)      GCell align ref   : 20000 20140
[01/20 17:15:23    194s] [NR-eGR] Track table information for default rule: 
[01/20 17:15:23    194s] [NR-eGR] M1 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M2 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M3 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M4 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M5 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M6 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M7 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M8 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M9 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M10 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] M11 has single uniform track structure
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 1
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 2
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 3
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 4
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 5
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 6
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 7
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 8
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 9
[01/20 17:15:23    194s] [NR-eGR] No double-cut via on layer 10
[01/20 17:15:23    194s] (I)      =============== Default via ===============
[01/20 17:15:23    194s] (I)      +----+------------------+-----------------+
[01/20 17:15:23    194s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/20 17:15:23    194s] (I)      +----+------------------+-----------------+
[01/20 17:15:23    194s] (I)      |  1 |                  |                 |
[01/20 17:15:23    194s] (I)      |  2 |                  |                 |
[01/20 17:15:23    194s] (I)      |  3 |                  |                 |
[01/20 17:15:23    194s] (I)      |  4 |                  |                 |
[01/20 17:15:23    194s] (I)      |  5 |                  |                 |
[01/20 17:15:23    194s] (I)      |  6 |                  |                 |
[01/20 17:15:23    194s] (I)      |  7 |                  |                 |
[01/20 17:15:23    194s] (I)      |  8 |                  |                 |
[01/20 17:15:23    194s] (I)      |  9 |                  |                 |
[01/20 17:15:23    194s] (I)      | 10 |                  |                 |
[01/20 17:15:23    194s] (I)      +----+------------------+-----------------+
[01/20 17:15:23    194s] [NR-eGR] Read 738 PG shapes
[01/20 17:15:23    194s] [NR-eGR] Read 0 clock shapes
[01/20 17:15:23    194s] [NR-eGR] Read 0 other shapes
[01/20 17:15:23    194s] [NR-eGR] #Routing Blockages  : 0
[01/20 17:15:23    194s] [NR-eGR] #Instance Blockages : 0
[01/20 17:15:23    194s] [NR-eGR] #PG Blockages       : 738
[01/20 17:15:23    194s] [NR-eGR] #Halo Blockages     : 0
[01/20 17:15:23    194s] [NR-eGR] #Boundary Blockages : 0
[01/20 17:15:23    194s] [NR-eGR] #Clock Blockages    : 0
[01/20 17:15:23    194s] [NR-eGR] #Other Blockages    : 0
[01/20 17:15:23    194s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/20 17:15:23    194s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/20 17:15:23    194s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/20 17:15:23    194s] (I)      early_global_route_priority property id does not exist.
[01/20 17:15:23    194s] (I)      Read Num Blocks=738  Num Prerouted Wires=0  Num CS=0
[01/20 17:15:23    194s] (I)      Layer 1 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:23    194s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:23    194s] (I)      Layer 3 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:23    194s] (I)      Layer 4 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:23    194s] (I)      Layer 5 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:23    194s] (I)      Layer 6 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:23    194s] (I)      Layer 7 (V) : #blockages 84 : #preroutes 0
[01/20 17:15:23    194s] (I)      Layer 8 (H) : #blockages 84 : #preroutes 0
[01/20 17:15:23    194s] (I)      Layer 9 (V) : #blockages 54 : #preroutes 0
[01/20 17:15:23    194s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/20 17:15:23    194s] (I)      Number of ignored nets                =      0
[01/20 17:15:23    194s] (I)      Number of connected nets              =      0
[01/20 17:15:23    194s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/20 17:15:23    194s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/20 17:15:23    194s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/20 17:15:23    194s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/20 17:15:23    194s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/20 17:15:23    194s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/20 17:15:23    194s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/20 17:15:23    194s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/20 17:15:23    194s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/20 17:15:23    194s] (I)      Ndr track 0 does not exist
[01/20 17:15:23    194s] (I)      ---------------------Grid Graph Info--------------------
[01/20 17:15:23    194s] (I)      Routing area        : (0, 0) - (112400, 108680)
[01/20 17:15:23    194s] (I)      Core area           : (20000, 20140) - (92400, 88540)
[01/20 17:15:23    194s] (I)      Site width          :   400  (dbu)
[01/20 17:15:23    194s] (I)      Row height          :  3420  (dbu)
[01/20 17:15:23    194s] (I)      GCell row height    :  3420  (dbu)
[01/20 17:15:23    194s] (I)      GCell width         :  3420  (dbu)
[01/20 17:15:23    194s] (I)      GCell height        :  3420  (dbu)
[01/20 17:15:23    194s] (I)      Grid                :    33    31    11
[01/20 17:15:23    194s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/20 17:15:23    194s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/20 17:15:23    194s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/20 17:15:23    194s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/20 17:15:23    194s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/20 17:15:23    194s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/20 17:15:23    194s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/20 17:15:23    194s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[01/20 17:15:23    194s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/20 17:15:23    194s] (I)      Total num of tracks :   286   281   271   281   271   281   271   281   135   111   108
[01/20 17:15:23    194s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/20 17:15:23    194s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/20 17:15:23    194s] (I)      --------------------------------------------------------
[01/20 17:15:23    194s] 
[01/20 17:15:23    194s] [NR-eGR] ============ Routing rule table ============
[01/20 17:15:23    194s] [NR-eGR] Rule id: 0  Nets: 274
[01/20 17:15:23    194s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/20 17:15:23    194s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/20 17:15:23    194s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/20 17:15:23    194s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:15:23    194s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:15:23    194s] [NR-eGR] ========================================
[01/20 17:15:23    194s] [NR-eGR] 
[01/20 17:15:23    194s] (I)      =============== Blocked Tracks ===============
[01/20 17:15:23    194s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:23    194s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/20 17:15:23    194s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:23    194s] (I)      |     1 |       0 |        0 |         0.00% |
[01/20 17:15:23    194s] (I)      |     2 |    8711 |      924 |        10.61% |
[01/20 17:15:23    194s] (I)      |     3 |    8943 |      240 |         2.68% |
[01/20 17:15:23    194s] (I)      |     4 |    8711 |      924 |        10.61% |
[01/20 17:15:23    194s] (I)      |     5 |    8943 |      240 |         2.68% |
[01/20 17:15:23    194s] (I)      |     6 |    8711 |      924 |        10.61% |
[01/20 17:15:23    194s] (I)      |     7 |    8943 |      240 |         2.68% |
[01/20 17:15:23    194s] (I)      |     8 |    8711 |      924 |        10.61% |
[01/20 17:15:23    194s] (I)      |     9 |    4455 |      145 |         3.25% |
[01/20 17:15:23    194s] (I)      |    10 |    3441 |      568 |        16.51% |
[01/20 17:15:23    194s] (I)      |    11 |    3564 |      624 |        17.51% |
[01/20 17:15:23    194s] (I)      +-------+---------+----------+---------------+
[01/20 17:15:23    194s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2510.31 MB )
[01/20 17:15:23    194s] (I)      Reset routing kernel
[01/20 17:15:23    194s] (I)      Started Global Routing ( Curr Mem: 2510.31 MB )
[01/20 17:15:23    194s] (I)      totalPins=836  totalGlobalPin=813 (97.25%)
[01/20 17:15:23    194s] (I)      total 2D Cap : 70228 = (33595 H, 36633 V)
[01/20 17:15:23    194s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/20 17:15:23    194s] (I)      
[01/20 17:15:23    194s] (I)      ============  Phase 1a Route ============
[01/20 17:15:23    194s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:23    194s] (I)      
[01/20 17:15:23    194s] (I)      ============  Phase 1b Route ============
[01/20 17:15:23    194s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:23    194s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.080410e+03um
[01/20 17:15:23    194s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/20 17:15:23    194s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/20 17:15:23    194s] (I)      
[01/20 17:15:23    194s] (I)      ============  Phase 1c Route ============
[01/20 17:15:23    194s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:23    194s] (I)      
[01/20 17:15:23    194s] (I)      ============  Phase 1d Route ============
[01/20 17:15:23    194s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:23    194s] (I)      
[01/20 17:15:23    194s] (I)      ============  Phase 1e Route ============
[01/20 17:15:23    194s] (I)      Usage: 2971 = (1173 H, 1798 V) = (3.49% H, 4.91% V) = (2.006e+03um H, 3.075e+03um V)
[01/20 17:15:23    194s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.080410e+03um
[01/20 17:15:23    194s] (I)      
[01/20 17:15:23    194s] (I)      ============  Phase 1l Route ============
[01/20 17:15:23    194s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/20 17:15:23    194s] (I)      Layer  2:       8181      1332         0         256        8208    ( 3.03%) 
[01/20 17:15:23    194s] (I)      Layer  3:       8510      1094         0           0        8482    ( 0.00%) 
[01/20 17:15:23    194s] (I)      Layer  4:       8181       725         0         256        8208    ( 3.03%) 
[01/20 17:15:23    194s] (I)      Layer  5:       8510        75         0           0        8482    ( 0.00%) 
[01/20 17:15:23    194s] (I)      Layer  6:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:15:23    194s] (I)      Layer  7:       8510         0         0           0        8482    ( 0.00%) 
[01/20 17:15:23    194s] (I)      Layer  8:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:15:23    194s] (I)      Layer  9:       4225         0         0           0        4241    ( 0.00%) 
[01/20 17:15:23    194s] (I)      Layer 10:       2774         0         0         472        2914    (13.94%) 
[01/20 17:15:23    194s] (I)      Layer 11:       2848         0         0         383        3010    (11.29%) 
[01/20 17:15:23    194s] (I)      Total:         68101      3226         0        1878       68437    ( 2.67%) 
[01/20 17:15:23    194s] (I)      
[01/20 17:15:23    194s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/20 17:15:23    194s] [NR-eGR]                        OverCon            
[01/20 17:15:23    194s] [NR-eGR]                         #Gcell     %Gcell
[01/20 17:15:23    194s] [NR-eGR]        Layer             (1-0)    OverCon
[01/20 17:15:23    194s] [NR-eGR] ----------------------------------------------
[01/20 17:15:23    194s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR] ----------------------------------------------
[01/20 17:15:23    194s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/20 17:15:23    194s] [NR-eGR] 
[01/20 17:15:23    194s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2518.31 MB )
[01/20 17:15:23    194s] (I)      total 2D Cap : 70385 = (33662 H, 36723 V)
[01/20 17:15:23    194s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/20 17:15:23    194s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2518.31 MB )
[01/20 17:15:23    194s] (I)      ===================================== Runtime Summary =====================================
[01/20 17:15:23    194s] (I)       Step                                          %      Start     Finish      Real       CPU 
[01/20 17:15:23    194s] (I)      -------------------------------------------------------------------------------------------
[01/20 17:15:23    194s] (I)       Early Global Route kernel               100.00%  26.75 sec  26.77 sec  0.02 sec  0.01 sec 
[01/20 17:15:23    194s] (I)       +-Import and model                       32.32%  26.76 sec  26.76 sec  0.01 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | +-Create place DB                       3.32%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | +-Import place data                   2.99%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Read instances and placement      0.99%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Read nets                         1.34%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | +-Create route DB                      18.35%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | +-Import route data (2T)             17.25%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Read blockages ( Layer 2-11 )     3.22%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | | +-Read routing blockages          0.01%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | | +-Read instance blockages         0.21%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | | +-Read PG blockages               0.44%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | | +-Read clock blockages            0.06%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | | +-Read other blockages            0.07%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | | +-Read halo blockages             0.02%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | | +-Read boundary cut boxes         0.01%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Read blackboxes                   0.05%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Read prerouted                    0.40%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Read unlegalized nets             0.05%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Read nets                         0.42%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Set up via pillars                0.02%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Initialize 3D grid graph          0.12%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Model blockage capacity           3.22%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | | +-Initialize 3D capacity          2.55%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | +-Read aux data                         0.01%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | +-Others data preparation               0.08%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | +-Create route kernel                   8.26%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       +-Global Routing                         51.45%  26.76 sec  26.77 sec  0.01 sec  0.01 sec 
[01/20 17:15:23    194s] (I)       | +-Initialization                        0.31%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | +-Net group 1                          47.28%  26.76 sec  26.77 sec  0.01 sec  0.01 sec 
[01/20 17:15:23    194s] (I)       | | +-Generate topology (2T)              1.47%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | +-Phase 1a                            4.58%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Pattern routing (2T)              3.59%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Add via demand to 2D              0.20%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | +-Phase 1b                            0.19%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | +-Phase 1c                            0.06%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | +-Phase 1d                            0.06%  26.76 sec  26.76 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | +-Phase 1e                            0.93%  26.76 sec  26.77 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | +-Route legalization                0.43%  26.77 sec  26.77 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | | | +-Legalize Blockage Violations    0.11%  26.77 sec  26.77 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | | +-Phase 1l                           36.43%  26.77 sec  26.77 sec  0.01 sec  0.01 sec 
[01/20 17:15:23    194s] (I)       | | | +-Layer assignment (2T)            35.72%  26.77 sec  26.77 sec  0.01 sec  0.01 sec 
[01/20 17:15:23    194s] (I)       | +-Clean cong LA                         0.01%  26.77 sec  26.77 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       +-Export 3D cong map                      1.54%  26.77 sec  26.77 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)       | +-Export 2D cong map                    0.26%  26.77 sec  26.77 sec  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)      ===================== Summary by functions =====================
[01/20 17:15:23    194s] (I)       Lv  Step                                 %      Real       CPU 
[01/20 17:15:23    194s] (I)      ----------------------------------------------------------------
[01/20 17:15:23    194s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.01 sec 
[01/20 17:15:23    194s] (I)        1  Global Routing                  51.45%  0.01 sec  0.01 sec 
[01/20 17:15:23    194s] (I)        1  Import and model                32.32%  0.01 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        1  Export 3D cong map               1.54%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        2  Net group 1                     47.28%  0.01 sec  0.01 sec 
[01/20 17:15:23    194s] (I)        2  Create route DB                 18.35%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        2  Create route kernel              8.26%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        2  Create place DB                  3.32%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        2  Initialization                   0.31%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        2  Export 2D cong map               0.26%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        2  Others data preparation          0.08%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        3  Phase 1l                        36.43%  0.01 sec  0.01 sec 
[01/20 17:15:23    194s] (I)        3  Import route data (2T)          17.25%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        3  Phase 1a                         4.58%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        3  Import place data                2.99%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        3  Generate topology (2T)           1.47%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        3  Phase 1e                         0.93%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        3  Phase 1b                         0.19%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        3  Phase 1c                         0.06%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        3  Phase 1d                         0.06%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Layer assignment (2T)           35.72%  0.01 sec  0.01 sec 
[01/20 17:15:23    194s] (I)        4  Pattern routing (2T)             3.59%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Model blockage capacity          3.22%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Read blockages ( Layer 2-11 )    3.22%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Read nets                        1.76%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Read instances and placement     0.99%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Route legalization               0.43%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Read prerouted                   0.40%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Add via demand to 2D             0.20%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Read unlegalized nets            0.05%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Read blackboxes                  0.05%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        5  Initialize 3D capacity           2.55%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        5  Read PG blockages                0.44%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        5  Read instance blockages          0.21%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        5  Legalize Blockage Violations     0.11%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        5  Read other blockages             0.07%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        5  Read clock blockages             0.06%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[01/20 17:15:23    194s] OPERPROF: Starting HotSpotCal at level 1, MEM:2518.3M, EPOCH TIME: 1768909523.872796
[01/20 17:15:23    194s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:23    194s] [hotspot] |            |   max hotspot | total hotspot |
[01/20 17:15:23    194s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:23    194s] [hotspot] | normalized |          0.00 |          0.00 |
[01/20 17:15:23    194s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:23    194s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/20 17:15:23    194s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/20 17:15:23    194s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.001, MEM:2527.3M, EPOCH TIME: 1768909523.873538
[01/20 17:15:23    194s] [hotspot] Hotspot report including placement blocked areas
[01/20 17:15:23    194s] OPERPROF: Starting HotSpotCal at level 1, MEM:2527.3M, EPOCH TIME: 1768909523.873655
[01/20 17:15:23    194s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:23    194s] [hotspot] |            |   max hotspot | total hotspot |
[01/20 17:15:23    194s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:23    194s] [hotspot] | normalized |          0.00 |          0.00 |
[01/20 17:15:23    194s] [hotspot] +------------+---------------+---------------+
[01/20 17:15:23    194s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/20 17:15:23    194s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/20 17:15:23    194s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2527.3M, EPOCH TIME: 1768909523.873934
[01/20 17:15:24    194s] Reported timing to dir ./timingReports
[01/20 17:15:24    194s] **optDesign ... cpu = 0:00:13, real = 0:00:27, mem = 1447.7M, totSessionCpu=0:03:14 **
[01/20 17:15:24    194s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2442.3M, EPOCH TIME: 1768909524.270916
[01/20 17:15:24    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:24    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:24    194s] 
[01/20 17:15:24    194s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:24    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2442.3M, EPOCH TIME: 1768909524.288793
[01/20 17:15:24    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:24    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:28    194s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_wcl_slow view_wcl_fast 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.040  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   34    |   34    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2442.5M, EPOCH TIME: 1768909528.840742
[01/20 17:15:28    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:28    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:28    194s] 
[01/20 17:15:28    194s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:28    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2442.5M, EPOCH TIME: 1768909528.858652
[01/20 17:15:28    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:28    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:28    194s] Density: 64.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2442.5M, EPOCH TIME: 1768909528.862602
[01/20 17:15:28    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:28    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:28    194s] 
[01/20 17:15:28    194s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:15:28    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2442.5M, EPOCH TIME: 1768909528.879811
[01/20 17:15:28    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:15:28    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:29    194s] **optDesign ... cpu = 0:00:14, real = 0:00:32, mem = 1447.7M, totSessionCpu=0:03:14 **
[01/20 17:15:29    194s] 
[01/20 17:15:29    194s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:15:29    194s] Deleting Lib Analyzer.
[01/20 17:15:29    194s] 
[01/20 17:15:29    194s] TimeStamp Deleting Cell Server End ...
[01/20 17:15:29    194s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/20 17:15:29    194s] Type 'man IMPOPT-3195' for more detail.
[01/20 17:15:29    194s] *** Finished optDesign ***
[01/20 17:15:29    194s] 
[01/20 17:15:29    194s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:16.1 real=0:00:41.3)
[01/20 17:15:29    194s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.8 real=0:00:02.7)
[01/20 17:15:29    194s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:03.0 real=0:00:03.8)
[01/20 17:15:29    194s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.2 real=0:00:01.4)
[01/20 17:15:29    194s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.7 real=0:00:02.6)
[01/20 17:15:29    194s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.3)
[01/20 17:15:29    194s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/20 17:15:29    194s] clean pInstBBox. size 0
[01/20 17:15:29    194s] All LLGs are deleted
[01/20 17:15:29    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:29    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:15:29    194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2442.5M, EPOCH TIME: 1768909529.947479
[01/20 17:15:29    194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2442.5M, EPOCH TIME: 1768909529.947555
[01/20 17:15:29    194s] Disable CTE adjustment.
[01/20 17:15:30    194s] Info: pop threads available for lower-level modules during optimization.
[01/20 17:15:30    194s] #optDebug: fT-D <X 1 0 0 0>
[01/20 17:15:30    194s] VSMManager cleared!
[01/20 17:15:30    194s] **place_opt_design ... cpu = 0:00:17, real = 0:00:52, mem = 2337.5M **
[01/20 17:15:30    194s] *** Finished GigaPlace ***
[01/20 17:15:30    194s] 
[01/20 17:15:30    194s] *** Summary of all messages that are not suppressed in this session:
[01/20 17:15:30    194s] Severity  ID               Count  Summary                                  
[01/20 17:15:30    194s] WARNING   IMPSP-264           14  %d cells have no techSite. '%s' sites wi...
[01/20 17:15:30    194s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/20 17:15:30    194s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/20 17:15:30    194s] *** Message Summary: 18 warning(s), 0 error(s)
[01/20 17:15:30    194s] 
[01/20 17:15:30    194s] *** place_opt_design #1 [finish] : cpu/real = 0:00:17.5/0:00:52.4 (0.3), totSession cpu/real = 0:03:14.4/0:41:41.9 (0.1), mem = 2337.5M
[01/20 17:15:30    194s] 
[01/20 17:15:30    194s] =============================================================================================
[01/20 17:15:30    194s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[01/20 17:15:30    194s] =============================================================================================
[01/20 17:15:30    194s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:15:30    194s] ---------------------------------------------------------------------------------------------
[01/20 17:15:30    194s] [ InitOpt                ]      1   0:00:06.1  (  11.6 % )     0:00:11.1 /  0:00:04.1    0.4
[01/20 17:15:30    194s] [ GlobalOpt              ]      1   0:00:01.4  (   2.6 % )     0:00:01.4 /  0:00:01.2    0.9
[01/20 17:15:30    194s] [ DrvOpt                 ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.6
[01/20 17:15:30    194s] [ SimplifyNetlist        ]      1   0:00:02.6  (   5.0 % )     0:00:02.6 /  0:00:01.8    0.7
[01/20 17:15:30    194s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:30    194s] [ AreaOpt                ]      3   0:00:03.5  (   6.7 % )     0:00:03.6 /  0:00:02.9    0.8
[01/20 17:15:30    194s] [ ViewPruning            ]      8   0:00:00.2  (   0.4 % )     0:00:00.4 /  0:00:00.1    0.3
[01/20 17:15:30    194s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.7 % )     0:00:09.3 /  0:00:00.7    0.1
[01/20 17:15:30    194s] [ DrvReport              ]      2   0:00:03.1  (   5.8 % )     0:00:03.1 /  0:00:00.0    0.0
[01/20 17:15:30    194s] [ CongRefineRouteType    ]      1   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.1    0.2
[01/20 17:15:30    194s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:30    194s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:30    194s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/20 17:15:30    194s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:30    194s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:15:30    194s] [ GlobalPlace            ]      1   0:00:17.5  (  33.4 % )     0:00:18.3 /  0:00:03.9    0.2
[01/20 17:15:30    194s] [ IncrReplace            ]      1   0:00:02.4  (   4.5 % )     0:00:03.0 /  0:00:02.0    0.7
[01/20 17:15:30    194s] [ RefinePlace            ]      2   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.1    0.4
[01/20 17:15:30    194s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.5
[01/20 17:15:30    194s] [ ExtractRC              ]      3   0:00:01.1  (   2.1 % )     0:00:01.1 /  0:00:01.0    0.9
[01/20 17:15:30    194s] [ TimingUpdate           ]     36   0:00:02.4  (   4.5 % )     0:00:04.7 /  0:00:00.9    0.2
[01/20 17:15:30    194s] [ FullDelayCalc          ]      3   0:00:02.6  (   4.9 % )     0:00:02.6 /  0:00:00.6    0.2
[01/20 17:15:30    194s] [ TimingReport           ]      2   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:00.0    0.0
[01/20 17:15:30    194s] [ GenerateReports        ]      1   0:00:01.4  (   2.8 % )     0:00:01.4 /  0:00:00.1    0.0
[01/20 17:15:30    194s] [ MISC                   ]          0:00:05.7  (  10.9 % )     0:00:05.7 /  0:00:00.4    0.1
[01/20 17:15:30    194s] ---------------------------------------------------------------------------------------------
[01/20 17:15:30    194s]  place_opt_design #1 TOTAL          0:00:52.4  ( 100.0 % )     0:00:52.4 /  0:00:17.5    0.3
[01/20 17:15:30    194s] ---------------------------------------------------------------------------------------------
[01/20 17:15:30    194s] 
[01/20 17:15:33    194s] <CMD> fit
[01/20 17:15:37    194s] <CMD> fit
[01/20 17:15:41    194s] <CMD> setDrawView place
[01/20 17:15:44    194s] <CMD> zoomBox 1.64150 5.72000 49.88350 48.90700
[01/20 17:15:44    194s] <CMD> zoomBox 4.34650 9.01500 45.35250 45.72400
[01/20 17:15:45    194s] <CMD> zoomBox 6.64600 11.81550 41.50150 43.01850
[01/20 17:15:45    194s] <CMD> zoomBox 8.60050 14.19600 38.22800 40.71900
[01/20 17:15:45    194s] <CMD> zoomBox 11.67350 17.93950 33.08000 37.10300
[01/20 17:15:46    194s] <CMD> zoomBox 12.87400 19.40150 31.06950 35.69050
[01/20 17:15:46    194s] <CMD> zoomBox 13.89450 20.64450 29.36050 34.49000
[01/20 17:15:46    194s] <CMD> zoomBox 14.76200 21.70100 27.90800 33.46950
[01/20 17:15:47    195s] <CMD> zoomBox 13.89450 20.64450 29.36050 34.49000
[01/20 17:15:47    195s] <CMD> zoomBox 12.87400 19.40150 31.06950 35.69050
[01/20 17:15:48    195s] <CMD> zoomBox 13.89450 20.64450 29.36050 34.49000
[01/20 17:15:49    195s] <CMD> zoomBox 11.67350 17.93950 33.08000 37.10300
[01/20 17:15:49    195s] <CMD> zoomBox 4.39500 9.01300 45.40400 45.72500
[01/20 17:15:50    195s] <CMD> zoomBox -5.17200 -2.72050 61.60450 57.05850
[01/20 17:15:53    195s] <CMD> fit
[01/20 17:16:20    196s] <CMD> checkPlace simple_ALU.checkPlace
[01/20 17:16:20    196s] OPERPROF: Starting checkPlace at level 1, MEM:2348.3M, EPOCH TIME: 1768909580.187480
[01/20 17:16:20    196s] Processing tracks to init pin-track alignment.
[01/20 17:16:20    196s] z: 2, totalTracks: 1
[01/20 17:16:20    196s] z: 4, totalTracks: 1
[01/20 17:16:20    196s] z: 6, totalTracks: 1
[01/20 17:16:20    196s] z: 8, totalTracks: 1
[01/20 17:16:20    196s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:16:20    196s] All LLGs are deleted
[01/20 17:16:20    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:20    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:20    196s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2348.3M, EPOCH TIME: 1768909580.190129
[01/20 17:16:20    196s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2348.3M, EPOCH TIME: 1768909580.190457
[01/20 17:16:20    196s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2348.3M, EPOCH TIME: 1768909580.190509
[01/20 17:16:20    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:20    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:20    196s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2348.3M, EPOCH TIME: 1768909580.191505
[01/20 17:16:20    196s] Max number of tech site patterns supported in site array is 256.
[01/20 17:16:20    196s] Core basic site is CoreSite
[01/20 17:16:20    196s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:16:20    196s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2348.3M, EPOCH TIME: 1768909580.206761
[01/20 17:16:20    196s] After signature check, allow fast init is false, keep pre-filter is true.
[01/20 17:16:20    196s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/20 17:16:20    196s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2364.4M, EPOCH TIME: 1768909580.207312
[01/20 17:16:20    196s] SiteArray: non-trimmed site array dimensions = 20 x 181
[01/20 17:16:20    196s] SiteArray: use 28,672 bytes
[01/20 17:16:20    196s] SiteArray: current memory after site array memory allocation 2364.4M
[01/20 17:16:20    196s] SiteArray: FP blocked sites are writable
[01/20 17:16:20    196s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:16:20    196s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2348.3M, EPOCH TIME: 1768909580.215730
[01/20 17:16:20    196s] Process 63 wires and vias for routing blockage analysis
[01/20 17:16:20    196s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.000, MEM:2364.4M, EPOCH TIME: 1768909580.216201
[01/20 17:16:20    196s] SiteArray: number of non floorplan blocked sites for llg default is 3620
[01/20 17:16:20    196s] Atter site array init, number of instance map data is 0.
[01/20 17:16:20    196s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.026, MEM:2364.4M, EPOCH TIME: 1768909580.217323
[01/20 17:16:20    196s] 
[01/20 17:16:20    196s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:16:20    196s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:2348.3M, EPOCH TIME: 1768909580.217591
[01/20 17:16:20    196s] Begin checking placement ... (start mem=2348.3M, init mem=2348.3M)
[01/20 17:16:20    196s] Begin checking exclusive groups violation ...
[01/20 17:16:20    196s] There are 0 groups to check, max #box is 0, total #box is 0
[01/20 17:16:20    196s] Finished checking exclusive groups violations. Found 0 Vio.
[01/20 17:16:20    196s] 
[01/20 17:16:20    196s] Running CheckPlace using 2 threads!...
[01/20 17:16:20    196s] 
[01/20 17:16:20    196s] ...checkPlace MT is done!
[01/20 17:16:20    196s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2348.3M, EPOCH TIME: 1768909580.281849
[01/20 17:16:20    196s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2348.3M, EPOCH TIME: 1768909580.282007
[01/20 17:16:20    196s] *info: Placed = 256            (Fixed = 80)
[01/20 17:16:20    196s] *info: Unplaced = 0           
[01/20 17:16:20    196s] Placement Density:64.20%(628/978)
[01/20 17:16:20    196s] Placement Density (including fixed std cells):71.72%(888/1238)
[01/20 17:16:20    196s] All LLGs are deleted
[01/20 17:16:20    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:16:20    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:20    196s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2348.3M, EPOCH TIME: 1768909580.294046
[01/20 17:16:20    196s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2348.3M, EPOCH TIME: 1768909580.294368
[01/20 17:16:20    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:20    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:20    196s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2348.3M)
[01/20 17:16:20    196s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.108, MEM:2348.3M, EPOCH TIME: 1768909580.295252
[01/20 17:16:35    197s] <CMD> timeDesign -preCTS
[01/20 17:16:35    197s] #optDebug: fT-S <1 1 0 0 0>
[01/20 17:16:35    197s] *** timeDesign #1 [begin] : totSession cpu/real = 0:03:17.2/0:42:47.0 (0.1), mem = 2348.3M
[01/20 17:16:35    197s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2331.3M, EPOCH TIME: 1768909595.565767
[01/20 17:16:35    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:35    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:35    197s] All LLGs are deleted
[01/20 17:16:35    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:35    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:35    197s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2331.3M, EPOCH TIME: 1768909595.565843
[01/20 17:16:35    197s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2331.3M, EPOCH TIME: 1768909595.565882
[01/20 17:16:35    197s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2331.3M, EPOCH TIME: 1768909595.565937
[01/20 17:16:35    197s] Start to check current routing status for nets...
[01/20 17:16:35    197s] All nets are already routed correctly.
[01/20 17:16:35    197s] End to check current routing status for nets (mem=2331.3M)
[01/20 17:16:35    197s] All LLGs are deleted
[01/20 17:16:35    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:35    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:35    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2333.3M, EPOCH TIME: 1768909595.611171
[01/20 17:16:35    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2333.3M, EPOCH TIME: 1768909595.611490
[01/20 17:16:35    197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2333.3M, EPOCH TIME: 1768909595.611573
[01/20 17:16:35    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:35    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:35    197s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2333.3M, EPOCH TIME: 1768909595.612583
[01/20 17:16:35    197s] Max number of tech site patterns supported in site array is 256.
[01/20 17:16:35    197s] Core basic site is CoreSite
[01/20 17:16:35    197s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2333.3M, EPOCH TIME: 1768909595.627985
[01/20 17:16:35    197s] After signature check, allow fast init is false, keep pre-filter is true.
[01/20 17:16:35    197s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/20 17:16:35    197s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2349.4M, EPOCH TIME: 1768909595.628598
[01/20 17:16:35    197s] SiteArray: non-trimmed site array dimensions = 20 x 181
[01/20 17:16:35    197s] SiteArray: use 28,672 bytes
[01/20 17:16:35    197s] SiteArray: current memory after site array memory allocation 2349.4M
[01/20 17:16:35    197s] SiteArray: FP blocked sites are writable
[01/20 17:16:35    197s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2333.3M, EPOCH TIME: 1768909595.629485
[01/20 17:16:35    197s] Process 63 wires and vias for routing blockage analysis
[01/20 17:16:35    197s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2349.4M, EPOCH TIME: 1768909595.629952
[01/20 17:16:35    197s] SiteArray: number of non floorplan blocked sites for llg default is 3620
[01/20 17:16:35    197s] Atter site array init, number of instance map data is 0.
[01/20 17:16:35    197s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2349.4M, EPOCH TIME: 1768909595.630965
[01/20 17:16:35    197s] 
[01/20 17:16:35    197s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:16:35    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2333.3M, EPOCH TIME: 1768909595.631413
[01/20 17:16:35    197s] All LLGs are deleted
[01/20 17:16:35    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:16:35    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:35    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2333.3M, EPOCH TIME: 1768909595.632264
[01/20 17:16:35    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2333.3M, EPOCH TIME: 1768909595.632560
[01/20 17:16:36    197s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_wcl_slow view_wcl_fast 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.040  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   34    |   34    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/20 17:16:36    197s] All LLGs are deleted
[01/20 17:16:36    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2333.0M, EPOCH TIME: 1768909596.684264
[01/20 17:16:36    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2333.0M, EPOCH TIME: 1768909596.684594
[01/20 17:16:36    197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2333.0M, EPOCH TIME: 1768909596.684680
[01/20 17:16:36    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2333.0M, EPOCH TIME: 1768909596.685799
[01/20 17:16:36    197s] Max number of tech site patterns supported in site array is 256.
[01/20 17:16:36    197s] Core basic site is CoreSite
[01/20 17:16:36    197s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2333.0M, EPOCH TIME: 1768909596.701875
[01/20 17:16:36    197s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:16:36    197s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:16:36    197s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2349.0M, EPOCH TIME: 1768909596.702426
[01/20 17:16:36    197s] Fast DP-INIT is on for default
[01/20 17:16:36    197s] Atter site array init, number of instance map data is 0.
[01/20 17:16:36    197s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2349.0M, EPOCH TIME: 1768909596.704025
[01/20 17:16:36    197s] 
[01/20 17:16:36    197s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:16:36    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2333.0M, EPOCH TIME: 1768909596.704529
[01/20 17:16:36    197s] All LLGs are deleted
[01/20 17:16:36    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:16:36    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2333.0M, EPOCH TIME: 1768909596.705400
[01/20 17:16:36    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2333.0M, EPOCH TIME: 1768909596.705692
[01/20 17:16:36    197s] Density: 64.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[01/20 17:16:36    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2333.0M, EPOCH TIME: 1768909596.708915
[01/20 17:16:36    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2333.0M, EPOCH TIME: 1768909596.709219
[01/20 17:16:36    197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2333.0M, EPOCH TIME: 1768909596.709300
[01/20 17:16:36    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2333.0M, EPOCH TIME: 1768909596.710256
[01/20 17:16:36    197s] Max number of tech site patterns supported in site array is 256.
[01/20 17:16:36    197s] Core basic site is CoreSite
[01/20 17:16:36    197s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2333.0M, EPOCH TIME: 1768909596.725451
[01/20 17:16:36    197s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:16:36    197s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:16:36    197s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2349.0M, EPOCH TIME: 1768909596.725983
[01/20 17:16:36    197s] Fast DP-INIT is on for default
[01/20 17:16:36    197s] Atter site array init, number of instance map data is 0.
[01/20 17:16:36    197s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2349.0M, EPOCH TIME: 1768909596.727558
[01/20 17:16:36    197s] 
[01/20 17:16:36    197s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:16:36    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2333.0M, EPOCH TIME: 1768909596.727938
[01/20 17:16:36    197s] All LLGs are deleted
[01/20 17:16:36    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:16:36    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:16:36    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2333.0M, EPOCH TIME: 1768909596.728761
[01/20 17:16:36    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2333.0M, EPOCH TIME: 1768909596.729053
[01/20 17:16:36    197s] Reported timing to dir ./timingReports
[01/20 17:16:36    197s] Total CPU time: 0.25 sec
[01/20 17:16:36    197s] Total Real time: 1.0 sec
[01/20 17:16:36    197s] Total Memory Usage: 2333.007812 Mbytes
[01/20 17:16:36    197s] Info: pop threads available for lower-level modules during optimization.
[01/20 17:16:36    197s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.3/0:00:01.4 (0.2), totSession cpu/real = 0:03:17.5/0:42:48.4 (0.1), mem = 2333.0M
[01/20 17:16:36    197s] 
[01/20 17:16:36    197s] =============================================================================================
[01/20 17:16:36    197s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[01/20 17:16:36    197s] =============================================================================================
[01/20 17:16:36    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:16:36    197s] ---------------------------------------------------------------------------------------------
[01/20 17:16:36    197s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:16:36    197s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.6 % )     0:00:01.1 /  0:00:00.2    0.2
[01/20 17:16:36    197s] [ DrvReport              ]      1   0:00:00.9  (  66.5 % )     0:00:00.9 /  0:00:00.0    0.0
[01/20 17:16:36    197s] [ TimingUpdate           ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.6
[01/20 17:16:36    197s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.7
[01/20 17:16:36    197s] [ GenerateReports        ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.1
[01/20 17:16:36    197s] [ MISC                   ]          0:00:00.2  (  17.7 % )     0:00:00.2 /  0:00:00.1    0.2
[01/20 17:16:36    197s] ---------------------------------------------------------------------------------------------
[01/20 17:16:36    197s]  timeDesign #1 TOTAL                0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:00.3    0.2
[01/20 17:16:36    197s] ---------------------------------------------------------------------------------------------
[01/20 17:16:36    197s] 
[01/20 17:16:51    198s] <CMD> saveDesign DBS_M/placed.enc
[01/20 17:16:51    198s] #% Begin save design ... (date=01/20 17:16:51, mem=1341.0M)
[01/20 17:16:51    198s] % Begin Save ccopt configuration ... (date=01/20 17:16:51, mem=1341.1M)
[01/20 17:16:51    198s] % End Save ccopt configuration ... (date=01/20 17:16:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1342.9M, current mem=1342.9M)
[01/20 17:16:51    198s] % Begin Save netlist data ... (date=01/20 17:16:51, mem=1343.0M)
[01/20 17:16:51    198s] Writing Binary DB to DBS_M/placed.enc.dat/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 17:16:51    198s] % End Save netlist data ... (date=01/20 17:16:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1343.1M, current mem=1343.1M)
[01/20 17:16:51    198s] Saving symbol-table file ...
[01/20 17:16:51    198s] Saving congestion map file DBS_M/placed.enc.dat/simple_alu.route.congmap.gz ...
[01/20 17:16:52    198s] % Begin Save AAE data ... (date=01/20 17:16:52, mem=1343.3M)
[01/20 17:16:52    198s] Saving AAE Data ...
[01/20 17:16:52    198s] % End Save AAE data ... (date=01/20 17:16:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1343.4M, current mem=1343.4M)
[01/20 17:16:52    198s] Saving preference file DBS_M/placed.enc.dat/gui.pref.tcl ...
[01/20 17:16:52    198s] Saving mode setting ...
[01/20 17:16:52    198s] Saving global file ...
[01/20 17:16:52    198s] % Begin Save floorplan data ... (date=01/20 17:16:52, mem=1343.8M)
[01/20 17:16:52    198s] Saving floorplan file ...
[01/20 17:16:53    198s] % End Save floorplan data ... (date=01/20 17:16:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=1344.4M, current mem=1344.4M)
[01/20 17:16:53    198s] Saving PG file DBS_M/placed.enc.dat/simple_alu.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Jan 20 17:16:53 2026)
[01/20 17:16:53    198s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2332.5M) ***
[01/20 17:16:53    198s] Saving Drc markers ...
[01/20 17:16:53    198s] ... 104 markers are saved ...
[01/20 17:16:53    198s] ... 0 geometry drc markers are saved ...
[01/20 17:16:53    198s] ... 0 antenna drc markers are saved ...
[01/20 17:16:53    198s] % Begin Save placement data ... (date=01/20 17:16:53, mem=1344.6M)
[01/20 17:16:53    198s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 17:16:53    198s] Save Adaptive View Pruning View Names to Binary file
[01/20 17:16:53    198s] view_wcl_slow
[01/20 17:16:53    198s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2335.5M) ***
[01/20 17:16:53    198s] % End Save placement data ... (date=01/20 17:16:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.6M, current mem=1344.6M)
[01/20 17:16:53    198s] % Begin Save routing data ... (date=01/20 17:16:53, mem=1344.6M)
[01/20 17:16:53    198s] Saving route file ...
[01/20 17:16:53    198s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2332.5M) ***
[01/20 17:16:53    198s] % End Save routing data ... (date=01/20 17:16:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1344.7M, current mem=1344.7M)
[01/20 17:16:54    198s] Saving property file DBS_M/placed.enc.dat/simple_alu.prop
[01/20 17:16:54    198s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2335.5M) ***
[01/20 17:16:54    198s] Saving rc congestion map DBS_M/placed.enc.dat/simple_alu.congmap.gz ...
[01/20 17:16:54    198s] % Begin Save power constraints data ... (date=01/20 17:16:54, mem=1345.7M)
[01/20 17:16:54    198s] % End Save power constraints data ... (date=01/20 17:16:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.8M, current mem=1345.8M)
[01/20 17:16:54    198s] Generated self-contained design placed.enc.dat
[01/20 17:16:54    198s] #% End save design ... (date=01/20 17:16:54, total cpu=0:00:00.4, real=0:00:03.0, peak res=1346.5M, current mem=1346.5M)
[01/20 17:16:54    198s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:16:54    198s] 
[01/20 17:17:04    198s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 } -name 2w2s
[01/20 17:17:04    198s] **ERROR: (IMPSYC-1977):	Cannot find layer 'Metal1' used with the -width option for command add_ndr. You must change it to a legal layer name. You can see all the legal names with 'dbGet head.layers.extName' or the abbreviated names with 'dbGet head.layers.name'. Note that the name is case sensitive.

[01/20 17:17:04    198s] <CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer Metal5 -top_preferred_layer Metal6
[01/20 17:17:04    198s] **ERROR: (IMPTCM-162):	"Metal5" does not match any object in design for specified type "layer " object in command "create_route_type".

[01/20 17:17:04    198s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>] [-min_stack_layer <layer>] -name <string> [-one_side_spacing_range <bottomLayerNum:topLayerNum] [-prefer_multi_cut_via]
[01/20 17:17:04    198s]                          [-shield_side {one_side both_side}] [-shield_tap_instance_insertion_effort {none standard high}] [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[01/20 17:17:04    198s] 
[01/20 17:17:04    198s] **ERROR: (IMPTCM-4):	The value "Metal5" specified for the object type of argument "-bottom_preferred_layer" is not a valid object. Review the command specification and remove the argument or specify a legal value.

[01/20 17:18:47    203s] <CMD> add_ndr -width {M1 0.12 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14 } -spacing {M1 0.12 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14 } -name 2w2s
[01/20 17:18:54    204s] <CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer M5 -top_preferred_layer M6
[01/20 17:19:05    204s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[01/20 17:19:06    204s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[01/20 17:19:06    204s] <CMD> set_ccopt_property buffer_cells {CLKBUFX8 CLKBUFX12}
[01/20 17:19:06    204s] <CMD> set_ccopt_property inverter_cells {CLKINVX8 CLKINVX12}
[01/20 17:19:06    204s] <CMD> set_ccopt_property clock_gating_cells TLATNTSCA*
[01/20 17:19:06    204s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[01/20 17:19:06    204s] Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
[01/20 17:19:06    204s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/20 17:19:06    204s] 
[01/20 17:19:06    204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:19:06    204s] Summary for sequential cells identification: 
[01/20 17:19:06    204s]   Identified SBFF number: 94
[01/20 17:19:06    204s]   Identified MBFF number: 0
[01/20 17:19:06    204s]   Identified SB Latch number: 0
[01/20 17:19:06    204s]   Identified MB Latch number: 0
[01/20 17:19:06    204s]   Not identified SBFF number: 24
[01/20 17:19:06    204s]   Not identified MBFF number: 0
[01/20 17:19:06    204s]   Not identified SB Latch number: 0
[01/20 17:19:06    204s]   Not identified MB Latch number: 0
[01/20 17:19:06    204s]   Number of sequential cells which are not FFs: 32
[01/20 17:19:06    204s]  Visiting view : view_wcl_slow
[01/20 17:19:06    204s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:19:06    204s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:19:06    204s]  Visiting view : view_wcl_fast
[01/20 17:19:06    204s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:19:06    204s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:19:06    204s]  Visiting view : view_wcl_fast
[01/20 17:19:06    204s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:19:06    204s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:19:06    204s]  Visiting view : view_wcl_slow
[01/20 17:19:06    204s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:19:06    204s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:19:06    204s] TLC MultiMap info (StdDelay):
[01/20 17:19:06    204s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:19:06    204s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:19:06    204s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:19:06    204s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:19:06    204s]  Setting StdDelay to: 22.8ps
[01/20 17:19:06    204s] 
[01/20 17:19:06    204s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:19:07    204s] Ignoring AAE DB Resetting ...
[01/20 17:19:07    204s] Reset timing graph...
[01/20 17:19:07    204s] Ignoring AAE DB Resetting ...
[01/20 17:19:07    204s] Reset timing graph done.
[01/20 17:19:07    204s] Ignoring AAE DB Resetting ...
[01/20 17:19:07    204s] Analyzing clock structure...
[01/20 17:19:07    204s] Analyzing clock structure done.
[01/20 17:19:07    204s] Reset timing graph...
[01/20 17:19:07    204s] Ignoring AAE DB Resetting ...
[01/20 17:19:07    204s] Reset timing graph done.
[01/20 17:19:07    204s] Ignoring AAE DB Resetting ...
[01/20 17:19:07    204s] Wrote: ccopt.spec
[01/20 17:19:07    204s] <CMD> get_ccopt_clock_trees
[01/20 17:19:07    204s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[01/20 17:19:07    204s] <CMD> set_ccopt_property timing_connectivity_info {}
[01/20 17:19:07    204s] <CMD> check_ccopt_clock_tree_convergence
[01/20 17:19:07    204s] Checking clock tree convergence...
[01/20 17:19:07    204s] Checking clock tree convergence done.
[01/20 17:19:07    204s] <CMD> get_ccopt_property auto_design_state_for_ilms
[01/20 17:19:37    206s] <CMD> ccopt_design -cts
[01/20 17:19:37    206s] #% Begin ccopt_design (date=01/20 17:19:37, mem=1291.7M)
[01/20 17:19:37    206s] Turning off fast DC mode.
[01/20 17:19:37    206s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:03:26.1/0:45:49.4 (0.1), mem = 2309.8M
[01/20 17:19:37    206s] Runtime...
[01/20 17:19:37    206s] **INFO: User's settings:
[01/20 17:19:37    206s] setNanoRouteMode -extractThirdPartyCompatible  false
[01/20 17:19:37    206s] setNanoRouteMode -grouteExpTdStdDelay          22.8
[01/20 17:19:37    206s] setDesignMode -process                         45
[01/20 17:19:37    206s] setExtractRCMode -coupling_c_th                0.1
[01/20 17:19:37    206s] setExtractRCMode -engine                       preRoute
[01/20 17:19:37    206s] setExtractRCMode -relative_c_th                1
[01/20 17:19:37    206s] setExtractRCMode -total_c_th                   0
[01/20 17:19:37    206s] setDelayCalMode -enable_high_fanout            true
[01/20 17:19:37    206s] setDelayCalMode -engine                        aae
[01/20 17:19:37    206s] setDelayCalMode -ignoreNetLoad                 false
[01/20 17:19:37    206s] setDelayCalMode -socv_accuracy_mode            low
[01/20 17:19:37    206s] 
[01/20 17:19:37    206s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/20 17:19:38    206s] (ccopt_design): create_ccopt_clock_tree_spec
[01/20 17:19:38    206s] Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
[01/20 17:19:38    206s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/20 17:19:38    206s] Ignoring AAE DB Resetting ...
[01/20 17:19:38    206s] Reset timing graph...
[01/20 17:19:38    206s] Ignoring AAE DB Resetting ...
[01/20 17:19:38    206s] Reset timing graph done.
[01/20 17:19:38    206s] Ignoring AAE DB Resetting ...
[01/20 17:19:38    206s] Analyzing clock structure...
[01/20 17:19:38    206s] Analyzing clock structure done.
[01/20 17:19:38    206s] Reset timing graph...
[01/20 17:19:38    206s] Ignoring AAE DB Resetting ...
[01/20 17:19:38    206s] Reset timing graph done.
[01/20 17:19:38    206s] Ignoring AAE DB Resetting ...
[01/20 17:19:38    206s] Checking clock tree convergence...
[01/20 17:19:38    206s] Checking clock tree convergence done.
[01/20 17:19:38    206s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/20 17:19:38    206s] Set place::cacheFPlanSiteMark to 1
[01/20 17:19:38    206s] CCOpt::Phase::Initialization...
[01/20 17:19:38    206s] Check Prerequisites...
[01/20 17:19:38    206s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/20 17:19:38    206s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/20 17:19:38    206s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[01/20 17:19:38    206s] Set place::cacheFPlanSiteMark to 0
[01/20 17:19:38    206s] All LLGs are deleted
[01/20 17:19:38    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:38    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:38    206s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2313.8M, EPOCH TIME: 1768909778.250315
[01/20 17:19:38    206s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2313.8M, EPOCH TIME: 1768909778.250385
[01/20 17:19:38    206s] 
[01/20 17:19:38    206s] *** Summary of all messages that are not suppressed in this session:
[01/20 17:19:38    206s] Severity  ID               Count  Summary                                  
[01/20 17:19:38    206s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[01/20 17:19:38    206s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[01/20 17:19:38    206s] *** Message Summary: 0 warning(s), 2 error(s)
[01/20 17:19:38    206s] 
[01/20 17:19:38    206s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.1/0:00:00.5 (0.3), totSession cpu/real = 0:03:26.3/0:45:49.8 (0.1), mem = 2313.8M
[01/20 17:19:38    206s] 
[01/20 17:19:38    206s] =============================================================================================
[01/20 17:19:38    206s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[01/20 17:19:38    206s] =============================================================================================
[01/20 17:19:38    206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:19:38    206s] ---------------------------------------------------------------------------------------------
[01/20 17:19:38    206s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.1    0.3
[01/20 17:19:38    206s] ---------------------------------------------------------------------------------------------
[01/20 17:19:38    206s]  ccopt_design #1 TOTAL              0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.1    0.3
[01/20 17:19:38    206s] ---------------------------------------------------------------------------------------------
[01/20 17:19:38    206s] 
[01/20 17:19:38    206s] #% End ccopt_design (date=01/20 17:19:38, total cpu=0:00:00.2, real=0:00:01.0, peak res=1293.1M, current mem=1293.1M)
[01/20 17:19:38    206s] 
[01/20 17:19:38    206s] <CMD> saveDesign DBS_M/cts.enc
[01/20 17:19:38    206s] #% Begin save design ... (date=01/20 17:19:38, mem=1293.1M)
[01/20 17:19:38    206s] % Begin Save ccopt configuration ... (date=01/20 17:19:38, mem=1293.1M)
[01/20 17:19:38    206s] % End Save ccopt configuration ... (date=01/20 17:19:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.0M, current mem=1294.0M)
[01/20 17:19:38    206s] % Begin Save netlist data ... (date=01/20 17:19:38, mem=1294.0M)
[01/20 17:19:38    206s] Writing Binary DB to DBS_M/cts.enc.dat/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 17:19:38    206s] % End Save netlist data ... (date=01/20 17:19:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.0M, current mem=1294.0M)
[01/20 17:19:38    206s] Saving symbol-table file ...
[01/20 17:19:39    206s] Saving congestion map file DBS_M/cts.enc.dat/simple_alu.route.congmap.gz ...
[01/20 17:19:39    206s] % Begin Save AAE data ... (date=01/20 17:19:39, mem=1294.0M)
[01/20 17:19:39    206s] Saving AAE Data ...
[01/20 17:19:40    206s] % End Save AAE data ... (date=01/20 17:19:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=1294.0M, current mem=1294.0M)
[01/20 17:19:40    206s] Saving preference file DBS_M/cts.enc.dat/gui.pref.tcl ...
[01/20 17:19:40    206s] Saving mode setting ...
[01/20 17:19:40    206s] Saving global file ...
[01/20 17:19:40    206s] % Begin Save floorplan data ... (date=01/20 17:19:40, mem=1284.0M)
[01/20 17:19:40    206s] Saving floorplan file ...
[01/20 17:19:40    206s] % End Save floorplan data ... (date=01/20 17:19:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.1M, current mem=1284.1M)
[01/20 17:19:40    206s] Saving PG file DBS_M/cts.enc.dat/simple_alu.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Jan 20 17:19:40 2026)
[01/20 17:19:40    206s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2308.4M) ***
[01/20 17:19:40    206s] Saving Drc markers ...
[01/20 17:19:40    206s] ... 104 markers are saved ...
[01/20 17:19:40    206s] ... 0 geometry drc markers are saved ...
[01/20 17:19:40    206s] ... 0 antenna drc markers are saved ...
[01/20 17:19:40    206s] % Begin Save placement data ... (date=01/20 17:19:40, mem=1284.1M)
[01/20 17:19:40    206s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 17:19:40    206s] Save Adaptive View Pruning View Names to Binary file
[01/20 17:19:40    206s] view_wcl_slow
[01/20 17:19:40    206s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2311.4M) ***
[01/20 17:19:40    206s] % End Save placement data ... (date=01/20 17:19:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.1M, current mem=1284.1M)
[01/20 17:19:40    206s] % Begin Save routing data ... (date=01/20 17:19:40, mem=1284.1M)
[01/20 17:19:40    206s] Saving route file ...
[01/20 17:19:41    206s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2308.4M) ***
[01/20 17:19:41    206s] % End Save routing data ... (date=01/20 17:19:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=1284.1M, current mem=1284.1M)
[01/20 17:19:41    206s] Saving property file DBS_M/cts.enc.dat/simple_alu.prop
[01/20 17:19:41    206s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2311.4M) ***
[01/20 17:19:41    206s] Saving rc congestion map DBS_M/cts.enc.dat/simple_alu.congmap.gz ...
[01/20 17:19:41    206s] % Begin Save power constraints data ... (date=01/20 17:19:41, mem=1284.1M)
[01/20 17:19:41    206s] % End Save power constraints data ... (date=01/20 17:19:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.1M, current mem=1284.1M)
[01/20 17:19:41    206s] Generated self-contained design cts.enc.dat
[01/20 17:19:41    206s] #% End save design ... (date=01/20 17:19:41, total cpu=0:00:00.4, real=0:00:03.0, peak res=1294.0M, current mem=1284.1M)
[01/20 17:19:41    206s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:19:41    206s] 
[01/20 17:19:41    206s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/20 17:19:41    206s] <CMD> timeDesign -postCTS
[01/20 17:19:42    206s] *** timeDesign #2 [begin] : totSession cpu/real = 0:03:26.7/0:45:53.7 (0.1), mem = 2308.4M
[01/20 17:19:42    206s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2308.4M, EPOCH TIME: 1768909782.267412
[01/20 17:19:42    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:42    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:42    206s] All LLGs are deleted
[01/20 17:19:42    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:42    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:42    206s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2308.4M, EPOCH TIME: 1768909782.267504
[01/20 17:19:42    206s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2308.4M, EPOCH TIME: 1768909782.267548
[01/20 17:19:42    206s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2308.4M, EPOCH TIME: 1768909782.267602
[01/20 17:19:42    206s] Start to check current routing status for nets...
[01/20 17:19:42    206s] All nets are already routed correctly.
[01/20 17:19:42    206s] End to check current routing status for nets (mem=2308.4M)
[01/20 17:19:42    206s] All LLGs are deleted
[01/20 17:19:42    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:42    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:42    206s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2310.4M, EPOCH TIME: 1768909782.363194
[01/20 17:19:42    206s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2310.4M, EPOCH TIME: 1768909782.363562
[01/20 17:19:42    206s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2310.4M, EPOCH TIME: 1768909782.363656
[01/20 17:19:42    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:42    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:42    206s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2310.4M, EPOCH TIME: 1768909782.364982
[01/20 17:19:42    206s] Max number of tech site patterns supported in site array is 256.
[01/20 17:19:42    206s] Core basic site is CoreSite
[01/20 17:19:42    206s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2310.4M, EPOCH TIME: 1768909782.382229
[01/20 17:19:42    206s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:19:42    206s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:19:42    206s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2326.4M, EPOCH TIME: 1768909782.382793
[01/20 17:19:42    206s] Fast DP-INIT is on for default
[01/20 17:19:42    206s] Atter site array init, number of instance map data is 0.
[01/20 17:19:42    206s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.028, MEM:2326.4M, EPOCH TIME: 1768909782.393443
[01/20 17:19:42    206s] 
[01/20 17:19:42    206s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:42    206s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.036, MEM:2310.4M, EPOCH TIME: 1768909782.400035
[01/20 17:19:42    206s] All LLGs are deleted
[01/20 17:19:42    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:42    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:42    206s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2310.4M, EPOCH TIME: 1768909782.406129
[01/20 17:19:42    206s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2310.4M, EPOCH TIME: 1768909782.406438
[01/20 17:19:42    206s] Starting delay calculation for Setup views
[01/20 17:19:42    206s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 17:19:42    206s] #################################################################################
[01/20 17:19:42    206s] # Design Stage: PreRoute
[01/20 17:19:42    206s] # Design Name: simple_alu
[01/20 17:19:42    206s] # Design Mode: 45nm
[01/20 17:19:42    206s] # Analysis Mode: MMMC OCV 
[01/20 17:19:42    206s] # Parasitics Mode: No SPEF/RCDB 
[01/20 17:19:42    206s] # Signoff Settings: SI Off 
[01/20 17:19:42    206s] #################################################################################
[01/20 17:19:42    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 2331.8M, InitMEM = 2330.7M)
[01/20 17:19:42    206s] Calculate early delays in OCV mode...
[01/20 17:19:42    206s] Calculate late delays in OCV mode...
[01/20 17:19:42    206s] Calculate early delays in OCV mode...
[01/20 17:19:42    206s] Calculate late delays in OCV mode...
[01/20 17:19:42    206s] Start delay calculation (fullDC) (2 T). (MEM=2331.75)
[01/20 17:19:43    206s] End AAE Lib Interpolated Model. (MEM=2341.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:44    206s] Total number of fetched objects 274
[01/20 17:19:44    206s] Total number of fetched objects 274
[01/20 17:19:44    206s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:44    206s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:44    206s] End delay calculation. (MEM=2405.93 CPU=0:00:00.1 REAL=0:00:01.0)
[01/20 17:19:44    206s] End delay calculation (fullDC). (MEM=2405.93 CPU=0:00:00.1 REAL=0:00:02.0)
[01/20 17:19:44    206s] *** CDM Built up (cpu=0:00:00.2  real=0:00:02.0  mem= 2405.9M) ***
[01/20 17:19:45    207s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:03.0 totSessionCpu=0:03:27 mem=2420.9M)
[01/20 17:19:46    207s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_wcl_slow view_wcl_fast 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.040  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   34    |   34    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/20 17:19:47    207s] All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2350.2M, EPOCH TIME: 1768909787.029949
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2350.2M, EPOCH TIME: 1768909787.030305
[01/20 17:19:47    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2350.2M, EPOCH TIME: 1768909787.030397
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2382.2M, EPOCH TIME: 1768909787.031753
[01/20 17:19:47    207s] Max number of tech site patterns supported in site array is 256.
[01/20 17:19:47    207s] Core basic site is CoreSite
[01/20 17:19:47    207s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2382.2M, EPOCH TIME: 1768909787.047197
[01/20 17:19:47    207s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2382.2M, EPOCH TIME: 1768909787.047435
[01/20 17:19:47    207s] Fast DP-INIT is on for default
[01/20 17:19:47    207s] Atter site array init, number of instance map data is 0.
[01/20 17:19:47    207s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2382.2M, EPOCH TIME: 1768909787.049055
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:47    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2351.7M, EPOCH TIME: 1768909787.049493
[01/20 17:19:47    207s] All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2351.7M, EPOCH TIME: 1768909787.050391
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2351.7M, EPOCH TIME: 1768909787.050688
[01/20 17:19:47    207s] Density: 64.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2351.7M, EPOCH TIME: 1768909787.053892
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2351.7M, EPOCH TIME: 1768909787.054207
[01/20 17:19:47    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2351.7M, EPOCH TIME: 1768909787.054289
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2351.7M, EPOCH TIME: 1768909787.055232
[01/20 17:19:47    207s] Max number of tech site patterns supported in site array is 256.
[01/20 17:19:47    207s] Core basic site is CoreSite
[01/20 17:19:47    207s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2351.7M, EPOCH TIME: 1768909787.070297
[01/20 17:19:47    207s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2367.7M, EPOCH TIME: 1768909787.070815
[01/20 17:19:47    207s] Fast DP-INIT is on for default
[01/20 17:19:47    207s] Atter site array init, number of instance map data is 0.
[01/20 17:19:47    207s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2367.7M, EPOCH TIME: 1768909787.072412
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:47    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2351.7M, EPOCH TIME: 1768909787.072777
[01/20 17:19:47    207s] All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2351.7M, EPOCH TIME: 1768909787.073587
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2351.7M, EPOCH TIME: 1768909787.073879
[01/20 17:19:47    207s] Reported timing to dir ./timingReports
[01/20 17:19:47    207s] Total CPU time: 0.54 sec
[01/20 17:19:47    207s] Total Real time: 6.0 sec
[01/20 17:19:47    207s] Total Memory Usage: 2351.695312 Mbytes
[01/20 17:19:47    207s] Info: pop threads available for lower-level modules during optimization.
[01/20 17:19:47    207s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.5/0:00:05.0 (0.1), totSession cpu/real = 0:03:27.2/0:45:58.7 (0.1), mem = 2351.7M
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s] =============================================================================================
[01/20 17:19:47    207s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[01/20 17:19:47    207s] =============================================================================================
[01/20 17:19:47    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:19:47    207s] ---------------------------------------------------------------------------------------------
[01/20 17:19:47    207s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:19:47    207s] [ OptSummaryReport       ]      1   0:00:00.2  (   4.3 % )     0:00:04.8 /  0:00:00.5    0.1
[01/20 17:19:47    207s] [ DrvReport              ]      1   0:00:01.3  (  26.5 % )     0:00:01.3 /  0:00:00.0    0.0
[01/20 17:19:47    207s] [ TimingUpdate           ]      1   0:00:00.4  (   8.2 % )     0:00:02.7 /  0:00:00.3    0.1
[01/20 17:19:47    207s] [ FullDelayCalc          ]      1   0:00:02.3  (  46.2 % )     0:00:02.3 /  0:00:00.2    0.1
[01/20 17:19:47    207s] [ TimingReport           ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.0    0.1
[01/20 17:19:47    207s] [ GenerateReports        ]      1   0:00:00.4  (   7.5 % )     0:00:00.4 /  0:00:00.0    0.1
[01/20 17:19:47    207s] [ MISC                   ]          0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.1    0.3
[01/20 17:19:47    207s] ---------------------------------------------------------------------------------------------
[01/20 17:19:47    207s]  timeDesign #2 TOTAL                0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:00.5    0.1
[01/20 17:19:47    207s] ---------------------------------------------------------------------------------------------
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s] <CMD> timeDesign -postCTS -hold
[01/20 17:19:47    207s] *** timeDesign #3 [begin] : totSession cpu/real = 0:03:27.2/0:45:58.7 (0.1), mem = 2351.7M
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s] TimeStamp Deleting Cell Server End ...
[01/20 17:19:47    207s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2320.9M, EPOCH TIME: 1768909787.194102
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2320.9M, EPOCH TIME: 1768909787.194168
[01/20 17:19:47    207s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2320.9M, EPOCH TIME: 1768909787.194207
[01/20 17:19:47    207s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2320.9M, EPOCH TIME: 1768909787.194274
[01/20 17:19:47    207s] Start to check current routing status for nets...
[01/20 17:19:47    207s] All nets are already routed correctly.
[01/20 17:19:47    207s] End to check current routing status for nets (mem=2320.9M)
[01/20 17:19:47    207s] *** Enable all active views. ***
[01/20 17:19:47    207s] All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2322.9M, EPOCH TIME: 1768909787.200188
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2322.9M, EPOCH TIME: 1768909787.200495
[01/20 17:19:47    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2322.9M, EPOCH TIME: 1768909787.200576
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2322.9M, EPOCH TIME: 1768909787.201552
[01/20 17:19:47    207s] Max number of tech site patterns supported in site array is 256.
[01/20 17:19:47    207s] Core basic site is CoreSite
[01/20 17:19:47    207s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2322.9M, EPOCH TIME: 1768909787.216664
[01/20 17:19:47    207s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2338.9M, EPOCH TIME: 1768909787.217206
[01/20 17:19:47    207s] Fast DP-INIT is on for default
[01/20 17:19:47    207s] Atter site array init, number of instance map data is 0.
[01/20 17:19:47    207s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2338.9M, EPOCH TIME: 1768909787.218788
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:47    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2322.9M, EPOCH TIME: 1768909787.219190
[01/20 17:19:47    207s] All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2322.9M, EPOCH TIME: 1768909787.220001
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2322.9M, EPOCH TIME: 1768909787.220297
[01/20 17:19:47    207s] Starting delay calculation for Hold views
[01/20 17:19:47    207s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 17:19:47    207s] #################################################################################
[01/20 17:19:47    207s] # Design Stage: PreRoute
[01/20 17:19:47    207s] # Design Name: simple_alu
[01/20 17:19:47    207s] # Design Mode: 45nm
[01/20 17:19:47    207s] # Analysis Mode: MMMC OCV 
[01/20 17:19:47    207s] # Parasitics Mode: No SPEF/RCDB 
[01/20 17:19:47    207s] # Signoff Settings: SI Off 
[01/20 17:19:47    207s] #################################################################################
[01/20 17:19:47    207s] Topological Sorting (REAL = 0:00:00.0, MEM = 2339.0M, InitMEM = 2339.0M)
[01/20 17:19:47    207s] Calculate late delays in OCV mode...
[01/20 17:19:47    207s] Calculate early delays in OCV mode...
[01/20 17:19:47    207s] Calculate late delays in OCV mode...
[01/20 17:19:47    207s] Calculate early delays in OCV mode...
[01/20 17:19:47    207s] Calculate late delays in OCV mode...
[01/20 17:19:47    207s] Calculate early delays in OCV mode...
[01/20 17:19:47    207s] Start delay calculation (fullDC) (2 T). (MEM=2340)
[01/20 17:19:47    207s] End AAE Lib Interpolated Model. (MEM=2349.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:47    207s] Total number of fetched objects 274
[01/20 17:19:47    207s] Total number of fetched objects 274
[01/20 17:19:47    207s] Total number of fetched objects 274
[01/20 17:19:47    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:47    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:47    207s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:47    207s] End delay calculation. (MEM=2422.23 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:19:47    207s] End delay calculation (fullDC). (MEM=2422.23 CPU=0:00:00.2 REAL=0:00:00.0)
[01/20 17:19:47    207s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2422.2M) ***
[01/20 17:19:47    207s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:28 mem=2437.2M)
[01/20 17:19:47    207s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_wcl_fast view_wcl_slow view_wcl_typical 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  1.122  |  1.122  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   34    |   34    |
+--------------------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/20 17:19:47    207s] All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2355.8M, EPOCH TIME: 1768909787.639542
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2355.8M, EPOCH TIME: 1768909787.639871
[01/20 17:19:47    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2355.8M, EPOCH TIME: 1768909787.639955
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2387.8M, EPOCH TIME: 1768909787.641327
[01/20 17:19:47    207s] Max number of tech site patterns supported in site array is 256.
[01/20 17:19:47    207s] Core basic site is CoreSite
[01/20 17:19:47    207s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2387.8M, EPOCH TIME: 1768909787.657067
[01/20 17:19:47    207s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2395.8M, EPOCH TIME: 1768909787.657514
[01/20 17:19:47    207s] Fast DP-INIT is on for default
[01/20 17:19:47    207s] Atter site array init, number of instance map data is 0.
[01/20 17:19:47    207s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2395.8M, EPOCH TIME: 1768909787.659164
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:47    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2372.8M, EPOCH TIME: 1768909787.659648
[01/20 17:19:47    207s] All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2372.8M, EPOCH TIME: 1768909787.660552
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2372.8M, EPOCH TIME: 1768909787.660847
[01/20 17:19:47    207s] Density: 64.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2372.8M, EPOCH TIME: 1768909787.664085
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2372.8M, EPOCH TIME: 1768909787.664386
[01/20 17:19:47    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2372.8M, EPOCH TIME: 1768909787.664465
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2372.8M, EPOCH TIME: 1768909787.665442
[01/20 17:19:47    207s] Max number of tech site patterns supported in site array is 256.
[01/20 17:19:47    207s] Core basic site is CoreSite
[01/20 17:19:47    207s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2372.8M, EPOCH TIME: 1768909787.680688
[01/20 17:19:47    207s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:19:47    207s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2388.8M, EPOCH TIME: 1768909787.681241
[01/20 17:19:47    207s] Fast DP-INIT is on for default
[01/20 17:19:47    207s] Atter site array init, number of instance map data is 0.
[01/20 17:19:47    207s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2388.8M, EPOCH TIME: 1768909787.682825
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:47    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2372.8M, EPOCH TIME: 1768909787.683185
[01/20 17:19:47    207s] All LLGs are deleted
[01/20 17:19:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:47    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2372.8M, EPOCH TIME: 1768909787.683986
[01/20 17:19:47    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2372.8M, EPOCH TIME: 1768909787.684287
[01/20 17:19:47    207s] Reported timing to dir ./timingReports
[01/20 17:19:47    207s] Total CPU time: 0.56 sec
[01/20 17:19:47    207s] Total Real time: 0.0 sec
[01/20 17:19:47    207s] Total Memory Usage: 2338.960938 Mbytes
[01/20 17:19:47    207s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (0.9), totSession cpu/real = 0:03:27.8/0:45:59.3 (0.1), mem = 2339.0M
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s] =============================================================================================
[01/20 17:19:47    207s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[01/20 17:19:47    207s] =============================================================================================
[01/20 17:19:47    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:19:47    207s] ---------------------------------------------------------------------------------------------
[01/20 17:19:47    207s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:19:47    207s] [ OptSummaryReport       ]      1   0:00:00.1  (  12.4 % )     0:00:00.5 /  0:00:00.4    0.9
[01/20 17:19:47    207s] [ TimingUpdate           ]      1   0:00:00.1  (  23.6 % )     0:00:00.3 /  0:00:00.3    1.0
[01/20 17:19:47    207s] [ FullDelayCalc          ]      1   0:00:00.2  (  28.9 % )     0:00:00.2 /  0:00:00.2    1.1
[01/20 17:19:47    207s] [ TimingReport           ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.4
[01/20 17:19:47    207s] [ GenerateReports        ]      1   0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.0    0.2
[01/20 17:19:47    207s] [ MISC                   ]          0:00:00.1  (  18.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/20 17:19:47    207s] ---------------------------------------------------------------------------------------------
[01/20 17:19:47    207s]  timeDesign #3 TOTAL                0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    0.9
[01/20 17:19:47    207s] ---------------------------------------------------------------------------------------------
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s] <CMD> optDesign -postCTS
[01/20 17:19:47    207s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1292.5M, totSessionCpu=0:03:28 **
[01/20 17:19:47    207s] *** optDesign #1 [begin] : totSession cpu/real = 0:03:27.8/0:45:59.4 (0.1), mem = 2339.0M
[01/20 17:19:47    207s] Info: 2 threads available for lower-level modules during optimization.
[01/20 17:19:47    207s] GigaOpt running with 2 threads.
[01/20 17:19:47    207s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:27.8/0:45:59.4 (0.1), mem = 2339.0M
[01/20 17:19:47    207s] **INFO: User settings:
[01/20 17:19:47    207s] setDesignMode -process               45
[01/20 17:19:47    207s] setExtractRCMode -coupling_c_th      0.1
[01/20 17:19:47    207s] setExtractRCMode -engine             preRoute
[01/20 17:19:47    207s] setExtractRCMode -relative_c_th      1
[01/20 17:19:47    207s] setExtractRCMode -total_c_th         0
[01/20 17:19:47    207s] setDelayCalMode -enable_high_fanout  true
[01/20 17:19:47    207s] setDelayCalMode -engine              aae
[01/20 17:19:47    207s] setDelayCalMode -ignoreNetLoad       false
[01/20 17:19:47    207s] setDelayCalMode -socv_accuracy_mode  low
[01/20 17:19:47    207s] setOptMode -activeHoldViews          { view_wcl_fast view_wcl_slow view_wcl_typical }
[01/20 17:19:47    207s] setOptMode -activeSetupViews         { view_wcl_slow view_wcl_fast view_wcl_typical }
[01/20 17:19:47    207s] setOptMode -autoSetupViews           { view_wcl_fast view_wcl_slow}
[01/20 17:19:47    207s] setOptMode -autoTDGRSetupViews       { view_wcl_fast view_wcl_slow}
[01/20 17:19:47    207s] setOptMode -drcMargin                0
[01/20 17:19:47    207s] setOptMode -fixDrc                   true
[01/20 17:19:47    207s] setOptMode -optimizeFF               true
[01/20 17:19:47    207s] setOptMode -placementSetupViews      { view_wcl_slow  }
[01/20 17:19:47    207s] setOptMode -preserveAllSequential    false
[01/20 17:19:47    207s] setOptMode -setupTargetSlack         0
[01/20 17:19:47    207s] setAnalysisMode -analysisType        onChipVariation
[01/20 17:19:47    207s] setAnalysisMode -checkType           setup
[01/20 17:19:47    207s] setAnalysisMode -clkSrcPath          true
[01/20 17:19:47    207s] setAnalysisMode -clockPropagation    sdcControl
[01/20 17:19:47    207s] setAnalysisMode -cppr                both
[01/20 17:19:47    207s] setAnalysisMode -skew                true
[01/20 17:19:47    207s] setAnalysisMode -usefulSkew          true
[01/20 17:19:47    207s] 
[01/20 17:19:47    207s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/20 17:19:47    207s] Need call spDPlaceInit before registerPrioInstLoc.
[01/20 17:19:48    207s] OPERPROF: Starting DPlace-Init at level 1, MEM:2339.0M, EPOCH TIME: 1768909788.025455
[01/20 17:19:48    207s] Processing tracks to init pin-track alignment.
[01/20 17:19:48    207s] z: 2, totalTracks: 1
[01/20 17:19:48    207s] z: 4, totalTracks: 1
[01/20 17:19:48    207s] z: 6, totalTracks: 1
[01/20 17:19:48    207s] z: 8, totalTracks: 1
[01/20 17:19:48    207s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:19:48    207s] All LLGs are deleted
[01/20 17:19:48    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:48    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:48    207s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2339.0M, EPOCH TIME: 1768909788.028263
[01/20 17:19:48    207s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2339.0M, EPOCH TIME: 1768909788.028588
[01/20 17:19:48    207s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2339.0M, EPOCH TIME: 1768909788.028676
[01/20 17:19:48    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:48    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:48    207s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2339.0M, EPOCH TIME: 1768909788.029673
[01/20 17:19:48    207s] Max number of tech site patterns supported in site array is 256.
[01/20 17:19:48    207s] Core basic site is CoreSite
[01/20 17:19:48    207s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:19:48    207s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2339.0M, EPOCH TIME: 1768909788.044983
[01/20 17:19:48    207s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:19:48    207s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:19:48    207s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2355.0M, EPOCH TIME: 1768909788.045579
[01/20 17:19:48    207s] Fast DP-INIT is on for default
[01/20 17:19:48    207s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:19:48    207s] Atter site array init, number of instance map data is 0.
[01/20 17:19:48    207s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2355.0M, EPOCH TIME: 1768909788.047214
[01/20 17:19:48    207s] 
[01/20 17:19:48    207s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:48    207s] OPERPROF:     Starting CMU at level 3, MEM:2355.0M, EPOCH TIME: 1768909788.067996
[01/20 17:19:48    207s] **WARN: (IMPSP-264):	1 cells have no techSite. 'All' sites will be legal for them.
[01/20 17:19:48    207s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.120, MEM:2371.0M, EPOCH TIME: 1768909788.188111
[01/20 17:19:48    207s] 
[01/20 17:19:48    207s] Bad Lib Cell Checking (CMU) is done! (1)
[01/20 17:19:48    207s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.160, MEM:2339.0M, EPOCH TIME: 1768909788.188325
[01/20 17:19:48    207s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2339.0M, EPOCH TIME: 1768909788.188371
[01/20 17:19:48    207s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2339.0M, EPOCH TIME: 1768909788.188517
[01/20 17:19:48    207s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2339.0MB).
[01/20 17:19:48    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.174, MEM:2339.0M, EPOCH TIME: 1768909788.199347
[01/20 17:19:48    207s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2339.0M, EPOCH TIME: 1768909788.199604
[01/20 17:19:48    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:48    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:48    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:48    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:48    207s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.031, MEM:2339.0M, EPOCH TIME: 1768909788.230640
[01/20 17:19:48    207s] 
[01/20 17:19:48    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:19:48    207s] Summary for sequential cells identification: 
[01/20 17:19:48    207s]   Identified SBFF number: 94
[01/20 17:19:48    207s]   Identified MBFF number: 0
[01/20 17:19:48    207s]   Identified SB Latch number: 0
[01/20 17:19:48    207s]   Identified MB Latch number: 0
[01/20 17:19:48    207s]   Not identified SBFF number: 24
[01/20 17:19:48    207s]   Not identified MBFF number: 0
[01/20 17:19:48    207s]   Not identified SB Latch number: 0
[01/20 17:19:48    207s]   Not identified MB Latch number: 0
[01/20 17:19:48    207s]   Number of sequential cells which are not FFs: 32
[01/20 17:19:48    207s]  Visiting view : view_wcl_slow
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:19:48    207s]  Visiting view : view_wcl_fast
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:19:48    207s]  Visiting view : view_wcl_typical
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:19:48    207s]  Visiting view : view_wcl_fast
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:19:48    207s]  Visiting view : view_wcl_slow
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:19:48    207s]  Visiting view : view_wcl_typical
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:19:48    207s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:19:48    207s] TLC MultiMap info (StdDelay):
[01/20 17:19:48    207s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:19:48    207s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:19:48    207s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:19:48    207s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:19:48    207s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:19:48    207s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:19:48    207s]  Setting StdDelay to: 22.8ps
[01/20 17:19:48    207s] 
[01/20 17:19:48    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:19:48    207s] 
[01/20 17:19:48    207s] Creating Lib Analyzer ...
[01/20 17:19:48    207s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:19:48    207s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:19:48    207s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:19:48    207s] Total number of usable inverters from Lib Analyzer: 16 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:19:48    207s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:19:48    207s] 
[01/20 17:19:48    207s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:19:50    209s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:29 mem=2349.0M
[01/20 17:19:50    209s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:29 mem=2349.0M
[01/20 17:19:50    209s] Creating Lib Analyzer, finished. 
[01/20 17:19:50    209s] **optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 1301.6M, totSessionCpu=0:03:29 **
[01/20 17:19:51    209s] *** optDesign -postCTS ***
[01/20 17:19:51    209s] DRC Margin: user margin 0.0; extra margin 0.2
[01/20 17:19:51    209s] Hold Target Slack: user slack 0
[01/20 17:19:51    209s] Setup Target Slack: user slack 0; extra slack 0.0
[01/20 17:19:51    209s] setUsefulSkewMode -ecoRoute false
[01/20 17:19:51    209s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2351.0M, EPOCH TIME: 1768909791.258696
[01/20 17:19:51    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:51    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:51    209s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2351.0M, EPOCH TIME: 1768909791.276506
[01/20 17:19:51    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:51    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:51    209s] Multi-VT timing optimization disabled based on library information.
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:19:51    209s] Deleting Lib Analyzer.
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] TimeStamp Deleting Cell Server End ...
[01/20 17:19:51    209s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:19:51    209s] Summary for sequential cells identification: 
[01/20 17:19:51    209s]   Identified SBFF number: 94
[01/20 17:19:51    209s]   Identified MBFF number: 0
[01/20 17:19:51    209s]   Identified SB Latch number: 0
[01/20 17:19:51    209s]   Identified MB Latch number: 0
[01/20 17:19:51    209s]   Not identified SBFF number: 24
[01/20 17:19:51    209s]   Not identified MBFF number: 0
[01/20 17:19:51    209s]   Not identified SB Latch number: 0
[01/20 17:19:51    209s]   Not identified MB Latch number: 0
[01/20 17:19:51    209s]   Number of sequential cells which are not FFs: 32
[01/20 17:19:51    209s]  Visiting view : view_wcl_slow
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_fast
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_typical
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_fast
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_slow
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_typical
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:19:51    209s] TLC MultiMap info (StdDelay):
[01/20 17:19:51    209s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:19:51    209s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:19:51    209s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:19:51    209s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:19:51    209s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:19:51    209s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:19:51    209s]  Setting StdDelay to: 22.8ps
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] TimeStamp Deleting Cell Server End ...
[01/20 17:19:51    209s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2351.0M, EPOCH TIME: 1768909791.886729
[01/20 17:19:51    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:51    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:51    209s] All LLGs are deleted
[01/20 17:19:51    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:51    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:51    209s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2351.0M, EPOCH TIME: 1768909791.886824
[01/20 17:19:51    209s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2351.0M, EPOCH TIME: 1768909791.886868
[01/20 17:19:51    209s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2341.0M, EPOCH TIME: 1768909791.887548
[01/20 17:19:51    209s] Start to check current routing status for nets...
[01/20 17:19:51    209s] All nets are already routed correctly.
[01/20 17:19:51    209s] End to check current routing status for nets (mem=2341.0M)
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] Creating Lib Analyzer ...
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/20 17:19:51    209s] Summary for sequential cells identification: 
[01/20 17:19:51    209s]   Identified SBFF number: 94
[01/20 17:19:51    209s]   Identified MBFF number: 0
[01/20 17:19:51    209s]   Identified SB Latch number: 0
[01/20 17:19:51    209s]   Identified MB Latch number: 0
[01/20 17:19:51    209s]   Not identified SBFF number: 24
[01/20 17:19:51    209s]   Not identified MBFF number: 0
[01/20 17:19:51    209s]   Not identified SB Latch number: 0
[01/20 17:19:51    209s]   Not identified MB Latch number: 0
[01/20 17:19:51    209s]   Number of sequential cells which are not FFs: 32
[01/20 17:19:51    209s]  Visiting view : view_wcl_slow
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_fast
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_typical
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_fast
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 7.00 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_slow
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 19.50 (1.000) with rcCorner = -1
[01/20 17:19:51    209s]  Visiting view : view_wcl_typical
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[01/20 17:19:51    209s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[01/20 17:19:51    209s] TLC MultiMap info (StdDelay):
[01/20 17:19:51    209s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 9.9ps
[01/20 17:19:51    209s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 7ps
[01/20 17:19:51    209s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 8.3ps
[01/20 17:19:51    209s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 11.6ps
[01/20 17:19:51    209s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 19.5ps
[01/20 17:19:51    209s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 22.8ps
[01/20 17:19:51    209s]  Setting StdDelay to: 22.8ps
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/20 17:19:51    209s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:19:51    209s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:19:51    209s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:19:51    209s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:19:51    209s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:19:51    209s] 
[01/20 17:19:51    209s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:19:53    210s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:31 mem=2351.0M
[01/20 17:19:53    210s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:31 mem=2351.0M
[01/20 17:19:53    210s] Creating Lib Analyzer, finished. 
[01/20 17:19:53    210s] #optDebug: Start CG creation (mem=2379.6M)
[01/20 17:19:53    210s]  ...initializing CG  maxDriveDist 548.627500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 54.862500 
[01/20 17:19:53    210s] (cpu=0:00:00.1, mem=2498.4M)
[01/20 17:19:53    210s]  ...processing cgPrt (cpu=0:00:00.1, mem=2498.4M)
[01/20 17:19:53    210s]  ...processing cgEgp (cpu=0:00:00.1, mem=2498.4M)
[01/20 17:19:53    210s]  ...processing cgPbk (cpu=0:00:00.1, mem=2498.4M)
[01/20 17:19:53    210s]  ...processing cgNrb(cpu=0:00:00.1, mem=2498.4M)
[01/20 17:19:53    210s]  ...processing cgObs (cpu=0:00:00.1, mem=2498.4M)
[01/20 17:19:53    210s]  ...processing cgCon (cpu=0:00:00.1, mem=2498.4M)
[01/20 17:19:53    210s]  ...processing cgPdm (cpu=0:00:00.1, mem=2498.4M)
[01/20 17:19:53    210s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2498.4M)
[01/20 17:19:54    210s] Compute RC Scale Done ...
[01/20 17:19:54    210s] All LLGs are deleted
[01/20 17:19:54    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:54    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:54    210s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2488.8M, EPOCH TIME: 1768909794.460978
[01/20 17:19:54    210s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2488.8M, EPOCH TIME: 1768909794.461297
[01/20 17:19:54    210s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2488.8M, EPOCH TIME: 1768909794.461386
[01/20 17:19:54    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:54    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:54    210s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2488.8M, EPOCH TIME: 1768909794.462493
[01/20 17:19:54    210s] Max number of tech site patterns supported in site array is 256.
[01/20 17:19:54    210s] Core basic site is CoreSite
[01/20 17:19:54    210s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2488.8M, EPOCH TIME: 1768909794.477863
[01/20 17:19:54    210s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:19:54    210s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:19:54    210s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2504.8M, EPOCH TIME: 1768909794.478534
[01/20 17:19:54    210s] Fast DP-INIT is on for default
[01/20 17:19:54    210s] Atter site array init, number of instance map data is 0.
[01/20 17:19:54    210s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2504.8M, EPOCH TIME: 1768909794.480229
[01/20 17:19:54    210s] 
[01/20 17:19:54    210s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:54    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2488.8M, EPOCH TIME: 1768909794.480641
[01/20 17:19:54    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:54    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:54    210s] Starting delay calculation for Setup views
[01/20 17:19:54    210s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 17:19:54    210s] #################################################################################
[01/20 17:19:54    210s] # Design Stage: PreRoute
[01/20 17:19:54    210s] # Design Name: simple_alu
[01/20 17:19:54    210s] # Design Mode: 45nm
[01/20 17:19:54    210s] # Analysis Mode: MMMC OCV 
[01/20 17:19:54    210s] # Parasitics Mode: No SPEF/RCDB 
[01/20 17:19:54    210s] # Signoff Settings: SI Off 
[01/20 17:19:54    210s] #################################################################################
[01/20 17:19:55    210s] Topological Sorting (REAL = 0:00:00.0, MEM = 2486.8M, InitMEM = 2486.8M)
[01/20 17:19:55    210s] Calculate early delays in OCV mode...
[01/20 17:19:55    210s] Calculate late delays in OCV mode...
[01/20 17:19:55    210s] Calculate early delays in OCV mode...
[01/20 17:19:55    210s] Calculate late delays in OCV mode...
[01/20 17:19:55    210s] Calculate early delays in OCV mode...
[01/20 17:19:55    210s] Calculate late delays in OCV mode...
[01/20 17:19:55    210s] Start delay calculation (fullDC) (2 T). (MEM=2486.83)
[01/20 17:19:55    210s] End AAE Lib Interpolated Model. (MEM=2496.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:55    210s] Total number of fetched objects 274
[01/20 17:19:55    210s] Total number of fetched objects 274
[01/20 17:19:55    210s] Total number of fetched objects 274
[01/20 17:19:55    210s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:55    210s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:55    210s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:19:55    210s] End delay calculation. (MEM=2554.98 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:19:55    210s] End delay calculation (fullDC). (MEM=2554.98 CPU=0:00:00.2 REAL=0:00:00.0)
[01/20 17:19:55    210s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2555.0M) ***
[01/20 17:19:55    210s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:31 mem=2570.0M)
[01/20 17:19:55    210s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_wcl_slow view_wcl_fast view_wcl_typical 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.040  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   34    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2616.0M, EPOCH TIME: 1768909795.995749
[01/20 17:19:55    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:55    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:56    211s] 
[01/20 17:19:56    211s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:56    211s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2617.5M, EPOCH TIME: 1768909796.013850
[01/20 17:19:56    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:56    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:56    211s] Density: 64.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:09, mem = 1429.8M, totSessionCpu=0:03:31 **
[01/20 17:19:56    211s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.2/0:00:08.7 (0.4), totSession cpu/real = 0:03:31.0/0:46:08.0 (0.1), mem = 2501.5M
[01/20 17:19:56    211s] 
[01/20 17:19:56    211s] =============================================================================================
[01/20 17:19:56    211s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[01/20 17:19:56    211s] =============================================================================================
[01/20 17:19:56    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:19:56    211s] ---------------------------------------------------------------------------------------------
[01/20 17:19:56    211s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:19:56    211s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.6 % )     0:00:01.6 /  0:00:00.4    0.3
[01/20 17:19:56    211s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:19:56    211s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.3
[01/20 17:19:56    211s] [ LibAnalyzerInit        ]      2   0:00:03.1  (  35.1 % )     0:00:03.1 /  0:00:02.6    0.8
[01/20 17:19:56    211s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.3
[01/20 17:19:56    211s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   4.3 % )     0:00:00.4 /  0:00:00.1    0.2
[01/20 17:19:56    211s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:19:56    211s] [ TimingUpdate           ]      1   0:00:00.2  (   1.9 % )     0:00:01.5 /  0:00:00.3    0.2
[01/20 17:19:56    211s] [ FullDelayCalc          ]      1   0:00:01.3  (  15.3 % )     0:00:01.3 /  0:00:00.2    0.2
[01/20 17:19:56    211s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:19:56    211s] [ MISC                   ]          0:00:03.7  (  42.0 % )     0:00:03.7 /  0:00:00.1    0.0
[01/20 17:19:56    211s] ---------------------------------------------------------------------------------------------
[01/20 17:19:56    211s]  InitOpt #1 TOTAL                   0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:03.2    0.4
[01/20 17:19:56    211s] ---------------------------------------------------------------------------------------------
[01/20 17:19:56    211s] 
[01/20 17:19:56    211s] ** INFO : this run is activating low effort ccoptDesign flow
[01/20 17:19:56    211s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:19:56    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=2501.5M
[01/20 17:19:56    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2501.5M, EPOCH TIME: 1768909796.928633
[01/20 17:19:56    211s] Processing tracks to init pin-track alignment.
[01/20 17:19:56    211s] z: 2, totalTracks: 1
[01/20 17:19:56    211s] z: 4, totalTracks: 1
[01/20 17:19:56    211s] z: 6, totalTracks: 1
[01/20 17:19:56    211s] z: 8, totalTracks: 1
[01/20 17:19:56    211s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:19:56    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2501.5M, EPOCH TIME: 1768909796.931519
[01/20 17:19:56    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:56    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:56    211s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:19:56    211s] 
[01/20 17:19:56    211s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:56    211s] 
[01/20 17:19:56    211s]  Skipping Bad Lib Cell Checking (CMU) !
[01/20 17:19:56    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2501.5M, EPOCH TIME: 1768909796.948905
[01/20 17:19:56    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2501.5M, EPOCH TIME: 1768909796.948956
[01/20 17:19:56    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2501.5M, EPOCH TIME: 1768909796.949068
[01/20 17:19:56    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2501.5MB).
[01/20 17:19:56    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2501.5M, EPOCH TIME: 1768909796.949175
[01/20 17:19:57    211s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:19:57    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=2501.5M
[01/20 17:19:57    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2501.5M, EPOCH TIME: 1768909797.050721
[01/20 17:19:57    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:19:57    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:57    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:57    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:57    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2501.5M, EPOCH TIME: 1768909797.052929
[01/20 17:19:57    211s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:19:57    211s] OPTC: m1 20.0 20.0
[01/20 17:19:57    211s] #optDebug: fT-E <X 2 0 0 1>
[01/20 17:19:57    211s] -congRepairInPostCTS false                 # bool, default=false, private
[01/20 17:19:58    211s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 2 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.6
[01/20 17:19:58    211s] Begin: GigaOpt Route Type Constraints Refinement
[01/20 17:19:58    211s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:31.1/0:46:09.8 (0.1), mem = 2503.5M
[01/20 17:19:58    211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.8
[01/20 17:19:58    211s] ### Creating RouteCongInterface, started
[01/20 17:19:58    211s] {MMLU 0 0 274}
[01/20 17:19:58    211s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=2503.5M
[01/20 17:19:58    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=2503.5M
[01/20 17:19:58    211s] 
[01/20 17:19:58    211s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:19:58    211s] 
[01/20 17:19:58    211s] #optDebug: {0, 1.000}
[01/20 17:19:58    211s] ### Creating RouteCongInterface, finished
[01/20 17:19:58    211s] Updated routing constraints on 0 nets.
[01/20 17:19:58    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.8
[01/20 17:19:58    211s] Bottom Preferred Layer:
[01/20 17:19:58    211s]     None
[01/20 17:19:58    211s] Via Pillar Rule:
[01/20 17:19:58    211s]     None
[01/20 17:19:58    211s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.4 (0.0), totSession cpu/real = 0:03:31.1/0:46:10.2 (0.1), mem = 2503.5M
[01/20 17:19:58    211s] 
[01/20 17:19:58    211s] =============================================================================================
[01/20 17:19:58    211s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.15-s110_1
[01/20 17:19:58    211s] =============================================================================================
[01/20 17:19:58    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:19:58    211s] ---------------------------------------------------------------------------------------------
[01/20 17:19:58    211s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  44.6 % )     0:00:00.2 /  0:00:00.0    0.0
[01/20 17:19:58    211s] [ MISC                   ]          0:00:00.2  (  55.4 % )     0:00:00.2 /  0:00:00.0    0.0
[01/20 17:19:58    211s] ---------------------------------------------------------------------------------------------
[01/20 17:19:58    211s]  CongRefineRouteType #1 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.0    0.0
[01/20 17:19:58    211s] ---------------------------------------------------------------------------------------------
[01/20 17:19:58    211s] 
[01/20 17:19:58    211s] End: GigaOpt Route Type Constraints Refinement
[01/20 17:19:58    211s] *** Starting optimizing excluded clock nets MEM= 2503.5M) ***
[01/20 17:19:58    211s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2503.5M) ***
[01/20 17:19:58    211s] *** Starting optimizing excluded clock nets MEM= 2503.5M) ***
[01/20 17:19:58    211s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2503.5M) ***
[01/20 17:19:59    211s] Begin: GigaOpt high fanout net optimization
[01/20 17:19:59    211s] GigaOpt HFN: use maxLocalDensity 1.2
[01/20 17:19:59    211s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/20 17:19:59    211s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:31.1/0:46:10.7 (0.1), mem = 2503.5M
[01/20 17:19:59    211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.9
[01/20 17:19:59    211s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:19:59    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=2503.5M
[01/20 17:19:59    211s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/20 17:19:59    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2503.5M, EPOCH TIME: 1768909799.515118
[01/20 17:19:59    211s] Processing tracks to init pin-track alignment.
[01/20 17:19:59    211s] z: 2, totalTracks: 1
[01/20 17:19:59    211s] z: 4, totalTracks: 1
[01/20 17:19:59    211s] z: 6, totalTracks: 1
[01/20 17:19:59    211s] z: 8, totalTracks: 1
[01/20 17:19:59    211s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:19:59    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2503.5M, EPOCH TIME: 1768909799.517937
[01/20 17:19:59    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:59    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:19:59    211s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:19:59    211s] 
[01/20 17:19:59    211s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:19:59    211s] 
[01/20 17:19:59    211s]  Skipping Bad Lib Cell Checking (CMU) !
[01/20 17:19:59    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2503.5M, EPOCH TIME: 1768909799.535532
[01/20 17:19:59    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2503.5M, EPOCH TIME: 1768909799.535583
[01/20 17:19:59    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2503.5M, EPOCH TIME: 1768909799.535697
[01/20 17:19:59    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2503.5MB).
[01/20 17:19:59    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2503.5M, EPOCH TIME: 1768909799.535798
[01/20 17:19:59    211s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:19:59    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=2503.5M
[01/20 17:19:59    211s] ### Creating RouteCongInterface, started
[01/20 17:19:59    211s] 
[01/20 17:19:59    211s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/20 17:19:59    211s] 
[01/20 17:19:59    211s] #optDebug: {0, 1.000}
[01/20 17:19:59    211s] ### Creating RouteCongInterface, finished
[01/20 17:19:59    211s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:19:59    211s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=2503.5M
[01/20 17:19:59    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=2503.5M
[01/20 17:20:03    211s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[01/20 17:20:03    211s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[01/20 17:20:03    211s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/20 17:20:03    211s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 5347.75, Stn-len 0
[01/20 17:20:03    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2560.8M, EPOCH TIME: 1768909803.700674
[01/20 17:20:03    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:20:03    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:03    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:03    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:03    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2499.8M, EPOCH TIME: 1768909803.703560
[01/20 17:20:03    211s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:20:03    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.9
[01/20 17:20:03    211s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:04.6 (0.0), totSession cpu/real = 0:03:31.2/0:46:15.3 (0.1), mem = 2499.8M
[01/20 17:20:03    211s] 
[01/20 17:20:03    211s] =============================================================================================
[01/20 17:20:03    211s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[01/20 17:20:03    211s] =============================================================================================
[01/20 17:20:03    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:20:03    211s] ---------------------------------------------------------------------------------------------
[01/20 17:20:03    211s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:03    211s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.0    0.1
[01/20 17:20:03    211s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:03    211s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:03    211s] [ DrvFindVioNets         ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.0
[01/20 17:20:03    211s] [ MISC                   ]          0:00:04.3  (  94.4 % )     0:00:04.3 /  0:00:00.1    0.0
[01/20 17:20:03    211s] ---------------------------------------------------------------------------------------------
[01/20 17:20:03    211s]  DrvOpt #1 TOTAL                    0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:00.1    0.0
[01/20 17:20:03    211s] ---------------------------------------------------------------------------------------------
[01/20 17:20:03    211s] 
[01/20 17:20:03    211s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/20 17:20:03    211s] End: GigaOpt high fanout net optimization
[01/20 17:20:04    211s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:20:04    211s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:20:04    211s] Deleting Lib Analyzer.
[01/20 17:20:04    211s] 
[01/20 17:20:04    211s] Optimization is working on the following views:
[01/20 17:20:04    211s]   Setup views: view_wcl_slow view_wcl_fast 
[01/20 17:20:04    211s]   Hold  views: view_wcl_fast view_wcl_slow 
[01/20 17:20:04    211s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/20 17:20:05    211s] Begin: GigaOpt Global Optimization
[01/20 17:20:05    211s] *info: use new DP (enabled)
[01/20 17:20:05    211s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/20 17:20:05    211s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:31.3/0:46:16.7 (0.1), mem = 2557.0M
[01/20 17:20:05    211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.10
[01/20 17:20:05    211s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:20:05    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=2557.0M
[01/20 17:20:05    211s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/20 17:20:05    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2557.0M, EPOCH TIME: 1768909805.195725
[01/20 17:20:05    211s] Processing tracks to init pin-track alignment.
[01/20 17:20:05    211s] z: 2, totalTracks: 1
[01/20 17:20:05    211s] z: 4, totalTracks: 1
[01/20 17:20:05    211s] z: 6, totalTracks: 1
[01/20 17:20:05    211s] z: 8, totalTracks: 1
[01/20 17:20:05    211s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:20:05    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2557.0M, EPOCH TIME: 1768909805.199156
[01/20 17:20:05    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:05    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:05    211s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:20:05    211s] 
[01/20 17:20:05    211s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:05    211s] 
[01/20 17:20:05    211s]  Skipping Bad Lib Cell Checking (CMU) !
[01/20 17:20:05    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2557.0M, EPOCH TIME: 1768909805.217273
[01/20 17:20:05    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2557.0M, EPOCH TIME: 1768909805.217336
[01/20 17:20:05    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2557.0M, EPOCH TIME: 1768909805.217444
[01/20 17:20:05    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2557.0MB).
[01/20 17:20:05    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2557.0M, EPOCH TIME: 1768909805.217545
[01/20 17:20:05    211s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:20:05    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=2557.0M
[01/20 17:20:05    211s] ### Creating RouteCongInterface, started
[01/20 17:20:05    211s] 
[01/20 17:20:05    211s] Creating Lib Analyzer ...
[01/20 17:20:05    211s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:20:05    211s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:20:05    211s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:20:05    211s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:20:05    211s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:20:05    211s] 
[01/20 17:20:05    211s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:20:06    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:32 mem=2557.0M
[01/20 17:20:06    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:32 mem=2557.0M
[01/20 17:20:06    212s] Creating Lib Analyzer, finished. 
[01/20 17:20:06    212s] 
[01/20 17:20:06    212s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:20:06    212s] 
[01/20 17:20:06    212s] #optDebug: {0, 1.000}
[01/20 17:20:06    212s] ### Creating RouteCongInterface, finished
[01/20 17:20:06    212s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:20:06    212s] ### Creating LA Mngr. totSessionCpu=0:03:32 mem=2557.0M
[01/20 17:20:06    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:32 mem=2557.0M
[01/20 17:20:07    212s] *info: 4 no-driver nets excluded.
[01/20 17:20:08    212s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2604.7M, EPOCH TIME: 1768909808.852022
[01/20 17:20:08    212s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.024, MEM:2604.7M, EPOCH TIME: 1768909808.876425
[01/20 17:20:09    212s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[01/20 17:20:09    212s] Info: End MT loop @oiCellDelayCachingJob.
[01/20 17:20:09    212s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:20:09    212s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:20:09    212s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/20 17:20:09    212s] +--------+--------+---------+------------+--------+----------------+---------+-------------+
[01/20 17:20:09    212s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|  End Point  |
[01/20 17:20:09    212s] +--------+--------+---------+------------+--------+----------------+---------+-------------+
[01/20 17:20:09    212s] |   0.000|   0.000|   64.20%|   0:00:00.0| 2636.7M|   view_wcl_slow|       NA| NA          |
[01/20 17:20:10    212s] +--------+--------+---------+------------+--------+----------------+---------+-------------+
[01/20 17:20:10    212s] 
[01/20 17:20:10    212s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=2636.7M) ***
[01/20 17:20:10    212s] 
[01/20 17:20:10    212s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=2636.7M) ***
[01/20 17:20:10    212s] Bottom Preferred Layer:
[01/20 17:20:10    212s]     None
[01/20 17:20:10    212s] Via Pillar Rule:
[01/20 17:20:10    212s]     None
[01/20 17:20:10    212s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/20 17:20:10    212s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 5347.75, Stn-len 0
[01/20 17:20:10    212s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2576.1M, EPOCH TIME: 1768909810.379479
[01/20 17:20:10    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:20:10    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:10    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:10    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:10    212s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2517.1M, EPOCH TIME: 1768909810.382727
[01/20 17:20:10    212s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:20:10    212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.10
[01/20 17:20:10    212s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:05.3 (0.2), totSession cpu/real = 0:03:32.6/0:46:22.0 (0.1), mem = 2517.1M
[01/20 17:20:10    212s] 
[01/20 17:20:10    212s] =============================================================================================
[01/20 17:20:10    212s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.15-s110_1
[01/20 17:20:10    212s] =============================================================================================
[01/20 17:20:10    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:20:10    212s] ---------------------------------------------------------------------------------------------
[01/20 17:20:10    212s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:10    212s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  23.5 % )     0:00:01.2 /  0:00:01.0    0.8
[01/20 17:20:10    212s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:10    212s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/20 17:20:10    212s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.0    0.0
[01/20 17:20:10    212s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.0    0.8
[01/20 17:20:10    212s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:10    212s] [ TransformInit          ]      1   0:00:02.1  (  40.0 % )     0:00:02.1 /  0:00:00.1    0.0
[01/20 17:20:10    212s] [ MISC                   ]          0:00:01.6  (  31.0 % )     0:00:01.6 /  0:00:00.1    0.1
[01/20 17:20:10    212s] ---------------------------------------------------------------------------------------------
[01/20 17:20:10    212s]  GlobalOpt #1 TOTAL                 0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:01.3    0.2
[01/20 17:20:10    212s] ---------------------------------------------------------------------------------------------
[01/20 17:20:10    212s] 
[01/20 17:20:10    212s] End: GigaOpt Global Optimization
[01/20 17:20:10    212s] *** Timing Is met
[01/20 17:20:10    212s] *** Check timing (0:00:00.0)
[01/20 17:20:10    212s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/20 17:20:10    212s] Deleting Lib Analyzer.
[01/20 17:20:10    212s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/20 17:20:10    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=2517.1M
[01/20 17:20:10    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=2517.1M
[01/20 17:20:10    212s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/20 17:20:10    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2517.1M, EPOCH TIME: 1768909810.717320
[01/20 17:20:10    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:10    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:10    212s] 
[01/20 17:20:10    212s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:10    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2517.1M, EPOCH TIME: 1768909810.734775
[01/20 17:20:10    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:20:10    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:11    212s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:20:11    212s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:20:11    212s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:20:11    212s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:20:11    212s] 
[01/20 17:20:11    212s] Active setup views:
[01/20 17:20:11    212s]  view_wcl_fast
[01/20 17:20:11    212s]   Dominating endpoints: 20
[01/20 17:20:11    212s]   Dominating TNS: -0.000
[01/20 17:20:11    212s] 
[01/20 17:20:11    212s]  view_wcl_slow
[01/20 17:20:11    212s]   Dominating endpoints: 14
[01/20 17:20:11    212s]   Dominating TNS: -0.000
[01/20 17:20:11    212s] 
[01/20 17:20:11    212s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:20:11    212s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:20:11    212s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:20:11    212s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:20:11    212s] **INFO: Flow update: Design timing is met.
[01/20 17:20:11    212s] **INFO: Flow update: Design timing is met.
[01/20 17:20:11    212s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/20 17:20:11    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=2513.3M
[01/20 17:20:11    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=2513.3M
[01/20 17:20:11    212s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:20:11    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=2599.2M
[01/20 17:20:11    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:2599.2M, EPOCH TIME: 1768909811.679552
[01/20 17:20:11    212s] Processing tracks to init pin-track alignment.
[01/20 17:20:11    212s] z: 2, totalTracks: 1
[01/20 17:20:11    212s] z: 4, totalTracks: 1
[01/20 17:20:11    212s] z: 6, totalTracks: 1
[01/20 17:20:11    212s] z: 8, totalTracks: 1
[01/20 17:20:11    212s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:20:11    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2599.2M, EPOCH TIME: 1768909811.682201
[01/20 17:20:11    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:11    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:11    212s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:20:11    212s] 
[01/20 17:20:11    212s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:11    212s] 
[01/20 17:20:11    212s]  Skipping Bad Lib Cell Checking (CMU) !
[01/20 17:20:11    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2631.2M, EPOCH TIME: 1768909811.700246
[01/20 17:20:11    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2631.2M, EPOCH TIME: 1768909811.700302
[01/20 17:20:11    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2631.2M, EPOCH TIME: 1768909811.700410
[01/20 17:20:11    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2631.2MB).
[01/20 17:20:11    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2631.2M, EPOCH TIME: 1768909811.700509
[01/20 17:20:11    212s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:20:11    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=2631.2M
[01/20 17:20:11    212s] Begin: Area Reclaim Optimization
[01/20 17:20:11    212s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:32.7/0:46:23.3 (0.1), mem = 2631.2M
[01/20 17:20:11    212s] 
[01/20 17:20:11    212s] Creating Lib Analyzer ...
[01/20 17:20:11    212s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[01/20 17:20:11    212s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[01/20 17:20:11    212s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/20 17:20:11    212s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/20 17:20:11    212s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[01/20 17:20:11    212s] 
[01/20 17:20:11    212s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:20:12    213s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:34 mem=2637.2M
[01/20 17:20:12    213s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:34 mem=2637.2M
[01/20 17:20:12    213s] Creating Lib Analyzer, finished. 
[01/20 17:20:12    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.11
[01/20 17:20:12    213s] ### Creating RouteCongInterface, started
[01/20 17:20:12    213s] 
[01/20 17:20:12    213s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:20:12    213s] 
[01/20 17:20:12    213s] #optDebug: {0, 1.000}
[01/20 17:20:12    213s] ### Creating RouteCongInterface, finished
[01/20 17:20:12    213s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:20:12    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=2637.2M
[01/20 17:20:12    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=2637.2M
[01/20 17:20:12    213s] Usable buffer cells for single buffer setup transform:
[01/20 17:20:12    213s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX6 BUFX8 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[01/20 17:20:12    213s] Number of usable buffer cells above: 16
[01/20 17:20:12    213s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2637.2M, EPOCH TIME: 1768909812.884737
[01/20 17:20:12    213s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2637.2M, EPOCH TIME: 1768909812.884813
[01/20 17:20:12    213s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:20:12    213s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:20:12    213s] Reclaim Optimization WNS Slack 0.040  TNS Slack 0.000 Density 64.20
[01/20 17:20:12    213s] +---------+---------+--------+--------+------------+--------+
[01/20 17:20:12    213s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/20 17:20:12    213s] +---------+---------+--------+--------+------------+--------+
[01/20 17:20:12    213s] |   64.20%|        -|   0.040|   0.000|   0:00:00.0| 2637.2M|
[01/20 17:20:13    213s] |   64.20%|        0|   0.040|   0.000|   0:00:01.0| 2637.2M|
[01/20 17:20:13    213s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/20 17:20:13    213s] |   64.20%|        0|   0.040|   0.000|   0:00:00.0| 2637.2M|
[01/20 17:20:13    213s] |   64.20%|        0|   0.040|   0.000|   0:00:00.0| 2637.2M|
[01/20 17:20:13    213s] |   64.20%|        0|   0.040|   0.000|   0:00:00.0| 2637.2M|
[01/20 17:20:13    213s] #optDebug: <stH: 1.7100 MiSeL: 25.2915>
[01/20 17:20:13    213s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/20 17:20:13    213s] |   64.20%|        0|   0.040|   0.000|   0:00:00.0| 2637.2M|
[01/20 17:20:13    213s] +---------+---------+--------+--------+------------+--------+
[01/20 17:20:13    213s] Reclaim Optimization End WNS Slack 0.040  TNS Slack 0.000 Density 64.20
[01/20 17:20:13    213s] 
[01/20 17:20:13    213s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/20 17:20:13    213s] --------------------------------------------------------------
[01/20 17:20:13    213s] |                                   | Total     | Sequential |
[01/20 17:20:13    213s] --------------------------------------------------------------
[01/20 17:20:13    213s] | Num insts resized                 |       0  |       0    |
[01/20 17:20:13    213s] | Num insts undone                  |       0  |       0    |
[01/20 17:20:13    213s] | Num insts Downsized               |       0  |       0    |
[01/20 17:20:13    213s] | Num insts Samesized               |       0  |       0    |
[01/20 17:20:13    213s] | Num insts Upsized                 |       0  |       0    |
[01/20 17:20:13    213s] | Num multiple commits+uncommits    |       0  |       -    |
[01/20 17:20:13    213s] --------------------------------------------------------------
[01/20 17:20:13    213s] Bottom Preferred Layer:
[01/20 17:20:13    213s]     None
[01/20 17:20:13    213s] Via Pillar Rule:
[01/20 17:20:13    213s]     None
[01/20 17:20:13    213s] 
[01/20 17:20:13    213s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/20 17:20:13    213s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:02.0) **
[01/20 17:20:13    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2637.2M, EPOCH TIME: 1768909813.282341
[01/20 17:20:13    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:20:13    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2637.2M, EPOCH TIME: 1768909813.284496
[01/20 17:20:13    213s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2637.2M, EPOCH TIME: 1768909813.311944
[01/20 17:20:13    213s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2637.2M, EPOCH TIME: 1768909813.312021
[01/20 17:20:13    213s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2637.2M, EPOCH TIME: 1768909813.314362
[01/20 17:20:13    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] 
[01/20 17:20:13    213s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:13    213s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.044, MEM:2637.2M, EPOCH TIME: 1768909813.358188
[01/20 17:20:13    213s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2637.2M, EPOCH TIME: 1768909813.358248
[01/20 17:20:13    213s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2637.2M, EPOCH TIME: 1768909813.358360
[01/20 17:20:13    213s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2637.2M, EPOCH TIME: 1768909813.358423
[01/20 17:20:13    213s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2637.2M, EPOCH TIME: 1768909813.358485
[01/20 17:20:13    213s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.047, MEM:2637.2M, EPOCH TIME: 1768909813.358548
[01/20 17:20:13    213s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.050, MEM:2637.2M, EPOCH TIME: 1768909813.362139
[01/20 17:20:13    213s] TDRefine: refinePlace mode is spiral
[01/20 17:20:13    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30636.5
[01/20 17:20:13    213s] OPERPROF: Starting RefinePlace at level 1, MEM:2637.2M, EPOCH TIME: 1768909813.385625
[01/20 17:20:13    213s] *** Starting refinePlace (0:03:34 mem=2637.2M) ***
[01/20 17:20:13    213s] Total net bbox length = 4.822e+03 (1.824e+03 2.998e+03) (ext = 2.978e+03)
[01/20 17:20:13    213s] 
[01/20 17:20:13    213s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:13    213s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/20 17:20:13    213s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:20:13    213s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:20:13    213s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2637.2M, EPOCH TIME: 1768909813.588918
[01/20 17:20:13    213s] Starting refinePlace ...
[01/20 17:20:13    213s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:20:13    213s] One DDP V2 for no tweak run.
[01/20 17:20:13    213s] 
[01/20 17:20:13    213s] Running Spiral MT with 2 threads  fetchWidth=8 
[01/20 17:20:13    213s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/20 17:20:13    213s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:20:13    213s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:20:13    213s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2637.2MB) @(0:03:34 - 0:03:34).
[01/20 17:20:13    213s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/20 17:20:13    213s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2637.2MB
[01/20 17:20:13    213s] Statistics of distance of Instance movement in refine placement:
[01/20 17:20:13    213s]   maximum (X+Y) =         0.00 um
[01/20 17:20:13    213s]   mean    (X+Y) =         0.00 um
[01/20 17:20:13    213s] Summary Report:
[01/20 17:20:13    213s] Instances move: 0 (out of 176 movable)
[01/20 17:20:13    213s] Instances flipped: 0
[01/20 17:20:13    213s] Mean displacement: 0.00 um
[01/20 17:20:13    213s] Max displacement: 0.00 um 
[01/20 17:20:13    213s] Total instances moved : 0
[01/20 17:20:13    213s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.327, MEM:2637.2M, EPOCH TIME: 1768909813.916315
[01/20 17:20:13    213s] Total net bbox length = 4.822e+03 (1.824e+03 2.998e+03) (ext = 2.978e+03)
[01/20 17:20:13    213s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2637.2MB
[01/20 17:20:13    213s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2637.2MB) @(0:03:34 - 0:03:34).
[01/20 17:20:13    213s] *** Finished refinePlace (0:03:34 mem=2637.2M) ***
[01/20 17:20:13    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30636.5
[01/20 17:20:13    213s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.531, MEM:2637.2M, EPOCH TIME: 1768909813.916663
[01/20 17:20:13    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2637.2M, EPOCH TIME: 1768909813.925462
[01/20 17:20:13    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:20:13    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2637.2M, EPOCH TIME: 1768909813.927515
[01/20 17:20:13    213s] *** maximum move = 0.00 um ***
[01/20 17:20:13    213s] *** Finished re-routing un-routed nets (2637.2M) ***
[01/20 17:20:13    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:2637.2M, EPOCH TIME: 1768909813.938617
[01/20 17:20:13    213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2637.2M, EPOCH TIME: 1768909813.941017
[01/20 17:20:13    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] 
[01/20 17:20:13    213s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:13    213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2637.2M, EPOCH TIME: 1768909813.958704
[01/20 17:20:13    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2637.2M, EPOCH TIME: 1768909813.958762
[01/20 17:20:13    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2637.2M, EPOCH TIME: 1768909813.958875
[01/20 17:20:13    213s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2637.2M, EPOCH TIME: 1768909813.958938
[01/20 17:20:13    213s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2637.2M, EPOCH TIME: 1768909813.959000
[01/20 17:20:13    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2637.2M, EPOCH TIME: 1768909813.959064
[01/20 17:20:13    213s] 
[01/20 17:20:13    213s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2637.2M) ***
[01/20 17:20:13    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.11
[01/20 17:20:13    213s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:02.2 (0.5), totSession cpu/real = 0:03:33.9/0:46:25.5 (0.1), mem = 2637.2M
[01/20 17:20:13    213s] 
[01/20 17:20:13    213s] =============================================================================================
[01/20 17:20:13    213s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.15-s110_1
[01/20 17:20:13    213s] =============================================================================================
[01/20 17:20:13    213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:20:13    213s] ---------------------------------------------------------------------------------------------
[01/20 17:20:13    213s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:13    213s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  46.1 % )     0:00:01.0 /  0:00:01.0    1.0
[01/20 17:20:13    213s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:13    213s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:13    213s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:13    213s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:13    213s] [ OptimizationStep       ]      1   0:00:00.0  (   1.3 % )     0:00:00.4 /  0:00:00.1    0.1
[01/20 17:20:13    213s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.1 % )     0:00:00.3 /  0:00:00.1    0.2
[01/20 17:20:13    213s] [ OptGetWeight           ]    105   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:13    213s] [ OptEval                ]    105   0:00:00.3  (  12.7 % )     0:00:00.3 /  0:00:00.0    0.1
[01/20 17:20:13    213s] [ OptCommit              ]    105   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:13    213s] [ PostCommitDelayUpdate  ]    105   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.5
[01/20 17:20:13    213s] [ RefinePlace            ]      1   0:00:00.7  (  31.3 % )     0:00:00.7 /  0:00:00.1    0.1
[01/20 17:20:13    213s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:13    213s] [ MISC                   ]          0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.0    0.3
[01/20 17:20:13    213s] ---------------------------------------------------------------------------------------------
[01/20 17:20:13    213s]  AreaOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.2    0.5
[01/20 17:20:13    213s] ---------------------------------------------------------------------------------------------
[01/20 17:20:13    213s] 
[01/20 17:20:13    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2576.6M, EPOCH TIME: 1768909813.961595
[01/20 17:20:13    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:20:13    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:13    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2519.6M, EPOCH TIME: 1768909813.963710
[01/20 17:20:13    213s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:20:14    213s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2519.56M, totSessionCpu=0:03:34).
[01/20 17:20:14    213s] postCtsLateCongRepair #1 0
[01/20 17:20:14    213s] postCtsLateCongRepair #1 0
[01/20 17:20:14    213s] postCtsLateCongRepair #1 0
[01/20 17:20:14    213s] postCtsLateCongRepair #1 0
[01/20 17:20:14    213s] Starting local wire reclaim
[01/20 17:20:14    213s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2519.6M, EPOCH TIME: 1768909814.194807
[01/20 17:20:14    213s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2519.6M, EPOCH TIME: 1768909814.194879
[01/20 17:20:14    213s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2519.6M, EPOCH TIME: 1768909814.194939
[01/20 17:20:14    213s] Processing tracks to init pin-track alignment.
[01/20 17:20:14    213s] z: 2, totalTracks: 1
[01/20 17:20:14    213s] z: 4, totalTracks: 1
[01/20 17:20:14    213s] z: 6, totalTracks: 1
[01/20 17:20:14    213s] z: 8, totalTracks: 1
[01/20 17:20:14    213s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:20:14    213s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2519.6M, EPOCH TIME: 1768909814.197635
[01/20 17:20:14    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:14    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:14    213s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:20:14    213s] 
[01/20 17:20:14    213s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:14    213s] 
[01/20 17:20:14    213s]  Skipping Bad Lib Cell Checking (CMU) !
[01/20 17:20:14    213s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:2519.6M, EPOCH TIME: 1768909814.215290
[01/20 17:20:14    213s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2519.6M, EPOCH TIME: 1768909814.215345
[01/20 17:20:14    213s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2519.6M, EPOCH TIME: 1768909814.215455
[01/20 17:20:14    213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2519.6MB).
[01/20 17:20:14    213s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.021, MEM:2519.6M, EPOCH TIME: 1768909814.215555
[01/20 17:20:14    213s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.021, MEM:2519.6M, EPOCH TIME: 1768909814.215587
[01/20 17:20:14    213s] TDRefine: refinePlace mode is spiral
[01/20 17:20:14    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30636.6
[01/20 17:20:14    213s] OPERPROF:   Starting RefinePlace at level 2, MEM:2519.6M, EPOCH TIME: 1768909814.215632
[01/20 17:20:14    213s] *** Starting refinePlace (0:03:34 mem=2519.6M) ***
[01/20 17:20:14    213s] Total net bbox length = 4.822e+03 (1.824e+03 2.998e+03) (ext = 2.978e+03)
[01/20 17:20:14    213s] 
[01/20 17:20:14    213s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:14    213s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:20:14    213s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:20:14    213s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2519.6M, EPOCH TIME: 1768909814.227845
[01/20 17:20:14    213s] Starting refinePlace ...
[01/20 17:20:14    213s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:20:14    213s] One DDP V2 for no tweak run.
[01/20 17:20:14    213s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2519.6M, EPOCH TIME: 1768909814.268754
[01/20 17:20:14    213s] OPERPROF:         Starting spMPad at level 5, MEM:2519.6M, EPOCH TIME: 1768909814.309090
[01/20 17:20:14    213s] OPERPROF:           Starting spContextMPad at level 6, MEM:2519.6M, EPOCH TIME: 1768909814.309190
[01/20 17:20:14    213s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2519.6M, EPOCH TIME: 1768909814.309232
[01/20 17:20:14    213s] MP Top (176): mp=1.050. U=0.642.
[01/20 17:20:14    213s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.008, MEM:2519.6M, EPOCH TIME: 1768909814.316655
[01/20 17:20:14    213s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2519.6M, EPOCH TIME: 1768909814.316731
[01/20 17:20:14    213s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2519.6M, EPOCH TIME: 1768909814.316765
[01/20 17:20:14    213s] OPERPROF:             Starting InitSKP at level 7, MEM:2521.6M, EPOCH TIME: 1768909814.405556
[01/20 17:20:14    213s] no activity file in design. spp won't run.
[01/20 17:20:14    214s] no activity file in design. spp won't run.
[01/20 17:20:14    214s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[01/20 17:20:14    214s] SKP cleared!
[01/20 17:20:14    214s] OPERPROF:             Finished InitSKP at level 7, CPU:0.360, REAL:0.512, MEM:2521.6M, EPOCH TIME: 1768909814.917385
[01/20 17:20:14    214s] **WARN: AAE based timing driven is off.
[01/20 17:20:14    214s] Init TDGP AAE failed.
[01/20 17:20:14    214s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.390, REAL:0.601, MEM:2521.6M, EPOCH TIME: 1768909814.917461
[01/20 17:20:14    214s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.390, REAL:0.601, MEM:2521.6M, EPOCH TIME: 1768909814.917499
[01/20 17:20:14    214s] Build timing info failed.
[01/20 17:20:14    214s] AAE Timing clean up.
[01/20 17:20:14    214s] Tweakage: fix icg 1, fix clk 0.
[01/20 17:20:14    214s] Tweakage: density cost 1, scale 0.4.
[01/20 17:20:14    214s] Tweakage: activity cost 0, scale 1.0.
[01/20 17:20:14    214s] OPERPROF:         Starting CoreOperation at level 5, MEM:2537.6M, EPOCH TIME: 1768909814.917778
[01/20 17:20:14    214s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2537.6M, EPOCH TIME: 1768909814.918000
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 26 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 2 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 3 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage swap 0 pairs.
[01/20 17:20:14    214s] Tweakage move 0 insts.
[01/20 17:20:14    214s] Tweakage move 0 insts.
[01/20 17:20:14    214s] Tweakage move 0 insts.
[01/20 17:20:14    214s] Tweakage move 14 insts.
[01/20 17:20:14    214s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.020, REAL:0.059, MEM:2553.6M, EPOCH TIME: 1768909814.976936
[01/20 17:20:14    214s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.020, REAL:0.059, MEM:2553.6M, EPOCH TIME: 1768909814.977008
[01/20 17:20:14    214s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.410, REAL:0.708, MEM:2521.6M, EPOCH TIME: 1768909814.977183
[01/20 17:20:14    214s] Move report: Congestion aware Tweak moves 54 insts, mean move: 3.26 um, max move: 11.93 um 
[01/20 17:20:14    214s] 	Max move on inst (g1987__9315): (27.80, 18.62) --> (21.00, 23.75)
[01/20 17:20:14    214s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.4, real=0:00:00.0, mem=2521.6mb) @(0:03:34 - 0:03:34).
[01/20 17:20:14    214s] 
[01/20 17:20:14    214s] Running Spiral MT with 2 threads  fetchWidth=8 
[01/20 17:20:15    214s] Move report: legalization moves 6 insts, mean move: 2.58 um, max move: 3.51 um spiral
[01/20 17:20:15    214s] 	Max move on inst (g5348__6260): (33.00, 40.85) --> (34.80, 42.56)
[01/20 17:20:15    214s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/20 17:20:15    214s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:01.0)
[01/20 17:20:15    214s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=2524.6MB) @(0:03:34 - 0:03:34).
[01/20 17:20:15    214s] Move report: Detail placement moves 53 insts, mean move: 3.36 um, max move: 11.93 um 
[01/20 17:20:15    214s] 	Max move on inst (g1987__9315): (27.80, 18.62) --> (21.00, 23.75)
[01/20 17:20:15    214s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2524.6MB
[01/20 17:20:15    214s] Statistics of distance of Instance movement in refine placement:
[01/20 17:20:15    214s]   maximum (X+Y) =        11.93 um
[01/20 17:20:15    214s]   inst (g1987__9315) with max move: (27.8, 18.62) -> (21, 23.75)
[01/20 17:20:15    214s]   mean    (X+Y) =         3.36 um
[01/20 17:20:15    214s] Summary Report:
[01/20 17:20:15    214s] Instances move: 53 (out of 176 movable)
[01/20 17:20:15    214s] Instances flipped: 0
[01/20 17:20:15    214s] Mean displacement: 3.36 um
[01/20 17:20:15    214s] Max displacement: 11.93 um (Instance: g1987__9315) (27.8, 18.62) -> (21, 23.75)
[01/20 17:20:15    214s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: CLKXOR2X2
[01/20 17:20:15    214s] Total instances moved : 53
[01/20 17:20:15    214s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.420, REAL:0.808, MEM:2524.6M, EPOCH TIME: 1768909815.036156
[01/20 17:20:15    214s] Total net bbox length = 4.777e+03 (1.796e+03 2.981e+03) (ext = 2.989e+03)
[01/20 17:20:15    214s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2524.6MB
[01/20 17:20:15    214s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2524.6MB) @(0:03:34 - 0:03:34).
[01/20 17:20:15    214s] *** Finished refinePlace (0:03:34 mem=2524.6M) ***
[01/20 17:20:15    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30636.6
[01/20 17:20:15    214s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.420, REAL:0.821, MEM:2524.6M, EPOCH TIME: 1768909815.036480
[01/20 17:20:15    214s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2524.6M, EPOCH TIME: 1768909815.036520
[01/20 17:20:15    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:20:15    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:15    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:15    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:15    214s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:2521.6M, EPOCH TIME: 1768909815.040075
[01/20 17:20:15    214s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.440, REAL:0.845, MEM:2521.6M, EPOCH TIME: 1768909815.040131
[01/20 17:20:15    214s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 17:20:15    214s] #################################################################################
[01/20 17:20:15    214s] # Design Stage: PreRoute
[01/20 17:20:15    214s] # Design Name: simple_alu
[01/20 17:20:15    214s] # Design Mode: 45nm
[01/20 17:20:15    214s] # Analysis Mode: MMMC OCV 
[01/20 17:20:15    214s] # Parasitics Mode: No SPEF/RCDB 
[01/20 17:20:15    214s] # Signoff Settings: SI Off 
[01/20 17:20:15    214s] #################################################################################
[01/20 17:20:15    214s] Topological Sorting (REAL = 0:00:00.0, MEM = 2511.8M, InitMEM = 2511.8M)
[01/20 17:20:15    214s] Calculate early delays in OCV mode...
[01/20 17:20:15    214s] Calculate late delays in OCV mode...
[01/20 17:20:15    214s] Calculate early delays in OCV mode...
[01/20 17:20:15    214s] Calculate late delays in OCV mode...
[01/20 17:20:15    214s] Start delay calculation (fullDC) (2 T). (MEM=2511.82)
[01/20 17:20:15    214s] End AAE Lib Interpolated Model. (MEM=2521.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:20:15    214s] Total number of fetched objects 274
[01/20 17:20:15    214s] Total number of fetched objects 274
[01/20 17:20:15    214s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:20:15    214s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:20:15    214s] End delay calculation. (MEM=2579.98 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:20:15    214s] End delay calculation (fullDC). (MEM=2579.98 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:20:15    214s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2580.0M) ***
[01/20 17:20:15    214s] eGR doReRoute: optGuide
[01/20 17:20:15    214s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2595.0M, EPOCH TIME: 1768909815.602523
[01/20 17:20:15    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:15    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:15    214s] All LLGs are deleted
[01/20 17:20:15    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:15    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:15    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2595.0M, EPOCH TIME: 1768909815.602635
[01/20 17:20:15    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2595.0M, EPOCH TIME: 1768909815.602714
[01/20 17:20:15    214s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2509.0M, EPOCH TIME: 1768909815.603796
[01/20 17:20:15    214s] {MMLU 0 0 274}
[01/20 17:20:15    214s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=2509.0M
[01/20 17:20:15    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=2509.0M
[01/20 17:20:15    214s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2508.99 MB )
[01/20 17:20:15    214s] (I)      ==================== Layers =====================
[01/20 17:20:15    214s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:20:15    214s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/20 17:20:15    214s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:20:15    214s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/20 17:20:15    214s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[01/20 17:20:15    214s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:20:15    214s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[01/20 17:20:15    214s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/20 17:20:15    214s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[01/20 17:20:15    214s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[01/20 17:20:15    214s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[01/20 17:20:15    214s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[01/20 17:20:15    214s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[01/20 17:20:15    214s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[01/20 17:20:15    214s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[01/20 17:20:15    214s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[01/20 17:20:15    214s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[01/20 17:20:15    214s] (I)      +-----+----+---------+---------+--------+-------+
[01/20 17:20:15    214s] (I)      Started Import and model ( Curr Mem: 2508.99 MB )
[01/20 17:20:15    214s] (I)      Default pattern map key = simple_alu_default.
[01/20 17:20:16    214s] (I)      == Non-default Options ==
[01/20 17:20:16    214s] (I)      Maximum routing layer                              : 11
[01/20 17:20:16    214s] (I)      Number of threads                                  : 2
[01/20 17:20:16    214s] (I)      Method to set GCell size                           : row
[01/20 17:20:16    214s] (I)      Counted 457 PG shapes. We will not process PG shapes layer by layer.
[01/20 17:20:16    214s] (I)      Use row-based GCell size
[01/20 17:20:16    214s] (I)      Use row-based GCell align
[01/20 17:20:16    214s] (I)      layer 0 area = 80000
[01/20 17:20:16    214s] (I)      layer 1 area = 80000
[01/20 17:20:16    214s] (I)      layer 2 area = 80000
[01/20 17:20:16    214s] (I)      layer 3 area = 80000
[01/20 17:20:16    214s] (I)      layer 4 area = 80000
[01/20 17:20:16    214s] (I)      layer 5 area = 80000
[01/20 17:20:16    214s] (I)      layer 6 area = 80000
[01/20 17:20:16    214s] (I)      layer 7 area = 80000
[01/20 17:20:16    214s] (I)      layer 8 area = 80000
[01/20 17:20:16    214s] (I)      layer 9 area = 400000
[01/20 17:20:16    214s] (I)      layer 10 area = 400000
[01/20 17:20:16    214s] (I)      GCell unit size   : 3420
[01/20 17:20:16    214s] (I)      GCell multiplier  : 1
[01/20 17:20:16    214s] (I)      GCell row height  : 3420
[01/20 17:20:16    214s] (I)      Actual row height : 3420
[01/20 17:20:16    214s] (I)      GCell align ref   : 20000 20140
[01/20 17:20:16    214s] [NR-eGR] Track table information for default rule: 
[01/20 17:20:16    214s] [NR-eGR] M1 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M2 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M3 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M4 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M5 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M6 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M7 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M8 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M9 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M10 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] M11 has single uniform track structure
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 1
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 2
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 3
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 4
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 5
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 6
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 7
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 8
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 9
[01/20 17:20:16    214s] [NR-eGR] No double-cut via on layer 10
[01/20 17:20:16    214s] (I)      =============== Default via ===============
[01/20 17:20:16    214s] (I)      +----+------------------+-----------------+
[01/20 17:20:16    214s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[01/20 17:20:16    214s] (I)      +----+------------------+-----------------+
[01/20 17:20:16    214s] (I)      |  1 |                  |                 |
[01/20 17:20:16    214s] (I)      |  2 |                  |                 |
[01/20 17:20:16    214s] (I)      |  3 |                  |                 |
[01/20 17:20:16    214s] (I)      |  4 |                  |                 |
[01/20 17:20:16    214s] (I)      |  5 |                  |                 |
[01/20 17:20:16    214s] (I)      |  6 |                  |                 |
[01/20 17:20:16    214s] (I)      |  7 |                  |                 |
[01/20 17:20:16    214s] (I)      |  8 |                  |                 |
[01/20 17:20:16    214s] (I)      |  9 |                  |                 |
[01/20 17:20:16    214s] (I)      | 10 |                  |                 |
[01/20 17:20:16    214s] (I)      +----+------------------+-----------------+
[01/20 17:20:16    214s] [NR-eGR] Read 738 PG shapes
[01/20 17:20:16    214s] [NR-eGR] Read 0 clock shapes
[01/20 17:20:16    214s] [NR-eGR] Read 0 other shapes
[01/20 17:20:16    214s] [NR-eGR] #Routing Blockages  : 0
[01/20 17:20:16    214s] [NR-eGR] #Instance Blockages : 0
[01/20 17:20:16    214s] [NR-eGR] #PG Blockages       : 738
[01/20 17:20:16    214s] [NR-eGR] #Halo Blockages     : 0
[01/20 17:20:16    214s] [NR-eGR] #Boundary Blockages : 0
[01/20 17:20:16    214s] [NR-eGR] #Clock Blockages    : 0
[01/20 17:20:16    214s] [NR-eGR] #Other Blockages    : 0
[01/20 17:20:16    214s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/20 17:20:16    214s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/20 17:20:16    214s] [NR-eGR] Read 274 nets ( ignored 0 )
[01/20 17:20:16    214s] (I)      early_global_route_priority property id does not exist.
[01/20 17:20:16    214s] (I)      Read Num Blocks=738  Num Prerouted Wires=0  Num CS=0
[01/20 17:20:16    214s] (I)      Layer 1 (V) : #blockages 84 : #preroutes 0
[01/20 17:20:16    214s] (I)      Layer 2 (H) : #blockages 84 : #preroutes 0
[01/20 17:20:16    214s] (I)      Layer 3 (V) : #blockages 84 : #preroutes 0
[01/20 17:20:16    214s] (I)      Layer 4 (H) : #blockages 84 : #preroutes 0
[01/20 17:20:16    214s] (I)      Layer 5 (V) : #blockages 84 : #preroutes 0
[01/20 17:20:16    214s] (I)      Layer 6 (H) : #blockages 84 : #preroutes 0
[01/20 17:20:16    214s] (I)      Layer 7 (V) : #blockages 84 : #preroutes 0
[01/20 17:20:16    214s] (I)      Layer 8 (H) : #blockages 84 : #preroutes 0
[01/20 17:20:16    214s] (I)      Layer 9 (V) : #blockages 54 : #preroutes 0
[01/20 17:20:16    214s] (I)      Layer 10 (H) : #blockages 12 : #preroutes 0
[01/20 17:20:16    214s] (I)      Number of ignored nets                =      0
[01/20 17:20:16    214s] (I)      Number of connected nets              =      0
[01/20 17:20:16    214s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/20 17:20:16    214s] (I)      Number of clock nets                  =      0.  Ignored: No
[01/20 17:20:16    214s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/20 17:20:16    214s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/20 17:20:16    214s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/20 17:20:16    214s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/20 17:20:16    214s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/20 17:20:16    214s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/20 17:20:16    214s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/20 17:20:16    214s] (I)      Ndr track 0 does not exist
[01/20 17:20:16    214s] (I)      ---------------------Grid Graph Info--------------------
[01/20 17:20:16    214s] (I)      Routing area        : (0, 0) - (112400, 108680)
[01/20 17:20:16    214s] (I)      Core area           : (20000, 20140) - (92400, 88540)
[01/20 17:20:16    214s] (I)      Site width          :   400  (dbu)
[01/20 17:20:16    214s] (I)      Row height          :  3420  (dbu)
[01/20 17:20:16    214s] (I)      GCell row height    :  3420  (dbu)
[01/20 17:20:16    214s] (I)      GCell width         :  3420  (dbu)
[01/20 17:20:16    214s] (I)      GCell height        :  3420  (dbu)
[01/20 17:20:16    214s] (I)      Grid                :    33    31    11
[01/20 17:20:16    214s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/20 17:20:16    214s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/20 17:20:16    214s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/20 17:20:16    214s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/20 17:20:16    214s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/20 17:20:16    214s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/20 17:20:16    214s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[01/20 17:20:16    214s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[01/20 17:20:16    214s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[01/20 17:20:16    214s] (I)      Total num of tracks :   286   281   271   281   271   281   271   281   135   111   108
[01/20 17:20:16    214s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/20 17:20:16    214s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/20 17:20:16    214s] (I)      --------------------------------------------------------
[01/20 17:20:16    214s] 
[01/20 17:20:16    214s] [NR-eGR] ============ Routing rule table ============
[01/20 17:20:16    214s] [NR-eGR] Rule id: 0  Nets: 274
[01/20 17:20:16    214s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/20 17:20:16    214s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/20 17:20:16    214s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[01/20 17:20:16    214s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:20:16    214s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[01/20 17:20:16    214s] [NR-eGR] ========================================
[01/20 17:20:16    214s] [NR-eGR] 
[01/20 17:20:16    214s] (I)      =============== Blocked Tracks ===============
[01/20 17:20:16    214s] (I)      +-------+---------+----------+---------------+
[01/20 17:20:16    214s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/20 17:20:16    214s] (I)      +-------+---------+----------+---------------+
[01/20 17:20:16    214s] (I)      |     1 |       0 |        0 |         0.00% |
[01/20 17:20:16    214s] (I)      |     2 |    8711 |      924 |        10.61% |
[01/20 17:20:16    214s] (I)      |     3 |    8943 |      240 |         2.68% |
[01/20 17:20:16    214s] (I)      |     4 |    8711 |      924 |        10.61% |
[01/20 17:20:16    214s] (I)      |     5 |    8943 |      240 |         2.68% |
[01/20 17:20:16    214s] (I)      |     6 |    8711 |      924 |        10.61% |
[01/20 17:20:16    214s] (I)      |     7 |    8943 |      240 |         2.68% |
[01/20 17:20:16    214s] (I)      |     8 |    8711 |      924 |        10.61% |
[01/20 17:20:16    214s] (I)      |     9 |    4455 |      145 |         3.25% |
[01/20 17:20:16    214s] (I)      |    10 |    3441 |      568 |        16.51% |
[01/20 17:20:16    214s] (I)      |    11 |    3564 |      624 |        17.51% |
[01/20 17:20:16    214s] (I)      +-------+---------+----------+---------------+
[01/20 17:20:16    214s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.29 sec, Curr Mem: 2508.99 MB )
[01/20 17:20:16    214s] (I)      Reset routing kernel
[01/20 17:20:16    214s] (I)      Started Global Routing ( Curr Mem: 2508.99 MB )
[01/20 17:20:16    214s] (I)      totalPins=836  totalGlobalPin=811 (97.01%)
[01/20 17:20:16    214s] (I)      total 2D Cap : 70228 = (33595 H, 36633 V)
[01/20 17:20:16    214s] [NR-eGR] Layer group 1: route 274 net(s) in layer range [2, 11]
[01/20 17:20:16    214s] (I)      
[01/20 17:20:16    214s] (I)      ============  Phase 1a Route ============
[01/20 17:20:16    214s] (I)      Usage: 2944 = (1155 H, 1789 V) = (3.44% H, 4.88% V) = (1.975e+03um H, 3.059e+03um V)
[01/20 17:20:16    214s] (I)      
[01/20 17:20:16    214s] (I)      ============  Phase 1b Route ============
[01/20 17:20:16    214s] (I)      Usage: 2944 = (1155 H, 1789 V) = (3.44% H, 4.88% V) = (1.975e+03um H, 3.059e+03um V)
[01/20 17:20:16    214s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.034240e+03um
[01/20 17:20:16    214s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/20 17:20:16    214s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/20 17:20:16    214s] (I)      
[01/20 17:20:16    214s] (I)      ============  Phase 1c Route ============
[01/20 17:20:16    214s] (I)      Usage: 2944 = (1155 H, 1789 V) = (3.44% H, 4.88% V) = (1.975e+03um H, 3.059e+03um V)
[01/20 17:20:16    214s] (I)      
[01/20 17:20:16    214s] (I)      ============  Phase 1d Route ============
[01/20 17:20:16    214s] (I)      Usage: 2944 = (1155 H, 1789 V) = (3.44% H, 4.88% V) = (1.975e+03um H, 3.059e+03um V)
[01/20 17:20:16    214s] (I)      
[01/20 17:20:16    214s] (I)      ============  Phase 1e Route ============
[01/20 17:20:16    214s] (I)      Usage: 2944 = (1155 H, 1789 V) = (3.44% H, 4.88% V) = (1.975e+03um H, 3.059e+03um V)
[01/20 17:20:16    214s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.034240e+03um
[01/20 17:20:16    214s] (I)      
[01/20 17:20:16    214s] (I)      ============  Phase 1l Route ============
[01/20 17:20:16    214s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/20 17:20:16    214s] (I)      Layer  2:       8181      1241         0         256        8208    ( 3.03%) 
[01/20 17:20:16    214s] (I)      Layer  3:       8510      1095         0           0        8482    ( 0.00%) 
[01/20 17:20:16    214s] (I)      Layer  4:       8181       809         0         256        8208    ( 3.03%) 
[01/20 17:20:16    214s] (I)      Layer  5:       8510        55         0           0        8482    ( 0.00%) 
[01/20 17:20:16    214s] (I)      Layer  6:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:20:16    214s] (I)      Layer  7:       8510         0         0           0        8482    ( 0.00%) 
[01/20 17:20:16    214s] (I)      Layer  8:       8181         0         0         256        8208    ( 3.03%) 
[01/20 17:20:16    214s] (I)      Layer  9:       4225         0         0           0        4241    ( 0.00%) 
[01/20 17:20:16    214s] (I)      Layer 10:       2774         0         0         472        2914    (13.94%) 
[01/20 17:20:16    214s] (I)      Layer 11:       2848         0         0         383        3010    (11.29%) 
[01/20 17:20:16    214s] (I)      Total:         68101      3200         0        1878       68437    ( 2.67%) 
[01/20 17:20:16    214s] (I)      
[01/20 17:20:16    214s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/20 17:20:16    214s] [NR-eGR]                        OverCon            
[01/20 17:20:16    214s] [NR-eGR]                         #Gcell     %Gcell
[01/20 17:20:16    214s] [NR-eGR]        Layer             (1-0)    OverCon
[01/20 17:20:16    214s] [NR-eGR] ----------------------------------------------
[01/20 17:20:16    214s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR] ----------------------------------------------
[01/20 17:20:16    214s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/20 17:20:16    214s] [NR-eGR] 
[01/20 17:20:16    214s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 2516.99 MB )
[01/20 17:20:16    214s] (I)      total 2D Cap : 70385 = (33662 H, 36723 V)
[01/20 17:20:16    214s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/20 17:20:16    214s] (I)      ============= Track Assignment ============
[01/20 17:20:16    214s] (I)      Started Track Assignment (2T) ( Curr Mem: 2516.99 MB )
[01/20 17:20:16    214s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/20 17:20:16    214s] (I)      Run Multi-thread track assignment
[01/20 17:20:16    214s] (I)      Finished Track Assignment (2T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2516.99 MB )
[01/20 17:20:16    214s] (I)      Started Export ( Curr Mem: 2516.99 MB )
[01/20 17:20:16    214s] [NR-eGR]              Length (um)  Vias 
[01/20 17:20:16    214s] [NR-eGR] -------------------------------
[01/20 17:20:16    214s] [NR-eGR]  M1   (1H)             0   736 
[01/20 17:20:16    214s] [NR-eGR]  M2   (2V)          1843  1090 
[01/20 17:20:16    214s] [NR-eGR]  M3   (3H)          1922   192 
[01/20 17:20:16    214s] [NR-eGR]  M4   (4V)          1423    14 
[01/20 17:20:16    214s] [NR-eGR]  M5   (5H)            94     0 
[01/20 17:20:16    214s] [NR-eGR]  M6   (6V)             0     0 
[01/20 17:20:16    214s] [NR-eGR]  M7   (7H)             0     0 
[01/20 17:20:16    214s] [NR-eGR]  M8   (8V)             0     0 
[01/20 17:20:16    214s] [NR-eGR]  M9   (9H)             0     0 
[01/20 17:20:16    214s] [NR-eGR]  M10  (10V)            0     0 
[01/20 17:20:16    214s] [NR-eGR]  M11  (11H)            0     0 
[01/20 17:20:16    214s] [NR-eGR] -------------------------------
[01/20 17:20:16    214s] [NR-eGR]       Total         5281  2032 
[01/20 17:20:16    214s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:20:16    214s] [NR-eGR] Total half perimeter of net bounding box: 4777um
[01/20 17:20:16    214s] [NR-eGR] Total length: 5281um, number of vias: 2032
[01/20 17:20:16    214s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:20:16    214s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/20 17:20:16    214s] [NR-eGR] --------------------------------------------------------------------------
[01/20 17:20:16    214s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2509.20 MB )
[01/20 17:20:16    214s] Saved RC grid cleaned up.
[01/20 17:20:16    214s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.60 sec, Curr Mem: 2490.20 MB )
[01/20 17:20:16    214s] (I)      ====================================== Runtime Summary ======================================
[01/20 17:20:16    214s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/20 17:20:16    214s] (I)      ---------------------------------------------------------------------------------------------
[01/20 17:20:16    214s] (I)       Early Global Route kernel               100.00%  318.86 sec  319.45 sec  0.60 sec  0.09 sec 
[01/20 17:20:16    214s] (I)       +-Import and model                       48.46%  318.93 sec  319.22 sec  0.29 sec  0.01 sec 
[01/20 17:20:16    214s] (I)       | +-Create place DB                      15.33%  318.93 sec  319.02 sec  0.09 sec  0.01 sec 
[01/20 17:20:16    214s] (I)       | | +-Import place data                  15.32%  318.93 sec  319.02 sec  0.09 sec  0.01 sec 
[01/20 17:20:16    214s] (I)       | | | +-Read instances and placement      9.12%  318.93 sec  318.99 sec  0.05 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Read nets                         1.59%  319.01 sec  319.02 sec  0.01 sec  0.01 sec 
[01/20 17:20:16    214s] (I)       | +-Create route DB                      27.36%  319.02 sec  319.18 sec  0.16 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | +-Import route data (2T)             24.09%  319.04 sec  319.18 sec  0.14 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Read blockages ( Layer 2-11 )     4.90%  319.08 sec  319.11 sec  0.03 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | | +-Read routing blockages          0.00%  319.08 sec  319.08 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | | +-Read instance blockages         0.01%  319.08 sec  319.08 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | | +-Read PG blockages               3.30%  319.09 sec  319.11 sec  0.02 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | | +-Read clock blockages            0.00%  319.11 sec  319.11 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | | +-Read other blockages            0.00%  319.11 sec  319.11 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | | +-Read halo blockages             0.00%  319.11 sec  319.11 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | | +-Read boundary cut boxes         0.00%  319.11 sec  319.11 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Read blackboxes                   0.00%  319.11 sec  319.11 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Read prerouted                    0.02%  319.11 sec  319.11 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Read unlegalized nets             0.00%  319.11 sec  319.11 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Read nets                         1.22%  319.11 sec  319.12 sec  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Set up via pillars                1.25%  319.12 sec  319.12 sec  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Initialize 3D grid graph          0.01%  319.14 sec  319.14 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Model blockage capacity           5.92%  319.14 sec  319.18 sec  0.04 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | | +-Initialize 3D capacity          5.89%  319.14 sec  319.18 sec  0.04 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | +-Read aux data                         0.00%  319.18 sec  319.18 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | +-Others data preparation               0.00%  319.18 sec  319.18 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | +-Create route kernel                   5.69%  319.18 sec  319.22 sec  0.03 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       +-Global Routing                         11.58%  319.22 sec  319.29 sec  0.07 sec  0.02 sec 
[01/20 17:20:16    214s] (I)       | +-Initialization                        0.08%  319.22 sec  319.22 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | +-Net group 1                           9.18%  319.22 sec  319.28 sec  0.05 sec  0.02 sec 
[01/20 17:20:16    214s] (I)       | | +-Generate topology (2T)              1.47%  319.22 sec  319.23 sec  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | +-Phase 1a                            6.06%  319.23 sec  319.27 sec  0.04 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Pattern routing (2T)              3.53%  319.23 sec  319.25 sec  0.02 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Add via demand to 2D              2.49%  319.26 sec  319.27 sec  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | +-Phase 1b                            0.01%  319.27 sec  319.27 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | +-Phase 1c                            0.00%  319.27 sec  319.27 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | +-Phase 1d                            0.00%  319.27 sec  319.27 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | +-Phase 1e                            0.04%  319.27 sec  319.27 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | +-Route legalization                0.02%  319.27 sec  319.27 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | | | +-Legalize Blockage Violations    0.00%  319.27 sec  319.27 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | +-Phase 1l                            1.46%  319.27 sec  319.28 sec  0.01 sec  0.02 sec 
[01/20 17:20:16    214s] (I)       | | | +-Layer assignment (2T)             1.43%  319.27 sec  319.28 sec  0.01 sec  0.02 sec 
[01/20 17:20:16    214s] (I)       | +-Clean cong LA                         0.00%  319.28 sec  319.28 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       +-Export 3D cong map                      0.87%  319.29 sec  319.30 sec  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | +-Export 2D cong map                    0.01%  319.30 sec  319.30 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       +-Extract Global 3D Wires                 0.01%  319.31 sec  319.31 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       +-Track Assignment (2T)                   3.01%  319.31 sec  319.33 sec  0.02 sec  0.01 sec 
[01/20 17:20:16    214s] (I)       | +-Initialization                        1.69%  319.31 sec  319.32 sec  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | +-Track Assignment Kernel               1.28%  319.32 sec  319.33 sec  0.01 sec  0.01 sec 
[01/20 17:20:16    214s] (I)       | +-Free Memory                           0.00%  319.33 sec  319.33 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       +-Export                                 10.04%  319.34 sec  319.40 sec  0.06 sec  0.04 sec 
[01/20 17:20:16    214s] (I)       | +-Export DB wires                       0.23%  319.34 sec  319.34 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | +-Export all nets (2T)                0.17%  319.34 sec  319.34 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | | +-Set wire vias (2T)                  0.02%  319.34 sec  319.34 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | +-Report wirelength                     2.60%  319.34 sec  319.35 sec  0.02 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | +-Update net boxes                      0.05%  319.35 sec  319.35 sec  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)       | +-Update timing                         7.09%  319.35 sec  319.40 sec  0.04 sec  0.04 sec 
[01/20 17:20:16    214s] (I)       +-Postprocess design                      9.56%  319.40 sec  319.45 sec  0.06 sec  0.01 sec 
[01/20 17:20:16    214s] (I)      ===================== Summary by functions =====================
[01/20 17:20:16    214s] (I)       Lv  Step                                 %      Real       CPU 
[01/20 17:20:16    214s] (I)      ----------------------------------------------------------------
[01/20 17:20:16    214s] (I)        0  Early Global Route kernel      100.00%  0.60 sec  0.09 sec 
[01/20 17:20:16    214s] (I)        1  Import and model                48.46%  0.29 sec  0.01 sec 
[01/20 17:20:16    214s] (I)        1  Global Routing                  11.58%  0.07 sec  0.02 sec 
[01/20 17:20:16    214s] (I)        1  Export                          10.04%  0.06 sec  0.04 sec 
[01/20 17:20:16    214s] (I)        1  Postprocess design               9.56%  0.06 sec  0.01 sec 
[01/20 17:20:16    214s] (I)        1  Track Assignment (2T)            3.01%  0.02 sec  0.01 sec 
[01/20 17:20:16    214s] (I)        1  Export 3D cong map               0.87%  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Create route DB                 27.36%  0.16 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Create place DB                 15.33%  0.09 sec  0.01 sec 
[01/20 17:20:16    214s] (I)        2  Net group 1                      9.18%  0.05 sec  0.02 sec 
[01/20 17:20:16    214s] (I)        2  Update timing                    7.09%  0.04 sec  0.04 sec 
[01/20 17:20:16    214s] (I)        2  Create route kernel              5.69%  0.03 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Report wirelength                2.60%  0.02 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Initialization                   1.77%  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Track Assignment Kernel          1.28%  0.01 sec  0.01 sec 
[01/20 17:20:16    214s] (I)        2  Export DB wires                  0.23%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Update net boxes                 0.05%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Export 2D cong map               0.01%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Others data preparation          0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        3  Import route data (2T)          24.09%  0.14 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        3  Import place data               15.32%  0.09 sec  0.01 sec 
[01/20 17:20:16    214s] (I)        3  Phase 1a                         6.06%  0.04 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        3  Generate topology (2T)           1.47%  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        3  Phase 1l                         1.46%  0.01 sec  0.02 sec 
[01/20 17:20:16    214s] (I)        3  Export all nets (2T)             0.17%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        3  Set wire vias (2T)               0.02%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        3  Phase 1b                         0.01%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Read instances and placement     9.12%  0.05 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Model blockage capacity          5.92%  0.04 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Read blockages ( Layer 2-11 )    4.90%  0.03 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Pattern routing (2T)             3.53%  0.02 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Read nets                        2.81%  0.02 sec  0.01 sec 
[01/20 17:20:16    214s] (I)        4  Add via demand to 2D             2.49%  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Layer assignment (2T)            1.43%  0.01 sec  0.02 sec 
[01/20 17:20:16    214s] (I)        4  Set up via pillars               1.25%  0.01 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Read prerouted                   0.02%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Initialize 3D grid graph         0.01%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        4  Read unlegalized nets            0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        5  Initialize 3D capacity           5.89%  0.04 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        5  Read PG blockages                3.30%  0.02 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        5  Read instance blockages          0.01%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        5  Legalize Blockage Violations     0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        5  Read halo blockages              0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/20 17:20:16    214s] Extraction called for design 'simple_alu' of instances=256 and nets=280 using extraction engine 'preRoute' .
[01/20 17:20:16    214s] PreRoute RC Extraction called for design simple_alu.
[01/20 17:20:16    214s] RC Extraction called in multi-corner(1) mode.
[01/20 17:20:16    214s] RCMode: PreRoute
[01/20 17:20:16    214s]       RC Corner Indexes            0   
[01/20 17:20:16    214s] Capacitance Scaling Factor   : 1.00000 
[01/20 17:20:16    214s] Resistance Scaling Factor    : 1.00000 
[01/20 17:20:16    214s] Clock Cap. Scaling Factor    : 1.00000 
[01/20 17:20:16    214s] Clock Res. Scaling Factor    : 1.00000 
[01/20 17:20:16    214s] Shrink Factor                : 0.90000
[01/20 17:20:16    214s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/20 17:20:16    214s] Using capacitance table file ...
[01/20 17:20:16    214s] 
[01/20 17:20:16    214s] Trim Metal Layers:
[01/20 17:20:16    214s] LayerId::1 widthSet size::5
[01/20 17:20:16    214s] LayerId::2 widthSet size::5
[01/20 17:20:16    214s] LayerId::3 widthSet size::5
[01/20 17:20:16    214s] LayerId::4 widthSet size::5
[01/20 17:20:16    214s] LayerId::5 widthSet size::5
[01/20 17:20:16    214s] LayerId::6 widthSet size::5
[01/20 17:20:16    214s] LayerId::7 widthSet size::6
[01/20 17:20:16    214s] LayerId::8 widthSet size::6
[01/20 17:20:16    214s] LayerId::9 widthSet size::6
[01/20 17:20:16    214s] LayerId::10 widthSet size::4
[01/20 17:20:16    214s] LayerId::11 widthSet size::3
[01/20 17:20:16    214s] Updating RC grid for preRoute extraction ...
[01/20 17:20:16    214s] eee: pegSigSF::1.070000
[01/20 17:20:16    214s] Initializing multi-corner capacitance tables ... 
[01/20 17:20:17    215s] Initializing multi-corner resistance tables ...
[01/20 17:20:17    215s] Creating RPSQ from WeeR and WRes ...
[01/20 17:20:17    215s] eee: l::1 avDens::0.056535 usedTrk::61.058071 availTrk::1080.000000 sigTrk::61.058071
[01/20 17:20:17    215s] eee: l::2 avDens::0.107191 usedTrk::137.472805 availTrk::1282.500000 sigTrk::137.472805
[01/20 17:20:17    215s] eee: l::3 avDens::0.113003 usedTrk::144.925849 availTrk::1282.500000 sigTrk::144.925849
[01/20 17:20:17    215s] eee: l::4 avDens::0.113418 usedTrk::126.064476 availTrk::1111.500000 sigTrk::126.064476
[01/20 17:20:17    215s] eee: l::5 avDens::0.018553 usedTrk::7.931287 availTrk::427.500000 sigTrk::7.931287
[01/20 17:20:17    215s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:20:17    215s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:20:17    215s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:20:17    215s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:20:17    215s] eee: l::10 avDens::0.041883 usedTrk::15.756199 availTrk::376.200000 sigTrk::15.756199
[01/20 17:20:17    215s] eee: l::11 avDens::0.057741 usedTrk::23.696959 availTrk::410.400000 sigTrk::23.696959
[01/20 17:20:17    215s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:20:17    215s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.213328 uaWl=1.000000 uaWlH=0.287199 aWlH=0.000000 lMod=0 pMax=0.826800 pMod=82 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/20 17:20:17    215s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2490.195M)
[01/20 17:20:17    215s] Compute RC Scale Done ...
[01/20 17:20:17    215s] OPERPROF: Starting HotSpotCal at level 1, MEM:2509.3M, EPOCH TIME: 1768909817.163178
[01/20 17:20:17    215s] [hotspot] +------------+---------------+---------------+
[01/20 17:20:17    215s] [hotspot] |            |   max hotspot | total hotspot |
[01/20 17:20:17    215s] [hotspot] +------------+---------------+---------------+
[01/20 17:20:17    215s] [hotspot] | normalized |          0.00 |          0.00 |
[01/20 17:20:17    215s] [hotspot] +------------+---------------+---------------+
[01/20 17:20:17    215s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/20 17:20:17    215s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/20 17:20:17    215s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.016, MEM:2518.3M, EPOCH TIME: 1768909817.179665
[01/20 17:20:17    215s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 2 -resetVeryShortNets -rescheduleForAdherence  
[01/20 17:20:17    215s] Begin: GigaOpt Route Type Constraints Refinement
[01/20 17:20:17    215s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:35.3/0:46:28.8 (0.1), mem = 2518.3M
[01/20 17:20:17    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.12
[01/20 17:20:17    215s] ### Creating RouteCongInterface, started
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] #optDebug: {0, 1.000}
[01/20 17:20:17    215s] ### Creating RouteCongInterface, finished
[01/20 17:20:17    215s] Updated routing constraints on 0 nets.
[01/20 17:20:17    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.12
[01/20 17:20:17    215s] Bottom Preferred Layer:
[01/20 17:20:17    215s]     None
[01/20 17:20:17    215s] Via Pillar Rule:
[01/20 17:20:17    215s]     None
[01/20 17:20:17    215s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.7), totSession cpu/real = 0:03:35.3/0:46:28.8 (0.1), mem = 2518.3M
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] =============================================================================================
[01/20 17:20:17    215s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.15-s110_1
[01/20 17:20:17    215s] =============================================================================================
[01/20 17:20:17    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:20:17    215s] ---------------------------------------------------------------------------------------------
[01/20 17:20:17    215s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  66.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:17    215s] [ MISC                   ]          0:00:00.0  (  33.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:17    215s] ---------------------------------------------------------------------------------------------
[01/20 17:20:17    215s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:17    215s] ---------------------------------------------------------------------------------------------
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] End: GigaOpt Route Type Constraints Refinement
[01/20 17:20:17    215s] skip EGR on cluster skew clock nets.
[01/20 17:20:17    215s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 17:20:17    215s] #################################################################################
[01/20 17:20:17    215s] # Design Stage: PreRoute
[01/20 17:20:17    215s] # Design Name: simple_alu
[01/20 17:20:17    215s] # Design Mode: 45nm
[01/20 17:20:17    215s] # Analysis Mode: MMMC OCV 
[01/20 17:20:17    215s] # Parasitics Mode: No SPEF/RCDB 
[01/20 17:20:17    215s] # Signoff Settings: SI Off 
[01/20 17:20:17    215s] #################################################################################
[01/20 17:20:17    215s] Topological Sorting (REAL = 0:00:00.0, MEM = 2516.3M, InitMEM = 2516.3M)
[01/20 17:20:17    215s] Calculate early delays in OCV mode...
[01/20 17:20:17    215s] Calculate late delays in OCV mode...
[01/20 17:20:17    215s] Calculate early delays in OCV mode...
[01/20 17:20:17    215s] Calculate late delays in OCV mode...
[01/20 17:20:17    215s] Start delay calculation (fullDC) (2 T). (MEM=2516.27)
[01/20 17:20:17    215s] End AAE Lib Interpolated Model. (MEM=2526.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:20:17    215s] Total number of fetched objects 274
[01/20 17:20:17    215s] Total number of fetched objects 274
[01/20 17:20:17    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:20:17    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:20:17    215s] End delay calculation. (MEM=2589.45 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:20:17    215s] End delay calculation (fullDC). (MEM=2589.45 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:20:17    215s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2589.5M) ***
[01/20 17:20:17    215s] Begin: GigaOpt postEco DRV Optimization
[01/20 17:20:17    215s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/20 17:20:17    215s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:35.6/0:46:29.1 (0.1), mem = 2604.5M
[01/20 17:20:17    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30636.13
[01/20 17:20:17    215s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/20 17:20:17    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=2604.5M
[01/20 17:20:17    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:2604.5M, EPOCH TIME: 1768909817.520744
[01/20 17:20:17    215s] Processing tracks to init pin-track alignment.
[01/20 17:20:17    215s] z: 2, totalTracks: 1
[01/20 17:20:17    215s] z: 4, totalTracks: 1
[01/20 17:20:17    215s] z: 6, totalTracks: 1
[01/20 17:20:17    215s] z: 8, totalTracks: 1
[01/20 17:20:17    215s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:20:17    215s] All LLGs are deleted
[01/20 17:20:17    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:17    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:17    215s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2604.5M, EPOCH TIME: 1768909817.524369
[01/20 17:20:17    215s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2604.5M, EPOCH TIME: 1768909817.524706
[01/20 17:20:17    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2604.5M, EPOCH TIME: 1768909817.524811
[01/20 17:20:17    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:17    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:17    215s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2636.5M, EPOCH TIME: 1768909817.526227
[01/20 17:20:17    215s] Max number of tech site patterns supported in site array is 256.
[01/20 17:20:17    215s] Core basic site is CoreSite
[01/20 17:20:17    215s] **Info: (IMPSP-307): Design contains fractional 4 cells.
[01/20 17:20:17    215s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2636.5M, EPOCH TIME: 1768909817.542404
[01/20 17:20:17    215s] After signature check, allow fast init is true, keep pre-filter is true.
[01/20 17:20:17    215s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/20 17:20:17    215s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2644.5M, EPOCH TIME: 1768909817.542814
[01/20 17:20:17    215s] Fast DP-INIT is on for default
[01/20 17:20:17    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/20 17:20:17    215s] Atter site array init, number of instance map data is 0.
[01/20 17:20:17    215s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:2644.5M, EPOCH TIME: 1768909817.544455
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s]  Skipping Bad Lib Cell Checking (CMU) !
[01/20 17:20:17    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2621.5M, EPOCH TIME: 1768909817.544915
[01/20 17:20:17    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2621.5M, EPOCH TIME: 1768909817.544959
[01/20 17:20:17    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2621.5M, EPOCH TIME: 1768909817.545084
[01/20 17:20:17    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2621.5MB).
[01/20 17:20:17    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:2621.5M, EPOCH TIME: 1768909817.545189
[01/20 17:20:17    215s] TotalInstCnt at PhyDesignMc Initialization: 176
[01/20 17:20:17    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=2621.5M
[01/20 17:20:17    215s] ### Creating RouteCongInterface, started
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] #optDebug: {0, 1.000}
[01/20 17:20:17    215s] ### Creating RouteCongInterface, finished
[01/20 17:20:17    215s] {MG  {7 0 1.8 0.0815334}  {10 0 7.1 0.311741} }
[01/20 17:20:17    215s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=2621.5M
[01/20 17:20:17    215s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=2621.5M
[01/20 17:20:17    215s] [GPS-DRV] Optimizer parameters ============================= 
[01/20 17:20:17    215s] [GPS-DRV] maxDensity (design): 0.95
[01/20 17:20:17    215s] [GPS-DRV] maxLocalDensity: 0.98
[01/20 17:20:17    215s] [GPS-DRV] All active and enabled setup views
[01/20 17:20:17    215s] [GPS-DRV]     view_wcl_slow
[01/20 17:20:17    215s] [GPS-DRV]     view_wcl_fast
[01/20 17:20:17    215s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/20 17:20:17    215s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/20 17:20:17    215s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/20 17:20:17    215s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/20 17:20:17    215s] [GPS-DRV] timing-driven DRV settings
[01/20 17:20:17    215s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/20 17:20:17    215s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2650.1M, EPOCH TIME: 1768909817.603773
[01/20 17:20:17    215s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2650.1M, EPOCH TIME: 1768909817.603862
[01/20 17:20:17    215s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:20:17    215s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:20:17    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/20 17:20:17    215s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/20 17:20:17    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/20 17:20:17    215s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/20 17:20:17    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/20 17:20:17    215s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[01/20 17:20:17    215s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[01/20 17:20:17    215s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/20 17:20:17    215s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0| 64.20%|          |         |
[01/20 17:20:17    215s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[01/20 17:20:17    215s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[01/20 17:20:17    215s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/20 17:20:17    215s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.03|     0.00|       0|       0|       0| 64.20%| 0:00:00.0|  2682.1M|
[01/20 17:20:17    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/20 17:20:17    215s] Bottom Preferred Layer:
[01/20 17:20:17    215s]     None
[01/20 17:20:17    215s] Via Pillar Rule:
[01/20 17:20:17    215s]     None
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2682.1M) ***
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] Total-nets :: 274, Stn-nets :: 0, ratio :: 0 %, Total-len 5280.8, Stn-len 0
[01/20 17:20:17    215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2621.5M, EPOCH TIME: 1768909817.640113
[01/20 17:20:17    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:20:17    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:17    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:17    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:17    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2537.5M, EPOCH TIME: 1768909817.642410
[01/20 17:20:17    215s] TotalInstCnt at PhyDesignMc Destruction: 176
[01/20 17:20:17    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30636.13
[01/20 17:20:17    215s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.7), totSession cpu/real = 0:03:35.7/0:46:29.2 (0.1), mem = 2537.5M
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] =============================================================================================
[01/20 17:20:17    215s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.15-s110_1
[01/20 17:20:17    215s] =============================================================================================
[01/20 17:20:17    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:20:17    215s] ---------------------------------------------------------------------------------------------
[01/20 17:20:17    215s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:17    215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:17    215s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  20.6 % )     0:00:00.0 /  0:00:00.0    1.2
[01/20 17:20:17    215s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:17    215s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:17    215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:17    215s] [ OptimizationStep       ]      1   0:00:00.0  (  12.5 % )     0:00:00.0 /  0:00:00.0    0.4
[01/20 17:20:17    215s] [ DrvFindVioNets         ]      2   0:00:00.0  (   8.7 % )     0:00:00.0 /  0:00:00.0    0.9
[01/20 17:20:17    215s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:17    215s] [ MISC                   ]          0:00:00.1  (  50.7 % )     0:00:00.1 /  0:00:00.1    0.8
[01/20 17:20:17    215s] ---------------------------------------------------------------------------------------------
[01/20 17:20:17    215s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.7
[01/20 17:20:17    215s] ---------------------------------------------------------------------------------------------
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] End: GigaOpt postEco DRV Optimization
[01/20 17:20:17    215s] **INFO: Flow update: Design timing is met.
[01/20 17:20:17    215s] **INFO: Skipping refine place as no non-legal commits were detected
[01/20 17:20:17    215s] **INFO: Flow update: Design timing is met.
[01/20 17:20:17    215s] **INFO: Flow update: Design timing is met.
[01/20 17:20:17    215s] **INFO: Flow update: Design timing is met.
[01/20 17:20:17    215s] #optDebug: fT-D <X 1 0 0 0>
[01/20 17:20:17    215s] Register exp ratio and priority group on 0 nets on 274 nets : 
[01/20 17:20:17    215s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 2 threads.
[01/20 17:20:17    215s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] Active setup views:
[01/20 17:20:17    215s]  view_wcl_fast
[01/20 17:20:17    215s]   Dominating endpoints: 20
[01/20 17:20:17    215s]   Dominating TNS: -0.000
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s]  view_wcl_slow
[01/20 17:20:17    215s]   Dominating endpoints: 14
[01/20 17:20:17    215s]   Dominating TNS: -0.000
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] Extraction called for design 'simple_alu' of instances=256 and nets=280 using extraction engine 'preRoute' .
[01/20 17:20:17    215s] PreRoute RC Extraction called for design simple_alu.
[01/20 17:20:17    215s] RC Extraction called in multi-corner(1) mode.
[01/20 17:20:17    215s] RCMode: PreRoute
[01/20 17:20:17    215s]       RC Corner Indexes            0   
[01/20 17:20:17    215s] Capacitance Scaling Factor   : 1.00000 
[01/20 17:20:17    215s] Resistance Scaling Factor    : 1.00000 
[01/20 17:20:17    215s] Clock Cap. Scaling Factor    : 1.00000 
[01/20 17:20:17    215s] Clock Res. Scaling Factor    : 1.00000 
[01/20 17:20:17    215s] Shrink Factor                : 0.90000
[01/20 17:20:17    215s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/20 17:20:17    215s] Using capacitance table file ...
[01/20 17:20:17    215s] 
[01/20 17:20:17    215s] Trim Metal Layers:
[01/20 17:20:17    215s] LayerId::1 widthSet size::5
[01/20 17:20:17    215s] LayerId::2 widthSet size::5
[01/20 17:20:17    215s] LayerId::3 widthSet size::5
[01/20 17:20:17    215s] LayerId::4 widthSet size::5
[01/20 17:20:17    215s] LayerId::5 widthSet size::5
[01/20 17:20:17    215s] LayerId::6 widthSet size::5
[01/20 17:20:17    215s] LayerId::7 widthSet size::6
[01/20 17:20:17    215s] LayerId::8 widthSet size::6
[01/20 17:20:17    215s] LayerId::9 widthSet size::6
[01/20 17:20:17    215s] LayerId::10 widthSet size::4
[01/20 17:20:17    215s] LayerId::11 widthSet size::3
[01/20 17:20:17    215s] Updating RC grid for preRoute extraction ...
[01/20 17:20:17    215s] eee: pegSigSF::1.070000
[01/20 17:20:17    215s] Initializing multi-corner capacitance tables ... 
[01/20 17:20:18    216s] Initializing multi-corner resistance tables ...
[01/20 17:20:18    216s] Creating RPSQ from WeeR and WRes ...
[01/20 17:20:18    216s] eee: l::1 avDens::0.056535 usedTrk::61.058071 availTrk::1080.000000 sigTrk::61.058071
[01/20 17:20:18    216s] eee: l::2 avDens::0.107191 usedTrk::137.472805 availTrk::1282.500000 sigTrk::137.472805
[01/20 17:20:18    216s] eee: l::3 avDens::0.113003 usedTrk::144.925849 availTrk::1282.500000 sigTrk::144.925849
[01/20 17:20:18    216s] eee: l::4 avDens::0.113418 usedTrk::126.064476 availTrk::1111.500000 sigTrk::126.064476
[01/20 17:20:18    216s] eee: l::5 avDens::0.018553 usedTrk::7.931287 availTrk::427.500000 sigTrk::7.931287
[01/20 17:20:18    216s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:20:18    216s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:20:18    216s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:20:18    216s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/20 17:20:18    216s] eee: l::10 avDens::0.041883 usedTrk::15.756199 availTrk::376.200000 sigTrk::15.756199
[01/20 17:20:18    216s] eee: l::11 avDens::0.057741 usedTrk::23.696959 availTrk::410.400000 sigTrk::23.696959
[01/20 17:20:18    216s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:20:18    216s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.213328 uaWl=1.000000 uaWlH=0.287199 aWlH=0.000000 lMod=0 pMax=0.826800 pMod=82 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[01/20 17:20:18    216s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2512.898M)
[01/20 17:20:18    216s] Starting delay calculation for Setup views
[01/20 17:20:18    216s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/20 17:20:18    216s] #################################################################################
[01/20 17:20:18    216s] # Design Stage: PreRoute
[01/20 17:20:18    216s] # Design Name: simple_alu
[01/20 17:20:18    216s] # Design Mode: 45nm
[01/20 17:20:18    216s] # Analysis Mode: MMMC OCV 
[01/20 17:20:18    216s] # Parasitics Mode: No SPEF/RCDB 
[01/20 17:20:18    216s] # Signoff Settings: SI Off 
[01/20 17:20:18    216s] #################################################################################
[01/20 17:20:18    216s] Topological Sorting (REAL = 0:00:00.0, MEM = 2524.7M, InitMEM = 2524.7M)
[01/20 17:20:18    216s] Calculate early delays in OCV mode...
[01/20 17:20:18    216s] Calculate late delays in OCV mode...
[01/20 17:20:18    216s] Calculate early delays in OCV mode...
[01/20 17:20:18    216s] Calculate late delays in OCV mode...
[01/20 17:20:18    216s] Start delay calculation (fullDC) (2 T). (MEM=2525.72)
[01/20 17:20:18    216s] End AAE Lib Interpolated Model. (MEM=2535.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:20:18    216s] Total number of fetched objects 274
[01/20 17:20:18    216s] Total number of fetched objects 274
[01/20 17:20:18    216s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:20:18    216s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:20:18    216s] End delay calculation. (MEM=2600.9 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:20:18    216s] End delay calculation (fullDC). (MEM=2600.9 CPU=0:00:00.1 REAL=0:00:00.0)
[01/20 17:20:18    216s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2600.9M) ***
[01/20 17:20:18    216s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:37 mem=2615.9M)
[01/20 17:20:18    216s] Reported timing to dir ./timingReports
[01/20 17:20:18    216s] **optDesign ... cpu = 0:00:09, real = 0:00:31, mem = 1451.4M, totSessionCpu=0:03:37 **
[01/20 17:20:18    216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2530.9M, EPOCH TIME: 1768909818.718710
[01/20 17:20:18    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:18    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:18    216s] 
[01/20 17:20:18    216s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:18    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2547.9M, EPOCH TIME: 1768909818.736872
[01/20 17:20:18    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:20:18    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:21    216s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_wcl_slow view_wcl_fast 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.034  |  0.034  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   34    |   34    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2549.6M, EPOCH TIME: 1768909821.438356
[01/20 17:20:21    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:21    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:21    216s] 
[01/20 17:20:21    216s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:21    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2549.6M, EPOCH TIME: 1768909821.455762
[01/20 17:20:21    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:20:21    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:21    216s] Density: 64.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2549.6M, EPOCH TIME: 1768909821.459731
[01/20 17:20:21    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:21    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:21    216s] 
[01/20 17:20:21    216s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:20:21    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:2549.6M, EPOCH TIME: 1768909821.476896
[01/20 17:20:21    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80).
[01/20 17:20:21    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:21    216s] **optDesign ... cpu = 0:00:09, real = 0:00:34, mem = 1455.0M, totSessionCpu=0:03:37 **
[01/20 17:20:21    216s] 
[01/20 17:20:21    216s] TimeStamp Deleting Cell Server Begin ...
[01/20 17:20:21    216s] Deleting Lib Analyzer.
[01/20 17:20:21    216s] 
[01/20 17:20:21    216s] TimeStamp Deleting Cell Server End ...
[01/20 17:20:21    216s] *** Finished optDesign ***
[01/20 17:20:21    216s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/20 17:20:21    216s] Info: Destroy the CCOpt slew target map.
[01/20 17:20:21    216s] clean pInstBBox. size 0
[01/20 17:20:21    216s] All LLGs are deleted
[01/20 17:20:21    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:21    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:20:21    216s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2549.6M, EPOCH TIME: 1768909821.891806
[01/20 17:20:21    216s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2549.6M, EPOCH TIME: 1768909821.891881
[01/20 17:20:21    216s] Info: pop threads available for lower-level modules during optimization.
[01/20 17:20:21    216s] *** optDesign #1 [finish] : cpu/real = 0:00:09.0/0:00:34.1 (0.3), totSession cpu/real = 0:03:36.7/0:46:33.5 (0.1), mem = 2549.6M
[01/20 17:20:21    216s] 
[01/20 17:20:21    216s] =============================================================================================
[01/20 17:20:21    216s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[01/20 17:20:21    216s] =============================================================================================
[01/20 17:20:21    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:20:21    216s] ---------------------------------------------------------------------------------------------
[01/20 17:20:21    216s] [ InitOpt                ]      1   0:00:07.2  (  21.0 % )     0:00:08.7 /  0:00:03.2    0.4
[01/20 17:20:21    216s] [ GlobalOpt              ]      1   0:00:05.3  (  15.4 % )     0:00:05.3 /  0:00:01.3    0.2
[01/20 17:20:21    216s] [ DrvOpt                 ]      2   0:00:04.7  (  13.7 % )     0:00:04.7 /  0:00:00.2    0.0
[01/20 17:20:21    216s] [ AreaOpt                ]      1   0:00:01.5  (   4.5 % )     0:00:02.2 /  0:00:01.2    0.5
[01/20 17:20:21    216s] [ ViewPruning            ]      8   0:00:01.2  (   3.4 % )     0:00:01.2 /  0:00:00.1    0.1
[01/20 17:20:21    216s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.6 % )     0:00:04.4 /  0:00:00.6    0.1
[01/20 17:20:21    216s] [ DrvReport              ]      2   0:00:01.9  (   5.6 % )     0:00:01.9 /  0:00:00.0    0.0
[01/20 17:20:21    216s] [ CongRefineRouteType    ]      2   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.0    0.0
[01/20 17:20:21    216s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.1
[01/20 17:20:21    216s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:21    216s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[01/20 17:20:21    216s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:21    216s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:20:21    216s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.3
[01/20 17:20:21    216s] [ RefinePlace            ]      1   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.1    0.1
[01/20 17:20:21    216s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.1    0.1
[01/20 17:20:21    216s] [ ExtractRC              ]      2   0:00:01.1  (   3.3 % )     0:00:01.1 /  0:00:00.9    0.8
[01/20 17:20:21    216s] [ TimingUpdate           ]     28   0:00:00.5  (   1.4 % )     0:00:02.0 /  0:00:00.8    0.4
[01/20 17:20:21    216s] [ FullDelayCalc          ]      4   0:00:01.8  (   5.2 % )     0:00:01.8 /  0:00:00.6    0.4
[01/20 17:20:21    216s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.3
[01/20 17:20:21    216s] [ GenerateReports        ]      1   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.1    0.1
[01/20 17:20:21    216s] [ MISC                   ]          0:00:06.2  (  18.0 % )     0:00:06.2 /  0:00:01.1    0.2
[01/20 17:20:21    216s] ---------------------------------------------------------------------------------------------
[01/20 17:20:21    216s]  optDesign #1 TOTAL                 0:00:34.1  ( 100.0 % )     0:00:34.1 /  0:00:09.0    0.3
[01/20 17:20:21    216s] ---------------------------------------------------------------------------------------------
[01/20 17:20:21    216s] 
[01/20 17:20:22    216s] <CMD> saveDesign DBS_M/postcts.enc
[01/20 17:20:22    216s] #% Begin save design ... (date=01/20 17:20:22, mem=1346.1M)
[01/20 17:20:22    216s] % Begin Save ccopt configuration ... (date=01/20 17:20:22, mem=1346.1M)
[01/20 17:20:23    216s] % End Save ccopt configuration ... (date=01/20 17:20:23, total cpu=0:00:00.0, real=0:00:01.0, peak res=1348.2M, current mem=1348.2M)
[01/20 17:20:24    216s] % Begin Save netlist data ... (date=01/20 17:20:24, mem=1348.7M)
[01/20 17:20:24    216s] Writing Binary DB to DBS_M/postcts.enc.dat/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 17:20:24    216s] % End Save netlist data ... (date=01/20 17:20:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1348.9M, current mem=1348.9M)
[01/20 17:20:24    216s] Saving symbol-table file ...
[01/20 17:20:24    216s] Saving congestion map file DBS_M/postcts.enc.dat/simple_alu.route.congmap.gz ...
[01/20 17:20:24    216s] % Begin Save AAE data ... (date=01/20 17:20:24, mem=1349.2M)
[01/20 17:20:24    216s] Saving AAE Data ...
[01/20 17:20:25    216s] % End Save AAE data ... (date=01/20 17:20:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=1349.3M, current mem=1349.3M)
[01/20 17:20:25    216s] Saving preference file DBS_M/postcts.enc.dat/gui.pref.tcl ...
[01/20 17:20:25    216s] Saving mode setting ...
[01/20 17:20:25    216s] Saving global file ...
[01/20 17:20:25    216s] % Begin Save floorplan data ... (date=01/20 17:20:25, mem=1351.1M)
[01/20 17:20:25    216s] Saving floorplan file ...
[01/20 17:20:26    216s] % End Save floorplan data ... (date=01/20 17:20:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=1351.9M, current mem=1351.9M)
[01/20 17:20:26    216s] Saving PG file DBS_M/postcts.enc.dat/simple_alu.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Jan 20 17:20:26 2026)
[01/20 17:20:26    216s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2457.1M) ***
[01/20 17:20:26    216s] Saving Drc markers ...
[01/20 17:20:26    216s] ... 104 markers are saved ...
[01/20 17:20:26    216s] ... 0 geometry drc markers are saved ...
[01/20 17:20:26    216s] ... 0 antenna drc markers are saved ...
[01/20 17:20:26    216s] % Begin Save placement data ... (date=01/20 17:20:26, mem=1352.0M)
[01/20 17:20:26    216s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 17:20:26    216s] Save Adaptive View Pruning View Names to Binary file
[01/20 17:20:26    216s] view_wcl_slow
[01/20 17:20:26    216s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2460.1M) ***
[01/20 17:20:26    216s] % End Save placement data ... (date=01/20 17:20:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1352.1M, current mem=1352.1M)
[01/20 17:20:26    216s] % Begin Save routing data ... (date=01/20 17:20:26, mem=1352.1M)
[01/20 17:20:26    216s] Saving route file ...
[01/20 17:20:26    217s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2457.1M) ***
[01/20 17:20:26    217s] % End Save routing data ... (date=01/20 17:20:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1352.3M, current mem=1352.3M)
[01/20 17:20:27    217s] Saving property file DBS_M/postcts.enc.dat/simple_alu.prop
[01/20 17:20:27    217s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2460.1M) ***
[01/20 17:20:27    217s] % Begin Save power constraints data ... (date=01/20 17:20:27, mem=1353.3M)
[01/20 17:20:27    217s] % End Save power constraints data ... (date=01/20 17:20:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1353.5M, current mem=1353.5M)
[01/20 17:20:28    217s] Generated self-contained design postcts.enc.dat
[01/20 17:20:28    217s] #% End save design ... (date=01/20 17:20:28, total cpu=0:00:00.4, real=0:00:06.0, peak res=1353.5M, current mem=1351.9M)
[01/20 17:20:28    217s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:20:28    217s] 
[01/20 17:20:36    217s] <CMD> zoomBox 14.84800 18.08900 44.47450 44.61100
[01/20 17:20:38    217s] <CMD> zoomBox 23.31200 27.42750 36.45750 39.19550
[01/20 17:20:39    217s] <CMD> zoomBox 26.53850 30.98700 33.40150 37.13100
[01/20 17:20:39    217s] <CMD> zoomBox 27.06700 31.57050 32.90100 36.79300
[01/20 17:20:40    217s] <CMD> selectInst g1984__7482
[01/20 17:20:42    217s] <CMD> fit
[01/20 17:20:51    218s] <CMD> rcOut -spef leon_cts.spef -rc_corner rc_worst
[01/20 17:20:51    218s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'rc_worst' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[01/20 17:20:51    218s]    rc_corner
[01/20 17:20:51    218s] 
[01/20 17:21:35    220s] <CMD> rcOut -spef leon_cts.spef -rc_corner rc_corner
[01/20 17:22:12    221s] <CMD> rcOut -spef simple_ALU_cts.spef -rc_corner rc_corner
[01/20 17:22:17    221s] <CMD> rcOut -spef simple_ALU_cts.spef -rc_corner rc_corner
[01/20 17:22:32    222s] <CMD> routeDesign
[01/20 17:22:32    222s] #% Begin routeDesign (date=01/20 17:22:32, mem=1286.7M)
[01/20 17:22:32    222s] ### Time Record (routeDesign) is installed.
[01/20 17:22:33    222s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1287.49 (MB), peak = 1484.26 (MB)
[01/20 17:22:33    222s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/20 17:22:33    222s] #**INFO: setDesignMode -flowEffort standard
[01/20 17:22:33    222s] #**INFO: setDesignMode -powerEffort none
[01/20 17:22:33    222s] **INFO: User settings:
[01/20 17:22:33    222s] setNanoRouteMode -extractThirdPartyCompatible  false
[01/20 17:22:33    222s] setNanoRouteMode -grouteExpTdStdDelay          22.8
[01/20 17:22:33    222s] setDesignMode -process                         45
[01/20 17:22:33    222s] setExtractRCMode -coupling_c_th                0.1
[01/20 17:22:33    222s] setExtractRCMode -engine                       preRoute
[01/20 17:22:33    222s] setExtractRCMode -relative_c_th                1
[01/20 17:22:33    222s] setExtractRCMode -total_c_th                   0
[01/20 17:22:33    222s] setDelayCalMode -enable_high_fanout            true
[01/20 17:22:33    222s] setDelayCalMode -engine                        aae
[01/20 17:22:33    222s] setDelayCalMode -ignoreNetLoad                 false
[01/20 17:22:33    222s] setDelayCalMode -socv_accuracy_mode            low
[01/20 17:22:33    222s] setSIMode -separate_delta_delay_on_data        true
[01/20 17:22:33    222s] 
[01/20 17:22:33    222s] #rc_corner has no qx tech file defined
[01/20 17:22:33    222s] #No active RC corner or QRC tech file is missing.
[01/20 17:22:34    222s] #**INFO: multi-cut via swapping will be performed after routing.
[01/20 17:22:34    222s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/20 17:22:34    222s] OPERPROF: Starting checkPlace at level 1, MEM:2458.2M, EPOCH TIME: 1768909954.301447
[01/20 17:22:34    222s] Processing tracks to init pin-track alignment.
[01/20 17:22:34    222s] z: 2, totalTracks: 1
[01/20 17:22:34    222s] z: 4, totalTracks: 1
[01/20 17:22:34    222s] z: 6, totalTracks: 1
[01/20 17:22:34    222s] z: 8, totalTracks: 1
[01/20 17:22:34    222s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/20 17:22:34    222s] All LLGs are deleted
[01/20 17:22:34    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:22:34    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:22:34    222s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2458.2M, EPOCH TIME: 1768909954.959262
[01/20 17:22:35    222s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.048, MEM:2458.2M, EPOCH TIME: 1768909955.007757
[01/20 17:22:35    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2458.2M, EPOCH TIME: 1768909955.097443
[01/20 17:22:35    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:22:35    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:22:35    222s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2458.2M, EPOCH TIME: 1768909955.340496
[01/20 17:22:35    222s] Max number of tech site patterns supported in site array is 256.
[01/20 17:22:35    222s] Core basic site is CoreSite
[01/20 17:22:35    222s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2458.2M, EPOCH TIME: 1768909955.858402
[01/20 17:22:36    222s] After signature check, allow fast init is false, keep pre-filter is true.
[01/20 17:22:36    222s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/20 17:22:36    222s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.159, MEM:2474.2M, EPOCH TIME: 1768909956.017089
[01/20 17:22:36    222s] SiteArray: non-trimmed site array dimensions = 20 x 181
[01/20 17:22:36    222s] SiteArray: use 28,672 bytes
[01/20 17:22:36    222s] SiteArray: current memory after site array memory allocation 2474.2M
[01/20 17:22:36    222s] SiteArray: FP blocked sites are writable
[01/20 17:22:36    222s] SiteArray: number of non floorplan blocked sites for llg default is 3620
[01/20 17:22:36    222s] Atter site array init, number of instance map data is 0.
[01/20 17:22:36    222s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.772, MEM:2458.2M, EPOCH TIME: 1768909956.112362
[01/20 17:22:36    222s] 
[01/20 17:22:36    222s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[01/20 17:22:36    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:1.187, MEM:2458.2M, EPOCH TIME: 1768909956.284629
[01/20 17:22:36    222s] Begin checking placement ... (start mem=2458.2M, init mem=2458.2M)
[01/20 17:22:36    222s] Begin checking exclusive groups violation ...
[01/20 17:22:36    222s] There are 0 groups to check, max #box is 0, total #box is 0
[01/20 17:22:36    222s] Finished checking exclusive groups violations. Found 0 Vio.
[01/20 17:22:37    222s] 
[01/20 17:22:37    222s] Running CheckPlace using 2 threads!...
[01/20 17:22:37    222s] 
[01/20 17:22:37    222s] ...checkPlace MT is done!
[01/20 17:22:38    222s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2458.2M, EPOCH TIME: 1768909958.668788
[01/20 17:22:38    222s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2458.2M, EPOCH TIME: 1768909958.668989
[01/20 17:22:39    222s] *info: Placed = 256            (Fixed = 80)
[01/20 17:22:39    222s] *info: Unplaced = 0           
[01/20 17:22:39    222s] Placement Density:64.20%(628/978)
[01/20 17:22:39    222s] Placement Density (including fixed std cells):71.72%(888/1238)
[01/20 17:22:39    222s] All LLGs are deleted
[01/20 17:22:39    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:256).
[01/20 17:22:39    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:22:39    222s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2458.2M, EPOCH TIME: 1768909959.399486
[01/20 17:22:39    222s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2458.2M, EPOCH TIME: 1768909959.399983
[01/20 17:22:39    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:22:39    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/20 17:22:39    222s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:05.0; vio checks: cpu=0:00:00.0, real=0:00:02.0; mem=2458.2M)
[01/20 17:22:39    222s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:5.513, MEM:2458.2M, EPOCH TIME: 1768909959.814944
[01/20 17:22:40    222s] 
[01/20 17:22:40    222s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/20 17:22:40    222s] *** Changed status on (0) nets in Clock.
[01/20 17:22:40    222s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2458.2M) ***
[01/20 17:22:40    222s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[01/20 17:22:40    222s] % Begin globalDetailRoute (date=01/20 17:22:40, mem=1291.9M)
[01/20 17:22:41    222s] 
[01/20 17:22:41    222s] globalDetailRoute
[01/20 17:22:41    222s] 
[01/20 17:22:41    222s] #Start globalDetailRoute on Tue Jan 20 17:22:41 2026
[01/20 17:22:41    222s] #
[01/20 17:22:41    222s] ### Time Record (globalDetailRoute) is installed.
[01/20 17:22:41    222s] ### Time Record (Pre Callback) is installed.
[01/20 17:22:41    222s] ### Time Record (Pre Callback) is uninstalled.
[01/20 17:22:41    222s] ### Time Record (DB Import) is installed.
[01/20 17:22:41    222s] ### Time Record (Timing Data Generation) is installed.
[01/20 17:22:41    222s] #Generating timing data, please wait...
[01/20 17:22:41    222s] #274 total nets, 274 already routed, 274 will ignore in trialRoute
[01/20 17:22:41    222s] ### run_trial_route starts on Tue Jan 20 17:22:41 2026 with memory = 1274.77 (MB), peak = 1484.26 (MB)
[01/20 17:22:43    222s] ### run_trial_route cpu:00:00:00, real:00:00:01, mem:1.2 GB, peak:1.4 GB
[01/20 17:22:43    222s] ### dump_timing_file starts on Tue Jan 20 17:22:43 2026 with memory = 1245.09 (MB), peak = 1484.26 (MB)
[01/20 17:22:43    222s] ### extractRC starts on Tue Jan 20 17:22:43 2026 with memory = 1245.90 (MB), peak = 1484.26 (MB)
[01/20 17:22:44    223s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[01/20 17:22:44    223s] ### extractRC cpu:00:00:00, real:00:00:01, mem:1.2 GB, peak:1.4 GB
[01/20 17:22:44    223s] #Dump tif for version 2.1
[01/20 17:22:46    223s] End AAE Lib Interpolated Model. (MEM=2455.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:22:47    223s] Total number of fetched objects 274
[01/20 17:22:47    223s] Total number of fetched objects 274
[01/20 17:22:47    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:22:47    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/20 17:22:47    223s] End delay calculation. (MEM=2526.62 CPU=0:00:00.1 REAL=0:00:01.0)
[01/20 17:22:47    223s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:05, memory = 1278.34 (MB), peak = 1484.26 (MB)
[01/20 17:22:47    223s] ### dump_timing_file cpu:00:00:01, real:00:00:05, mem:1.2 GB, peak:1.4 GB
[01/20 17:22:47    223s] #Done generating timing data.
[01/20 17:22:47    223s] ### Time Record (Timing Data Generation) is uninstalled.
[01/20 17:22:47    223s] ### info: trigger incremental rule import ( 1 new NDR ).
[01/20 17:22:47    223s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[01/20 17:22:47    223s] #No via in the lib
[01/20 17:22:48    223s] #WARNING (NRDB-733) PIN A0N in CELL_VIEW OAI2BB1X4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/20 17:22:48    223s] #WARNING (NRDB-733) PIN A1N in CELL_VIEW OAI2BB1X4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/20 17:22:48    223s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW OAI2BB1X4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/20 17:22:48    223s] #WARNING (NRDB-733) PIN Y in CELL_VIEW OAI2BB1X4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[01/20 17:22:48    223s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/20 17:22:49    223s] ### Net info: total nets: 280
[01/20 17:22:49    223s] ### Net info: dirty nets: 0
[01/20 17:22:49    223s] ### Net info: marked as disconnected nets: 0
[01/20 17:22:49    223s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/20 17:22:49    223s] #num needed restored net=0
[01/20 17:22:49    223s] #need_extraction net=0 (total=280)
[01/20 17:22:49    223s] ### Net info: fully routed nets: 0
[01/20 17:22:49    223s] ### Net info: trivial (< 2 pins) nets: 65
[01/20 17:22:49    223s] ### Net info: unrouted nets: 215
[01/20 17:22:49    223s] ### Net info: re-extraction nets: 0
[01/20 17:22:49    223s] ### Net info: ignored nets: 0
[01/20 17:22:49    223s] ### Net info: skip routing nets: 0
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5329__5122 for NET Result[3]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5327__2802 for NET Result[5]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5327__2802 for NET Result[5]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5339__9945 for NET Result[6]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5353__3680 for NET Result[7]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5351__5526 for NET Result[8]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5348__6260 for NET Result[10]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5348__6260 for NET Result[10]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5344__6417 for NET Result[12]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5344__6417 for NET Result[12]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5354__1617 for NET Result[14]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5354__1617 for NET Result[14]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5334__5115 for NET Result[16]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5334__5115 for NET Result[16]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5326__1617 for NET Result[18]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5332__6131 for NET Result[17]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5352__6783 for NET Result[19]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5340__2883 for NET Result[22]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5347__5107 for NET Result[21]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (NRDB-629) NanoRoute cannot route PIN Y of INST g5347__5107 for NET Result[21]. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[01/20 17:22:49    223s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[01/20 17:22:49    223s] #To increase the message display limit, refer to the product command reference manual.
[01/20 17:22:49    223s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[01/20 17:22:49    223s] #To increase the message display limit, refer to the product command reference manual.
[01/20 17:22:49    223s] #Start reading timing information from file .timing_file_30636.tif.gz ...
[01/20 17:22:50    223s] #Read in timing information for 100 ports, 176 instances from timing file .timing_file_30636.tif.gz.
[01/20 17:22:50    223s] ### import design signature (6): route=1605079057 fixed_route=1605079057 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=797059737 dirty_area=0 del_dirty_area=0 cell=1397955420 placement=2053946926 pin_access=1 inst_pattern=1
[01/20 17:22:50    223s] ### Time Record (DB Import) is uninstalled.
[01/20 17:22:50    223s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[01/20 17:22:50    223s] #RTESIG:78da95d2b16ec3201006e0ce7d8a13c9e04a49ca5d8c0d6baaae6d15b559231a6307c9c6
[01/20 17:22:50    223s] #       9281a16f5faa4ea95c3b61bd0ff8ef60b13c3cef81116e50ac3d223f22bcec89b8425a13
[01/20 17:22:50    223s] #       e7f923e131953e76ec7eb17c7d7b2725a1d6ad37907df67dbb82eacbe9ce9ea032b58e6d
[01/20 17:22:50    223s] #       006f42b0ae79f8e5b950c021b32e98c60c2b88de0c7f48c9b7c0bab4d53ec5c020f36148
[01/20 17:22:50    223s] #       c5518a9cd3e5ed6308494218e2950911f3ed4d5cf05bb82814106d24ff5990d56dafc378
[01/20 17:22:50    223s] #       6ca18af9de8a52cca35221b0b36dce33d3949280f9a05da5872a59e362f79f4c6fe47a67
[01/20 17:22:50    223s] #       a614a5ef73319a512305b0e95cc914579ca326ccdd37a965dede
[01/20 17:22:50    223s] #
[01/20 17:22:50    223s] ### Time Record (Data Preparation) is installed.
[01/20 17:22:50    223s] #RTESIG:78da95d23b4fc330100060e6fe8a93db21486df15de3c45e8b580155c05a19e2a4911247
[01/20 17:22:50    223s] #       f263e0df63602a0a49ebf53edfcb5eaede1e0ec008b728361e911f111e0f445c216d88f3
[01/20 17:22:50    223s] #       fc8ef09842af7bb658ae9e9e5f4849a875e70d64efc3d0ada1fab4ba6f3fa032b58e5d00
[01/20 17:22:50    223s] #       6f42686d73fbcb73a18043d6da601ae3d610bd717f48c977c0fa74b5bd8f8141e6834bc1
[01/20 17:22:50    223s] #       518a9cd379f531842421b878618788f9ee2a2ef8355c140a88b6927f1fc8ea6ed061bc6d
[01/20 17:22:50    223s] #       a18af9d98a52cca35221b053db9c66b6292501f341db4abb2a596363ff9f4c6f64076b26
[01/20 17:22:50    223s] #       952201eca7bbe9c294fed9d90e478d4cc9e6f2c8e2823c6ac2dc7c016e47eb93
[01/20 17:22:50    223s] #
[01/20 17:22:50    223s] ### Time Record (Data Preparation) is uninstalled.
[01/20 17:22:50    223s] ### Time Record (Global Routing) is installed.
[01/20 17:22:50    223s] ### Time Record (Global Routing) is uninstalled.
[01/20 17:22:50    223s] #Total number of trivial nets (e.g. < 2 pins) = 65 (skipped).
[01/20 17:22:50    223s] #Total number of routable nets = 215.
[01/20 17:22:50    223s] #Total number of nets in the design = 280.
[01/20 17:22:50    223s] #215 routable nets do not have any wires.
[01/20 17:22:50    223s] #215 nets will be global routed.
[01/20 17:22:50    223s] #Using multithreading with 2 threads.
[01/20 17:22:50    223s] ### Time Record (Data Preparation) is installed.
[01/20 17:22:50    223s] #Start routing data preparation on Tue Jan 20 17:22:50 2026
[01/20 17:22:50    223s] #
[01/20 17:22:50    223s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
[01/20 17:22:50    223s] #WARNING (EMS-27) Message (NRDB-776) has exceeded the current message display limit of 20.
[01/20 17:22:50    223s] #To increase the message display limit, refer to the product command reference manual.
[01/20 17:22:50    223s] #WARNING (EMS-27) Message (NRDB-777) has exceeded the current message display limit of 20.
[01/20 17:22:50    223s] #To increase the message display limit, refer to the product command reference manual.
[01/20 17:22:50    223s] #Minimum voltage of a net in the design = 0.000.
[01/20 17:22:50    223s] #Maximum voltage of a net in the design = 1.320.
[01/20 17:22:50    223s] #Voltage range [0.000 - 1.320] has 278 nets.
[01/20 17:22:50    223s] #Voltage range [1.080 - 1.320] has 1 net.
[01/20 17:22:50    223s] #Voltage range [0.000 - 0.000] has 1 net.
[01/20 17:22:50    223s] #Build and mark too close pins for the same net.
[01/20 17:22:50    223s] ### Time Record (Cell Pin Access) is installed.
[01/20 17:22:50    223s] #Rebuild pin access data for design.
[01/20 17:22:50    223s] #Initial pin access analysis.
[01/20 17:22:50    223s] #Detail pin access analysis.
[01/20 17:22:50    223s] ### Time Record (Cell Pin Access) is uninstalled.
[01/20 17:22:51    223s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
[01/20 17:22:51    223s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/20 17:22:51    223s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/20 17:22:51    223s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/20 17:22:51    223s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/20 17:22:51    223s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/20 17:22:51    223s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/20 17:22:51    223s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/20 17:22:51    223s] # M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
[01/20 17:22:51    223s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/20 17:22:51    223s] # M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/20 17:22:51    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1293.36 (MB), peak = 1484.26 (MB)
[01/20 17:22:51    223s] #ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
[01/20 17:22:51    223s] ### Time Record (Data Preparation) is uninstalled.
[01/20 17:22:51    223s] #	no debugging net set
[01/20 17:22:51    223s] #Cpu time = 00:00:01
[01/20 17:22:51    223s] #Elapsed time = 00:00:10
[01/20 17:22:51    223s] #Increased memory = 5.16 (MB)
[01/20 17:22:51    223s] #Total memory = 1297.34 (MB)
[01/20 17:22:51    223s] #Peak memory = 1484.26 (MB)
[01/20 17:22:51    223s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[01/20 17:22:51    223s] ### Time Record (globalDetailRoute) is uninstalled.
[01/20 17:22:51    223s] % End globalDetailRoute (date=01/20 17:22:51, total cpu=0:00:01.1, real=0:00:11.0, peak res=1297.6M, current mem=1297.6M)
[01/20 17:22:51    223s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[01/20 17:22:51    223s] #Default setup view is reset to view_wcl_slow.
[01/20 17:22:51    223s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:18, memory = 1292.23 (MB), peak = 1484.26 (MB)
[01/20 17:22:51    223s] 
[01/20 17:22:51    223s] *** Summary of all messages that are not suppressed in this session:
[01/20 17:22:51    223s] Severity  ID               Count  Summary                                  
[01/20 17:22:51    223s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/20 17:22:51    223s] *** Message Summary: 1 warning(s), 0 error(s)
[01/20 17:22:51    223s] 
[01/20 17:22:51    223s] ### Time Record (routeDesign) is uninstalled.
[01/20 17:22:51    223s] ### 
[01/20 17:22:51    223s] ###   Scalability Statistics
[01/20 17:22:51    223s] ### 
[01/20 17:22:51    223s] ### --------------------------------+----------------+----------------+----------------+
[01/20 17:22:51    223s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/20 17:22:51    223s] ### --------------------------------+----------------+----------------+----------------+
[01/20 17:22:51    223s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/20 17:22:51    223s] ###   Timing Data Generation        |        00:00:01|        00:00:06|             0.1|
[01/20 17:22:51    223s] ###   DB Import                     |        00:00:00|        00:00:03|             0.0|
[01/20 17:22:51    223s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/20 17:22:51    223s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/20 17:22:51    223s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/20 17:22:51    223s] ###   Entire Command                |        00:00:01|        00:00:19|             0.1|
[01/20 17:22:51    223s] ### --------------------------------+----------------+----------------+----------------+
[01/20 17:22:51    223s] ### 
[01/20 17:22:51    223s] #% End routeDesign (date=01/20 17:22:51, total cpu=0:00:01.3, real=0:00:19.0, peak res=1297.6M, current mem=1292.3M)
[01/20 17:22:51    223s] 0
[01/20 17:23:06    224s] <CMD> zoomBox 7.41200 45.82800 22.44200 37.36250
[01/20 17:23:09    224s] <CMD> fit
[01/20 17:23:16    224s] WARNING: Some of 274 nets 836 terms of cell simple_alu are NOT properly connected
[01/20 17:23:16    224s]   # of unrouted nets               = 274
[01/20 17:23:16    224s]   # of unconnected terms           = 0 (0.00%)
[01/20 17:23:16    224s]   # of dislocated (>= 1 IGU) terms = 0 (0.00%)
[01/20 17:23:16    224s]   # of offgrid terms               = 0 (0.00%)
[01/20 17:23:16    224s]   # of open connects               = 0 (0.00%)
[01/20 17:23:38    225s] ambiguous command name "reportCongest": reportCongestArea reportCongestion
[01/20 17:23:41    225s] <CMD> reportCongestion
[01/20 17:23:41    225s] **ERROR: (IMPSP-9110):	Missing mandatory options for this command. Use -hotspot or -overflow to report hotspot score or congestion map distribution table.
<CMD> reportCongestion -hotSpot
[01/20 17:23:45    226s] OPERPROF: Starting HotSpotCal at level 1, MEM:2450.0M, EPOCH TIME: 1768910025.166506
[01/20 17:23:45    226s] [hotspot] +------------+---------------+---------------+
[01/20 17:23:45    226s] [hotspot] |            |   max hotspot | total hotspot |
[01/20 17:23:45    226s] [hotspot] +------------+---------------+---------------+
[01/20 17:23:45    226s] [hotspot] | normalized |          0.00 |          0.00 |
[01/20 17:23:45    226s] [hotspot] +------------+---------------+---------------+
[01/20 17:23:45    226s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/20 17:23:45    226s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/20 17:23:45    226s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.055, MEM:2458.0M, EPOCH TIME: 1768910025.221266
[01/20 17:23:56    226s] <CMD> saveDesign DBS_M/route.enc
[01/20 17:23:56    226s] #% Begin save design ... (date=01/20 17:23:56, mem=1296.1M)
[01/20 17:23:58    226s] % Begin Save ccopt configuration ... (date=01/20 17:23:58, mem=1295.1M)
[01/20 17:24:00    226s] % End Save ccopt configuration ... (date=01/20 17:24:00, total cpu=0:00:00.0, real=0:00:02.0, peak res=1295.1M, current mem=1285.2M)
[01/20 17:24:01    226s] % Begin Save netlist data ... (date=01/20 17:24:01, mem=1285.4M)
[01/20 17:24:01    226s] Writing Binary DB to DBS_M/route.enc.dat/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 17:24:01    226s] % End Save netlist data ... (date=01/20 17:24:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1285.5M, current mem=1285.5M)
[01/20 17:24:02    226s] Saving symbol-table file ...
[01/20 17:24:07    226s] Saving congestion map file DBS_M/route.enc.dat/simple_alu.route.congmap.gz ...
[01/20 17:24:08    226s] % Begin Save AAE data ... (date=01/20 17:24:08, mem=1286.2M)
[01/20 17:24:08    226s] Saving AAE Data ...
[01/20 17:24:10    226s] AAE DB initialization (MEM=2462.54 CPU=0:00:00.0 REAL=0:00:02.0) 
[01/20 17:24:10    226s] % End Save AAE data ... (date=01/20 17:24:10, total cpu=0:00:00.0, real=0:00:02.0, peak res=1286.2M, current mem=1270.5M)
[01/20 17:24:12    226s] Saving preference file DBS_M/route.enc.dat/gui.pref.tcl ...
[01/20 17:24:13    226s] Saving mode setting ...
[01/20 17:24:14    226s] Saving global file ...
[01/20 17:24:16    226s] % Begin Save floorplan data ... (date=01/20 17:24:16, mem=1269.1M)
[01/20 17:24:16    226s] Saving floorplan file ...
[01/20 17:24:17    226s] % End Save floorplan data ... (date=01/20 17:24:17, total cpu=0:00:00.0, real=0:00:01.0, peak res=1269.9M, current mem=1269.9M)
[01/20 17:24:17    226s] Saving PG file DBS_M/route.enc.dat/simple_alu.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Jan 20 17:24:17 2026)
[01/20 17:24:17    226s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2463.1M) ***
[01/20 17:24:18    226s] Saving Drc markers ...
[01/20 17:24:18    226s] ... 104 markers are saved ...
[01/20 17:24:18    226s] ... 0 geometry drc markers are saved ...
[01/20 17:24:18    226s] ... 0 antenna drc markers are saved ...
[01/20 17:24:18    227s] % Begin Save placement data ... (date=01/20 17:24:18, mem=1270.1M)
[01/20 17:24:18    227s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 17:24:18    227s] Save Adaptive View Pruning View Names to Binary file
[01/20 17:24:18    227s] view_wcl_slow
[01/20 17:24:18    227s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2466.1M) ***
[01/20 17:24:18    227s] % End Save placement data ... (date=01/20 17:24:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1270.2M, current mem=1270.2M)
[01/20 17:24:18    227s] % Begin Save routing data ... (date=01/20 17:24:18, mem=1270.2M)
[01/20 17:24:18    227s] Saving route file ...
[01/20 17:24:18    227s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2463.1M) ***
[01/20 17:24:18    227s] % End Save routing data ... (date=01/20 17:24:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1270.4M, current mem=1270.4M)
[01/20 17:24:19    227s] Saving property file DBS_M/route.enc.dat/simple_alu.prop
[01/20 17:24:19    227s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2466.1M) ***
[01/20 17:24:20    227s] % Begin Save power constraints data ... (date=01/20 17:24:20, mem=1271.5M)
[01/20 17:24:20    227s] % End Save power constraints data ... (date=01/20 17:24:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1271.7M, current mem=1271.7M)
[01/20 17:24:22    227s] Generated self-contained design route.enc.dat
[01/20 17:24:23    227s] #% End save design ... (date=01/20 17:24:23, total cpu=0:00:00.6, real=0:00:27.0, peak res=1296.1M, current mem=1269.4M)
[01/20 17:24:23    227s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:24:23    227s] 
[01/20 17:24:24    227s] <CMD> setExtractRCMode -engine postRoute
[01/20 17:24:25    227s] <CMD> setExtractRCMode -effortLevel medium
[01/20 17:24:25    227s] <CMD> timeDesign -postRoute
[01/20 17:24:25    227s] Switching SI Aware to true by default in postroute mode   
[01/20 17:24:25    227s] AAE_INFO: switching -siAware from false to true ...
[01/20 17:24:25    227s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/20 17:24:26    227s] *** timeDesign #4 [begin] : totSession cpu/real = 0:03:47.3/0:50:37.9 (0.1), mem = 2456.1M
[01/20 17:24:27    227s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[01/20 17:24:27    227s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/20 17:24:27    227s] rc_corner has no qx tech file defined
[01/20 17:24:27    227s] TQuantus tech file check fail. Exit TQuantus.
[01/20 17:24:28    227s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.0/0:00:02.2 (0.0), totSession cpu/real = 0:03:47.3/0:50:39.9 (0.1), mem = 2456.1M
[01/20 17:24:28    227s] 
[01/20 17:24:28    227s] =============================================================================================
[01/20 17:24:28    227s]  Final TAT Report : timeDesign #4                                               21.15-s110_1
[01/20 17:24:28    227s] =============================================================================================
[01/20 17:24:28    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:24:28    227s] ---------------------------------------------------------------------------------------------
[01/20 17:24:28    227s] [ ViewPruning            ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.0    0.0
[01/20 17:24:28    227s] [ ExtractRC              ]      1   0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.0    0.0
[01/20 17:24:28    227s] [ MISC                   ]          0:00:01.8  (  81.9 % )     0:00:01.8 /  0:00:00.0    0.0
[01/20 17:24:28    227s] ---------------------------------------------------------------------------------------------
[01/20 17:24:28    227s]  timeDesign #4 TOTAL                0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:00.0    0.0
[01/20 17:24:28    227s] ---------------------------------------------------------------------------------------------
[01/20 17:24:28    227s] 
[01/20 17:24:28    227s] **DIAG[/icd/cm_t1nb_002/INNOVUS211/Rel/21.15/main/lnx86_64_opt/21.15-s110_1/fe/src/go/goPerfLogManager.cpp:1055:~goPerfLogStampTop]: Assert "soceMcpuControl::getPreAssignedMcpuTokens() == 0"
[01/20 17:24:34    227s] INFO (/icd/cm_t1nb_002/INNOVUS211/Rel/21.15/main/lnx86_64_opt/21.15-s110_1/fe/src/go/goPerfLogManager.cpp:1055): ~goPerfLogStampTop
[01/20 17:24:34    227s]     _____________
___/ Stack Trace \___________________________________________________________________________
| #00   oiPrintDiag::~oiPrintDiag() [+0xad]
| #01   goPerfLogStampTop::~goPerfLogStampTop() [+0x310]
| #02   goPerfLogManager::deletePerfLogStampTop(Tcl_Interp*, char const*, bool) [+0xc4]
| #03   goPerfLogStampTopCmd::executeCmd(Tcl_Interp*, goPerfLogManager&) [+0x76]
| #04   goManagerTclCmd<goPerfLogManager>::execute(Tcl_Interp*) [+0x2c]
| #05   oiTcl::CmdExec<goPerfLogStampTopCmd>::executeCmdMain(oiTcl::MasterCmd*) [+0x129]
| #06   oiTcl::CmdExecInterface::execMain(oiTcl::MasterCmd*, int, Tcl_Obj* const*) [+0x3f]
| #07   int oiTcl::CmdManager::invokeCmd<goPerfLogStampTopCmd>(void*, Tcl_Interp*, int, Tcl_Obj* const*, tcmObjCmd*) [+0x54]
| #08   tcmBaseCmd::execute(Tcl_Interp*, int, Tcl_Obj**) [+0x1b3]
| #09   tcmMgr::objCmdParser(void*, Tcl_Interp*, int, Tcl_Obj**) [+0xad6]
| #10   oiTcl::MasterCmd::proc(void*, Tcl_Interp*, int, Tcl_Obj* const*) [+0x1da]
| #11   TclNRRunCallbacks() [+0x71]
| #12   /home/install/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus() [0x292cd323]
| #13   Tcl_EvalEx() [+0x12]
| #14   Tcl_Eval() [+0x15]
| #15   /home/install/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus() [0x293b2059]
| #16   TclCheckExecutionTraces() [+0x138]
| #17   /home/install/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus() [0x292cbf53]
| #18   TclNRRunCallbacks() [+0x71]
| #19   Tcl_RecordAndEvalObj() [+0xd3]
| #20   Tcl_RecordAndEval() [+0x38]
| #21   rdaEditCmdLineEnd(char*) [+0x1c6]
| #22   seConsole::sesMode::DoExecute(std::string const&, void*) [+0xee]
| #23   Redline::EmacsMode::AcceptLine() [+0x3f]
| #24   Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) [+0x60]
| #25   boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) [+0x1a]
| #26   Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const [+0x1b]
| #27   Redline::Editor::Internals::Run(bool) [+0xc6]
| #28   /home/install/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus() [0x293cf2dd]
| #29   Tcl_ServiceEvent() [+0x88]
| #30   Tcl_DoOneEvent() [+0x148]
| #31   TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) [+0xf6]
| #32   QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) [+0xe9]
| #33   QCoreApplication::exec() [+0x83]
| #34   TqApplication::exec() [+0x176]
| #35   edi_app_init(Tcl_Interp*) [+0x2cb]
| #36   Tcl_MainEx() [+0x17b]
| #37   main() [+0x800]
| #38   __libc_start_main() [+0xf4]
| #39   /home/install/INNOVUS211/tools.lnx86/innovus/bin/64bit/innovus() [0x6a0de66]
|_____________________________________________________________________________________________

[01/20 17:24:34    227s] <CMD> timeDesign -postRoute -hold
[01/20 17:24:34    227s] *** timeDesign #5 [begin] : totSession cpu/real = 0:03:47.5/0:50:46.0 (0.1), mem = 2456.3M
[01/20 17:24:34    227s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[01/20 17:24:34    227s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/20 17:24:34    227s] rc_corner has no qx tech file defined
[01/20 17:24:34    227s] TQuantus tech file check fail. Exit TQuantus.
[01/20 17:24:34    227s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.2), totSession cpu/real = 0:03:47.5/0:50:46.0 (0.1), mem = 2456.3M
[01/20 17:24:34    227s] 
[01/20 17:24:34    227s] =============================================================================================
[01/20 17:24:34    227s]  Final TAT Report : timeDesign #5                                               21.15-s110_1
[01/20 17:24:34    227s] =============================================================================================
[01/20 17:24:34    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/20 17:24:34    227s] ---------------------------------------------------------------------------------------------
[01/20 17:24:34    227s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:24:34    227s] [ ExtractRC              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:24:34    227s] [ MISC                   ]          0:00:00.0  (  99.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/20 17:24:34    227s] ---------------------------------------------------------------------------------------------
[01/20 17:24:34    227s]  timeDesign #5 TOTAL                0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.2
[01/20 17:24:34    227s] ---------------------------------------------------------------------------------------------
[01/20 17:24:34    227s] 
[01/20 17:24:34    227s] 
[01/20 17:24:34    227s] <CMD> optDesign -postRoute -setup -hold
[01/20 17:24:34    227s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1287.9M, totSessionCpu=0:03:47 **
[01/20 17:24:35    227s] **ERROR: (IMPOPT-608):	Design is not routed yet.
   _____________________________________________________________
[01/20 17:24:35    227s]   /  Design State
[01/20 17:24:35    227s]  +--------------------------------------------------------------
[01/20 17:24:35    227s]  | signal nets: 
[01/20 17:24:35    227s]  |    routed nets:        0 (0.0% routed)
[01/20 17:24:35    227s]  |     total nets:      274
[01/20 17:24:35    227s]  | clock nets: 
[01/20 17:24:35    227s]  |    routed nets:        0 (0.0% routed)
[01/20 17:24:35    227s]  |     total nets:        0
[01/20 17:24:35    227s]  +--------------------------------------------------------------
[01/20 17:24:35    227s] **INFO: Fewer than half of the nets are detail routed, this design is not in postRoute stage
[01/20 17:24:35    227s] 1
[01/20 17:24:35    227s] <CMD> saveDesign DBS_M/postroute.enc
[01/20 17:24:35    227s] #% Begin save design ... (date=01/20 17:24:35, mem=1288.3M)
[01/20 17:24:36    227s] % Begin Save ccopt configuration ... (date=01/20 17:24:36, mem=1288.3M)
[01/20 17:24:39    227s] % End Save ccopt configuration ... (date=01/20 17:24:39, total cpu=0:00:00.0, real=0:00:03.0, peak res=1289.2M, current mem=1289.2M)
[01/20 17:24:39    227s] % Begin Save netlist data ... (date=01/20 17:24:39, mem=1289.2M)
[01/20 17:24:39    227s] Writing Binary DB to DBS_M/postroute.enc.dat/vbin/simple_alu.v.bin in multi-threaded mode...
[01/20 17:24:40    227s] % End Save netlist data ... (date=01/20 17:24:40, total cpu=0:00:00.4, real=0:00:01.0, peak res=1289.4M, current mem=1289.4M)
[01/20 17:24:40    227s] Saving symbol-table file ...
[01/20 17:24:44    227s] Saving congestion map file DBS_M/postroute.enc.dat/simple_alu.route.congmap.gz ...
[01/20 17:24:45    227s] % Begin Save AAE data ... (date=01/20 17:24:45, mem=1286.8M)
[01/20 17:24:45    227s] Saving AAE Data ...
[01/20 17:24:45    227s] % End Save AAE data ... (date=01/20 17:24:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1286.9M, current mem=1286.9M)
[01/20 17:25:01    227s] Saving preference file DBS_M/postroute.enc.dat/gui.pref.tcl ...
[01/20 17:25:02    227s] Saving mode setting ...
[01/20 17:25:03    227s] Saving global file ...
[01/20 17:25:10    228s] % Begin Save floorplan data ... (date=01/20 17:25:10, mem=1249.4M)
[01/20 17:25:10    228s] Saving floorplan file ...
[01/20 17:25:11    228s] % End Save floorplan data ... (date=01/20 17:25:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=1250.8M, current mem=1250.8M)
[01/20 17:25:11    228s] Saving PG file DBS_M/postroute.enc.dat/simple_alu.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Jan 20 17:25:11 2026)
[01/20 17:25:12    228s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2456.9M) ***
[01/20 17:25:12    228s] Saving Drc markers ...
[01/20 17:25:12    228s] ... 104 markers are saved ...
[01/20 17:25:12    228s] ... 0 geometry drc markers are saved ...
[01/20 17:25:12    228s] ... 0 antenna drc markers are saved ...
[01/20 17:25:12    228s] % Begin Save placement data ... (date=01/20 17:25:12, mem=1251.1M)
[01/20 17:25:13    228s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/20 17:25:13    228s] Save Adaptive View Pruning View Names to Binary file
[01/20 17:25:13    228s] view_wcl_slow
[01/20 17:25:13    228s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=2459.9M) ***
[01/20 17:25:13    228s] % End Save placement data ... (date=01/20 17:25:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=1251.2M, current mem=1251.2M)
[01/20 17:25:13    228s] % Begin Save routing data ... (date=01/20 17:25:13, mem=1251.2M)
[01/20 17:25:13    228s] Saving route file ...
[01/20 17:25:13    228s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2456.9M) ***
[01/20 17:25:13    228s] % End Save routing data ... (date=01/20 17:25:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1251.4M, current mem=1251.4M)
[01/20 17:25:15    228s] Saving property file DBS_M/postroute.enc.dat/simple_alu.prop
[01/20 17:25:15    228s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2459.9M) ***
[01/20 17:25:16    228s] % Begin Save power constraints data ... (date=01/20 17:25:16, mem=1252.6M)
[01/20 17:25:16    228s] % End Save power constraints data ... (date=01/20 17:25:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1252.8M, current mem=1252.8M)
[01/20 17:25:18    228s] Generated self-contained design postroute.enc.dat
[01/20 17:25:19    228s] #% End save design ... (date=01/20 17:25:19, total cpu=0:00:00.8, real=0:00:44.0, peak res=1289.4M, current mem=1253.7M)
[01/20 17:25:19    228s] *** Message Summary: 0 warning(s), 0 error(s)
[01/20 17:25:19    228s] 
[01/20 17:25:47    229s] <CMD> zoomBox -0.46800 5.93600 47.77400 49.12300
[01/20 17:25:49    229s] <CMD> zoomBox 1.41350 9.31550 42.41950 46.02450
[01/20 17:25:50    229s] <CMD> zoomBox 0.09350 6.60950 48.33600 49.79700
[01/20 17:26:20    230s]  *** Starting Verify Geometry (MEM: 2461.0) ***
[01/20 17:26:20    230s] 
[01/20 17:26:20    230s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[01/20 17:26:20    230s]   VERIFY GEOMETRY ...... Starting Verification
[01/20 17:26:20    230s]   VERIFY GEOMETRY ...... Initializing
[01/20 17:26:20    230s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[01/20 17:26:20    230s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[01/20 17:26:20    230s]                   ...... bin size: 1920
[01/20 17:26:20    230s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[01/20 17:26:20    230s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[01/20 17:26:21    231s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/20 17:26:21    231s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/20 17:26:21    231s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/20 17:26:21    231s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/20 17:26:21    231s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[01/20 17:26:21    231s] VG: elapsed time: 1.00
[01/20 17:26:21    231s] Begin Summary ...
[01/20 17:26:21    231s]   Cells       : 0
[01/20 17:26:21    231s]   SameNet     : 0
[01/20 17:26:21    231s]   Wiring      : 0
[01/20 17:26:21    231s]   Antenna     : 0
[01/20 17:26:21    231s]   Short       : 0
[01/20 17:26:21    231s]   Overlap     : 0
[01/20 17:26:21    231s] End Summary
[01/20 17:26:21    231s] 
[01/20 17:26:21    231s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/20 17:26:21    231s] 
[01/20 17:26:21    231s] **********End: VERIFY GEOMETRY**********
[01/20 17:26:21    231s]  *** verify geometry (CPU: 0:00:00.1  MEM: 421.4M)
[01/20 17:26:21    231s] 
[01/20 17:26:51    232s] <CMD> verifyConnectivity -type all -report simple_ALU.conn.rpt
[01/20 17:26:51    232s] VERIFY_CONNECTIVITY use new engine.
[01/20 17:26:51    232s] 
[01/20 17:26:51    232s] ******** Start: VERIFY CONNECTIVITY ********
[01/20 17:26:51    232s] Start Time: Tue Jan 20 17:26:51 2026
[01/20 17:26:51    232s] 
[01/20 17:26:51    232s] Design Name: simple_alu
[01/20 17:26:51    232s] Database Units: 2000
[01/20 17:26:51    232s] Design Boundary: (0.0000, 0.0000) (56.2000, 54.3400)
[01/20 17:26:51    232s] Error Limit = 1000; Warning Limit = 50
[01/20 17:26:51    232s] Check all nets
[01/20 17:26:51    232s] Use 2 pthreads
[01/20 17:26:51    232s] Net A[30]: no routing.
[01/20 17:26:51    232s] Net A[31]: no routing.
[01/20 17:26:51    232s] Net A[28]: no routing.
[01/20 17:26:51    232s] Net A[29]: no routing.
[01/20 17:26:51    232s] Net A[26]: no routing.
[01/20 17:26:51    232s] Net A[27]: no routing.
[01/20 17:26:51    232s] Net A[24]: no routing.
[01/20 17:26:51    232s] Net A[25]: no routing.
[01/20 17:26:51    232s] Net A[22]: no routing.
[01/20 17:26:51    232s] Net A[23]: no routing.
[01/20 17:26:51    232s] Net A[20]: no routing.
[01/20 17:26:51    232s] Net A[21]: no routing.
[01/20 17:26:51    232s] Net A[18]: no routing.
[01/20 17:26:51    232s] Net A[19]: no routing.
[01/20 17:26:51    232s] Net A[16]: no routing.
[01/20 17:26:51    232s] Net A[17]: no routing.
[01/20 17:26:51    232s] Net A[14]: no routing.
[01/20 17:26:51    232s] Net A[15]: no routing.
[01/20 17:26:51    232s] Net A[12]: no routing.
[01/20 17:26:51    232s] Net A[13]: no routing.
[01/20 17:26:51    232s] Net A[10]: no routing.
[01/20 17:26:51    232s] Net A[11]: no routing.
[01/20 17:26:51    232s] Net A[8]: no routing.
[01/20 17:26:51    232s] Net A[9]: no routing.
[01/20 17:26:51    232s] Net A[6]: no routing.
[01/20 17:26:51    232s] Net A[7]: no routing.
[01/20 17:26:51    232s] Net A[4]: no routing.
[01/20 17:26:51    232s] Net A[5]: no routing.
[01/20 17:26:51    232s] Net A[2]: no routing.
[01/20 17:26:51    232s] Net A[3]: no routing.
[01/20 17:26:51    232s] Net A[0]: no routing.
[01/20 17:26:51    232s] Net A[1]: no routing.
[01/20 17:26:51    232s] Net B[30]: no routing.
[01/20 17:26:51    232s] Net B[31]: no routing.
[01/20 17:26:51    232s] Net B[28]: no routing.
[01/20 17:26:51    232s] Net B[29]: no routing.
[01/20 17:26:51    232s] Net B[26]: no routing.
[01/20 17:26:51    232s] Net B[27]: no routing.
[01/20 17:26:51    232s] Net B[24]: no routing.
[01/20 17:26:51    232s] Net B[25]: no routing.
[01/20 17:26:51    232s] Net B[22]: no routing.
[01/20 17:26:51    232s] Net B[23]: no routing.
[01/20 17:26:51    232s] Net B[20]: no routing.
[01/20 17:26:51    232s] Net B[21]: no routing.
[01/20 17:26:51    232s] Net B[18]: no routing.
[01/20 17:26:51    232s] Net B[19]: no routing.
[01/20 17:26:51    232s] Net B[16]: no routing.
[01/20 17:26:51    232s] Net B[17]: no routing.
[01/20 17:26:51    232s] Net B[14]: no routing.
[01/20 17:26:51    232s] Net B[15]: no routing.
[01/20 17:26:51    232s] Net B[12]: no routing.
[01/20 17:26:51    232s] Net B[13]: no routing.
[01/20 17:26:51    232s] Net B[10]: no routing.
[01/20 17:26:51    232s] Net B[11]: no routing.
[01/20 17:26:51    232s] Net B[8]: no routing.
[01/20 17:26:51    232s] Net B[9]: no routing.
[01/20 17:26:51    232s] Net B[6]: no routing.
[01/20 17:26:51    232s] Net B[7]: no routing.
[01/20 17:26:51    232s] Net B[4]: no routing.
[01/20 17:26:51    232s] Net B[5]: no routing.
[01/20 17:26:51    232s] Net B[2]: no routing.
[01/20 17:26:51    232s] Net B[3]: no routing.
[01/20 17:26:51    232s] Net B[0]: no routing.
[01/20 17:26:51    232s] Net B[1]: no routing.
[01/20 17:26:51    232s] Net ALUControl[0]: no routing.
[01/20 17:26:51    232s] Net ALUControl[1]: no routing.
[01/20 17:26:51    232s] Net Result[30]: no routing.
[01/20 17:26:51    232s] Net Result[28]: no routing.
[01/20 17:26:51    232s] Net Result[26]: no routing.
[01/20 17:26:51    232s] Net Result[31]: no routing.
[01/20 17:26:51    232s] Net Result[24]: no routing.
[01/20 17:26:51    232s] Net Result[29]: no routing.
[01/20 17:26:51    232s] Net Result[22]: no routing.
[01/20 17:26:51    232s] Net Result[27]: no routing.
[01/20 17:26:51    232s] Net Result[20]: no routing.
[01/20 17:26:51    232s] Net Result[25]: no routing.
[01/20 17:26:51    232s] Net Result[18]: no routing.
[01/20 17:26:51    232s] Net Result[23]: no routing.
[01/20 17:26:51    232s] Net Result[16]: no routing.
[01/20 17:26:51    232s] Net Result[21]: no routing.
[01/20 17:26:51    232s] Net Result[14]: no routing.
[01/20 17:26:51    232s] Net Result[19]: no routing.
[01/20 17:26:51    232s] Net Result[12]: no routing.
[01/20 17:26:51    232s] Net Result[17]: no routing.
[01/20 17:26:51    232s] Net Result[10]: no routing.
[01/20 17:26:51    232s] Net Result[15]: no routing.
[01/20 17:26:51    232s] Net Result[8]: no routing.
[01/20 17:26:51    232s] Net Result[13]: no routing.
[01/20 17:26:51    232s] Net Result[6]: no routing.
[01/20 17:26:51    232s] Net Result[11]: no routing.
[01/20 17:26:51    232s] Net Result[4]: no routing.
[01/20 17:26:51    232s] Net Result[9]: no routing.
[01/20 17:26:51    232s] Net Result[2]: no routing.
[01/20 17:26:51    232s] Net Result[7]: no routing.
[01/20 17:26:51    232s] Net Result[0]: no routing.
[01/20 17:26:51    232s] Net Result[5]: no routing.
[01/20 17:26:51    232s] Net Cout: no routing.
[01/20 17:26:51    232s] Net Result[3]: no routing.
[01/20 17:26:51    232s] Net Result[1]: no routing.
[01/20 17:26:51    232s] Net zero: no routing.
[01/20 17:26:51    232s] Net Sum[2]: no routing.
[01/20 17:26:51    232s] Net Sum[0]: no routing.
[01/20 17:26:51    232s] Net I1_carry[31]: no routing.
[01/20 17:26:51    232s] Net I1_carry[29]: no routing.
[01/20 17:26:51    232s] Net Sum[1]: no routing.
[01/20 17:26:51    232s] Net I1_carry[27]: no routing.
[01/20 17:26:51    232s] Net I1_carry[30]: no routing.
[01/20 17:26:51    232s] Net I1_carry[25]: no routing.
[01/20 17:26:51    232s] Net I1_carry[28]: no routing.
[01/20 17:26:51    232s] Net I1_carry[23]: no routing.
[01/20 17:26:51    232s] Net I1_carry[26]: no routing.
[01/20 17:26:51    232s] Net I1_carry[21]: no routing.
[01/20 17:26:51    232s] Net I1_carry[24]: no routing.
[01/20 17:26:51    232s] Net I1_carry[19]: no routing.
[01/20 17:26:51    232s] Net I1_carry[22]: no routing.
[01/20 17:26:51    232s] Net I1_carry[17]: no routing.
[01/20 17:26:51    232s] Net I1_carry[20]: no routing.
[01/20 17:26:51    232s] Net I1_carry[15]: no routing.
[01/20 17:26:51    232s] Net I1_carry[18]: no routing.
[01/20 17:26:51    232s] Net I1_carry[13]: no routing.
[01/20 17:26:51    232s] Net I1_carry[16]: no routing.
[01/20 17:26:51    232s] Net I1_carry[11]: no routing.
[01/20 17:26:51    232s] Net I1_carry[14]: no routing.
[01/20 17:26:51    232s] Net I1_carry[9]: no routing.
[01/20 17:26:51    232s] Net I1_carry[12]: no routing.
[01/20 17:26:51    232s] Net I1_carry[7]: no routing.
[01/20 17:26:51    232s] Net I1_carry[10]: no routing.
[01/20 17:26:51    232s] Net I1_carry[5]: no routing.
[01/20 17:26:51    232s] Net I1_carry[8]: no routing.
[01/20 17:26:51    232s] Net I1_carry[3]: no routing.
[01/20 17:26:51    232s] Net I1_carry[6]: no routing.
[01/20 17:26:51    232s] Net I1_carry[1]: no routing.
[01/20 17:26:51    232s] Net I1_carry[4]: no routing.
[01/20 17:26:51    232s] Net B_input[31]: no routing.
[01/20 17:26:51    232s] Net I1_carry[2]: no routing.
[01/20 17:26:51    232s] Net B_input[29]: no routing.
[01/20 17:26:51    232s] Net B_input[30]: no routing.
[01/20 17:26:51    232s] Net B_input[27]: no routing.
[01/20 17:26:51    232s] Net B_input[28]: no routing.
[01/20 17:26:51    232s] Net B_input[25]: no routing.
[01/20 17:26:51    232s] Net B_input[26]: no routing.
[01/20 17:26:51    232s] Net B_input[23]: no routing.
[01/20 17:26:51    232s] Net B_input[24]: no routing.
[01/20 17:26:51    232s] Net B_input[21]: no routing.
[01/20 17:26:51    232s] Net B_input[22]: no routing.
[01/20 17:26:51    232s] Net B_input[19]: no routing.
[01/20 17:26:51    232s] Net B_input[20]: no routing.
[01/20 17:26:51    232s] Net B_input[17]: no routing.
[01/20 17:26:51    232s] Net B_input[18]: no routing.
[01/20 17:26:51    232s] Net B_input[15]: no routing.
[01/20 17:26:51    232s] Net B_input[16]: no routing.
[01/20 17:26:51    232s] Net B_input[13]: no routing.
[01/20 17:26:51    232s] Net B_input[14]: no routing.
[01/20 17:26:51    232s] Net B_input[11]: no routing.
[01/20 17:26:51    232s] Net B_input[12]: no routing.
[01/20 17:26:51    232s] Net B_input[9]: no routing.
[01/20 17:26:51    232s] Net B_input[10]: no routing.
[01/20 17:26:51    232s] Net B_input[7]: no routing.
[01/20 17:26:51    232s] Net B_input[8]: no routing.
[01/20 17:26:51    232s] Net B_input[5]: no routing.
[01/20 17:26:51    232s] Net B_input[6]: no routing.
[01/20 17:26:51    232s] Net B_input[3]: no routing.
[01/20 17:26:51    232s] Net B_input[4]: no routing.
[01/20 17:26:51    232s] Net n_0: no routing.
[01/20 17:26:51    232s] Net B_input[2]: no routing.
[01/20 17:26:51    232s] Net n_30: no routing.
[01/20 17:26:51    232s] Net n_31: no routing.
[01/20 17:26:51    232s] Net n_32: no routing.
[01/20 17:26:51    232s] Net n_53: no routing.
[01/20 17:26:51    232s] Net n_33: no routing.
[01/20 17:26:51    232s] Net n_55: no routing.
[01/20 17:26:51    232s] Net n_57: no routing.
[01/20 17:26:51    232s] Net n_59: no routing.
[01/20 17:26:51    232s] Net n_54: no routing.
[01/20 17:26:51    232s] Net n_61: no routing.
[01/20 17:26:51    232s] Net n_56: no routing.
[01/20 17:26:51    232s] Net n_63: no routing.
[01/20 17:26:51    232s] Net n_58: no routing.
[01/20 17:26:51    232s] Net n_65: no routing.
[01/20 17:26:51    232s] Net n_60: no routing.
[01/20 17:26:51    232s] Net n_67: no routing.
[01/20 17:26:51    232s] Net n_62: no routing.
[01/20 17:26:51    232s] Net n_69: no routing.
[01/20 17:26:51    232s] Net n_64: no routing.
[01/20 17:26:51    232s] Net n_71: no routing.
[01/20 17:26:51    232s] Net n_66: no routing.
[01/20 17:26:51    232s] Net n_73: no routing.
[01/20 17:26:51    232s] Net n_68: no routing.
[01/20 17:26:51    232s] Net n_75: no routing.
[01/20 17:26:51    232s] Net n_70: no routing.
[01/20 17:26:51    232s] Net n_77: no routing.
[01/20 17:26:51    232s] Net n_72: no routing.
[01/20 17:26:51    232s] Net n_79: no routing.
[01/20 17:26:51    232s] Net n_74: no routing.
[01/20 17:26:51    232s] Net n_81: no routing.
[01/20 17:26:51    232s] Net n_76: no routing.
[01/20 17:26:51    232s] Net n_83: no routing.
[01/20 17:26:51    232s] Net n_78: no routing.
[01/20 17:26:51    232s] Net n_80: no routing.
[01/20 17:26:51    232s] Net n_82: no routing.
[01/20 17:26:51    232s] Net n_84: no routing.
[01/20 17:26:51    232s] Net n_115: no routing.
[01/20 17:26:51    232s] Net n_117: no routing.
[01/20 17:26:51    232s] Net n_119: no routing.
[01/20 17:26:51    232s] Net n_121: no routing.
[01/20 17:26:51    232s] Net n_114: no routing.
[01/20 17:26:51    232s] Net n_123: no routing.
[01/20 17:26:51    232s] Net n_116: no routing.
[01/20 17:26:51    232s] Net n_148: no routing.
[01/20 17:26:51    232s] Net n_118: no routing.
[01/20 17:26:51    232s] Net n_259: no routing.
[01/20 17:26:51    232s] Net n_120: no routing.
[01/20 17:26:51    232s] Net n_122: no routing.
[01/20 17:26:51    232s] Net n_147: no routing.
[01/20 17:26:51    232s] Net n_258: no routing.
[01/20 17:26:51    232s] 
[01/20 17:26:51    232s] Begin Summary 
[01/20 17:26:51    232s]     215 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
[01/20 17:26:51    232s]     215 total info(s) created.
[01/20 17:26:51    232s] End Summary
[01/20 17:26:51    232s] 
[01/20 17:26:51    232s] End Time: Tue Jan 20 17:26:51 2026
[01/20 17:26:51    232s] Time Elapsed: 0:00:00.0
[01/20 17:26:51    232s] 
[01/20 17:26:51    232s] ******** End: VERIFY CONNECTIVITY ********
[01/20 17:26:51    232s]   Verification Complete : 215 Viols.  0 Wrngs.
[01/20 17:26:51    232s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[01/20 17:26:51    232s] 
[01/20 17:27:19    233s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Jan 20 17:27:19 2026
  Total CPU time:     0:04:07
  Total real time:    0:54:14
  Peak memory (main): 1449.61MB

[01/20 17:27:19    233s] 
[01/20 17:27:19    233s] *** Memory Usage v#1 (Current mem = 2882.414M, initial mem = 476.027M) ***
[01/20 17:27:19    233s] 
[01/20 17:27:19    233s] *** Summary of all messages that are not suppressed in this session:
[01/20 17:27:19    233s] Severity  ID               Count  Summary                                  
[01/20 17:27:19    233s] ERROR     IMPLF-3              1  Error found when processing LEF file '%s...
[01/20 17:27:19    233s] ERROR     IMPLF-26             2  No technology information is defined in ...
[01/20 17:27:19    233s] ERROR     IMPLF-53             1  The layer '%s' referenced %s is not foun...
[01/20 17:27:19    233s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[01/20 17:27:19    233s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/20 17:27:19    233s] ERROR     IMPLF-328            3  The layer '%s' specified in macro pin '%...
[01/20 17:27:19    233s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/20 17:27:19    233s] WARNING   IMPLF-209            5  Cell '%s' has been found in db, no extra...
[01/20 17:27:19    233s] WARNING   IMPTRN-1103          3  Cell (%d) %s's %s is less than %s.       
[01/20 17:27:19    233s] WARNING   IMPFP-6001           1  NO matching routing blockage found. Noth...
[01/20 17:27:19    233s] WARNING   IMPFP-6000           1  Input name : %s is not valid layer name ...
[01/20 17:27:19    233s] ERROR     IMPPTN-1599          1  Invalid syntax of %s command, errorCode ...
[01/20 17:27:19    233s] ERROR     IMPEXT-2900          1  Unable to find the rc-corner name '%s' i...
[01/20 17:27:19    233s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[01/20 17:27:19    233s] ERROR     IMPSYT-7329          1  Cannot load design with init_design, aft...
[01/20 17:27:19    233s] ERROR     IMPSYT-16013         1  Loading LEF file(s) failed, and has abor...
[01/20 17:27:19    233s] ERROR     IMPSYC-1977          1  Cannot find layer '%s' used with the %s ...
[01/20 17:27:19    233s] WARNING   IMPVL-159          952  Pin '%s' of cell '%s' is defined in LEF ...
[01/20 17:27:19    233s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[01/20 17:27:19    233s] WARNING   IMPVFG-198           1  Area to be verified is small to see any ...
[01/20 17:27:19    233s] ERROR     IMPPP-182           15  You have specified an invalid layer '%s'...
[01/20 17:27:19    233s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[01/20 17:27:19    233s] ERROR     IMPSR-4060           3  No layer found by lef layer named %s.    
[01/20 17:27:19    233s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[01/20 17:27:19    233s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[01/20 17:27:19    233s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[01/20 17:27:19    233s] WARNING   IMPSP-263            4  Cannot find access pin for fterm '%s' (c...
[01/20 17:27:19    233s] WARNING   IMPSP-264           15  %d cells have no techSite. '%s' sites wi...
[01/20 17:27:19    233s] WARNING   IMPSP-9003           1  Cell <'%s'>'s may not be a physical ONLY...
[01/20 17:27:19    233s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/20 17:27:19    233s] WARNING   IMPSP-5534           3  '%s' and '%s' are using the same endcap ...
[01/20 17:27:19    233s] ERROR     IMPSP-9110           1  Missing mandatory options for this comma...
[01/20 17:27:19    233s] ERROR     IMPOPT-608           1  Design is not routed yet.                
[01/20 17:27:19    233s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/20 17:27:19    233s] WARNING   IMPOPT-7139          2  'setExtractRCMode -coupled false' has be...
[01/20 17:27:19    233s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[01/20 17:27:19    233s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[01/20 17:27:19    233s] WARNING   IMPREPO-513        232  Pin %s of inst %s connected to net %s bu...
[01/20 17:27:19    233s] WARNING   IMPREPO-514          2  There are %d pin connect with net but te...
[01/20 17:27:19    233s] WARNING   IMPREPO-231          2  Input netlist has a cell '%s' which is m...
[01/20 17:27:19    233s] WARNING   IMPREPO-202          2  There are %d Ports connected to core ins...
[01/20 17:27:19    233s] WARNING   IMPREPO-205          2  There are %d Cells with missing PG PIN.  
[01/20 17:27:19    233s] WARNING   IMPREPO-207          2  There are %d Cells dimensions not multip...
[01/20 17:27:19    233s] WARNING   IMPREPO-209          2  There are %d Cells pin with missing geom...
[01/20 17:27:19    233s] WARNING   IMPREPO-213          2  There are %d I/O Pins connected to Non-I...
[01/20 17:27:19    233s] ERROR     IMPTCM-4             3  The value "%s" specified for the %s type...
[01/20 17:27:19    233s] ERROR     IMPTCM-162           3  "%s" does not match any object in design...
[01/20 17:27:19    233s] ERROR     IMPTCM-48            3  "%s" is not a legal option for command "...
[01/20 17:27:19    233s] WARNING   TCLCMD-1142          3  Virtual clock '%s' is being created with...
[01/20 17:27:19    233s] WARNING   TCLCMD-1461          6  Skipped unsupported command: %s          
[01/20 17:27:19    233s] *** Message Summary: 1258 warning(s), 43 error(s)
[01/20 17:27:19    233s] 
[01/20 17:27:19    233s] --- Ending "Innovus" (totcpu=0:03:54, real=0:53:59, mem=2882.4M) ---
