#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 14 08:54:08 2020
# Process ID: 14680
# Current directory: D:/programming/Xilinx/Vivado/2020.1/my/divclk
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15700 D:\programming\Xilinx\Vivado\2020.1\my\divclk\divclk.xpr
# Log file: D:/programming/Xilinx/Vivado/2020.1/my/divclk/vivado.log
# Journal file: D:/programming/Xilinx/Vivado/2020.1/my/divclk\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programming/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1032.988 ; gain = 0.000
exit
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/programming/Xilinx/Vivado/2020.1/my/divclk/vivado_pid14680.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting Vivado at Mon Dec 14 08:56:09 2020...
.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1032.090 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2257.492 ; gain = 1225.402
set_property PROGRAM.FILE {D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.runs/impl_1/divclk.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.runs/impl_1/divclk.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_divclk' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_divclk_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.srcs/sources_1/new/divclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.srcs/sim_1/new/sim_divclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_divclk
INFO: [VRFC 10-2458] undeclared symbol divclk, assumed default net type wire [D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.srcs/sim_1/new/sim_divclk.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.sim/sim_1/behav/xsim'
"xelab -wto de085b976bf740699d9ff4b74423c282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_divclk_behav xil_defaultlib.sim_divclk xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/programming/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto de085b976bf740699d9ff4b74423c282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_divclk_behav xil_defaultlib.sim_divclk xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divclk
Compiling module xil_defaultlib.sim_divclk
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_divclk_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_divclk_behav -key {Behavioral:sim_1:Functional:sim_divclk} -tclbatch {sim_divclk.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source sim_divclk.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2544.797 ; gain = 0.246
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_divclk_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2544.797 ; gain = 15.777
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-3
Top: divclk
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2947.793 ; gain = 243.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divclk' [D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.srcs/sources_1/new/divclk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divclk' (1#1) [D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.srcs/sources_1/new/divclk.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2993.160 ; gain = 288.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3010.922 ; gain = 306.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3010.922 ; gain = 306.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3010.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.srcs/constrs_1/new/con_divclk.xdc]
Finished Parsing XDC File [D:/programming/Xilinx/Vivado/2020.1/my/divclk/divclk.srcs/constrs_1/new/con_divclk.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3073.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3084.867 ; gain = 380.340
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:50 . Memory (MB): peak = 3084.867 ; gain = 540.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 14 12:58:08 2020...
