
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.765839                       # Number of seconds simulated
sim_ticks                                1765838792500                       # Number of ticks simulated
final_tick                               1765838792500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335567                       # Simulator instruction rate (inst/s)
host_op_rate                                   588124                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1185113937                       # Simulator tick rate (ticks/s)
host_mem_usage                                 598296                       # Number of bytes of host memory used
host_seconds                                  1490.02                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           80832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       423866176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          423947008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        80832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72512256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72512256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6622909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6624172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1133004                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1133004                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              45775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          240036734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             240082509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         45775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            45775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41063916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41063916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41063916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             45775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         240036734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            281146425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6624172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1133004                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6624172                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1133004                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              422774656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1172352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72500544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               423947008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72512256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  18318                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   164                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            424231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            405753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            407781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            433978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            402696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            403190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            415850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            401861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            404187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           405950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           410185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           421458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           424418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           417777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           421396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            72041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72336                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1765821542500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6624172                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1133004                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6605854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  33018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  66683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  66757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  66760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  66759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  66764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  66777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  66765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  66864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  66787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  66788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  66755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5893541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.036948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.028941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   108.967768                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5359544     90.94%     90.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       392367      6.66%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32464      0.55%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15156      0.26%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11231      0.19%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13083      0.22%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8664      0.15%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9003      0.15%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        52029      0.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5893541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        66755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.956528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.316702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    144.419841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         58909     88.25%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7114     10.66%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          400      0.60%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          159      0.24%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           85      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           32      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           19      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           15      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.969830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.940912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.991660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33719     50.51%     50.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1470      2.20%     52.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            31429     47.08%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              135      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66755                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 208558945250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            332418707750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33029270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31571.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50321.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       239.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    240.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1331376                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  513758                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     227637.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21021352380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11173113765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             23528727600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2986769160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         132372558240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         103205489910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4326126720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    514301424000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     78428955360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      55244944905                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           946603283250                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            536.064382                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1528208961750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5188803250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   56085850000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 196118204250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 204242022750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  176348835000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1127855077250                       # Time in different power states
system.mem_ctrls_1.actEnergy              21058530360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11192874330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             23637069960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2926556460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         132706307760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         103159626570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4530345120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    512195868510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     79274364960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      56194113315                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           946889054655                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            536.226216                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1527782910000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5376684750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   56232208000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 198103735000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 206445077250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  176443463500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1123237624000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3531677585                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3531677585                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          12807560                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.780493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           280969142                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12808584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.936003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1166711500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.780493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         600364036                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        600364036                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    209004168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209004168                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71964974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71964974                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     280969142                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        280969142                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    280969142                       # number of overall hits
system.cpu.dcache.overall_hits::total       280969142                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12295001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12295001                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       513583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       513583                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12808584                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12808584                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12808584                       # number of overall misses
system.cpu.dcache.overall_misses::total      12808584                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 743086649000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 743086649000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  24328754500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24328754500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 767415403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 767415403500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 767415403500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 767415403500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.055558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055558                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007086                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.043600                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043600                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.043600                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043600                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60438.112124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60438.112124                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47370.638242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47370.638242                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59914.148473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59914.148473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59914.148473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59914.148473                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3455668                       # number of writebacks
system.cpu.dcache.writebacks::total           3455668                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12295001                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12295001                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       513583                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       513583                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12808584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12808584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12808584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12808584                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 730791648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 730791648000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23815171500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23815171500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 754606819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 754606819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 754606819500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 754606819500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.055558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055558                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.043600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043600                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59438.112124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59438.112124                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46370.638242                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46370.638242                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58914.148473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58914.148473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58914.148473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58914.148473                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3333912                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998858                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673983904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3334040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            202.152315                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          67374500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1357969928                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1357969928                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673983904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673983904                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673983904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673983904                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673983904                       # number of overall hits
system.cpu.icache.overall_hits::total       673983904                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3334040                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3334040                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3334040                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3334040                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3334040                       # number of overall misses
system.cpu.icache.overall_misses::total       3334040                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  43477409500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  43477409500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  43477409500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  43477409500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  43477409500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  43477409500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004922                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004922                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004922                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004922                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004922                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13040.458273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13040.458273                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13040.458273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13040.458273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13040.458273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13040.458273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3333912                       # number of writebacks
system.cpu.icache.writebacks::total           3333912                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3334040                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3334040                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3334040                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3334040                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3334040                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3334040                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  40143369500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  40143369500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  40143369500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  40143369500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  40143369500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  40143369500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004922                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004922                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12040.458273                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12040.458273                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12040.458273                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12040.458273                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12040.458273                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12040.458273                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6768127                       # number of replacements
system.l2.tags.tagsinuse                 16316.505613                       # Cycle average of tags in use
system.l2.tags.total_refs                    25000122                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6784511                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.684882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               15722420000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      421.050102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          7.513750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15887.941762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.025699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.969723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995880                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9651                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3221                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39068606                       # Number of tag accesses
system.l2.tags.data_accesses                 39068606                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3455668                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3455668                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3333911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3333911                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             300297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                300297                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3332777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3332777                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5885378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5885378                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3332777                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6185675                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9518452                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3332777                       # number of overall hits
system.l2.overall_hits::cpu.data              6185675                       # number of overall hits
system.l2.overall_hits::total                 9518452                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           213286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              213286                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1263                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6409623                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6409623                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1263                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6622909                       # number of demand (read+write) misses
system.l2.demand_misses::total                6624172                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1263                       # number of overall misses
system.l2.overall_misses::cpu.data            6622909                       # number of overall misses
system.l2.overall_misses::total               6624172                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19888682500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19888682500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    145075000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    145075000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 650547585000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 650547585000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     145075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  670436267500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     670581342500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    145075000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 670436267500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    670581342500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3455668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3455668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3333911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3333911                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         513583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            513583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3334040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3334040                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12295001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12295001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3334040                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12808584                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16142624                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3334040                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12808584                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16142624                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.415290                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.415290                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000379                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000379                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.521319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.521319                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000379                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.517068                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.410353                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000379                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.517068                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.410353                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93248.888816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93248.888816                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 114865.399842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114865.399842                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101495.452229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101495.452229                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 114865.399842                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101229.877611                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101232.477433                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 114865.399842                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101229.877611                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101232.477433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1133004                       # number of writebacks
system.l2.writebacks::total                   1133004                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       499462                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        499462                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       213286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         213286                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1263                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6409623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6409623                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6622909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6624172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6622909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6624172                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  17755822500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17755822500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    132445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132445000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 586451355000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 586451355000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    132445000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 604207177500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 604339622500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    132445000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 604207177500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 604339622500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.415290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.415290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.521319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.521319                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.517068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.410353                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.517068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.410353                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83248.888816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83248.888816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 104865.399842                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104865.399842                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91495.452229                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91495.452229                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 104865.399842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91229.877611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91232.477433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 104865.399842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91229.877611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91232.477433                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      13231794                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6607622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6410886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1133004                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5474618                       # Transaction distribution
system.membus.trans_dist::ReadExReq            213286                       # Transaction distribution
system.membus.trans_dist::ReadExResp           213286                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6410886                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19855966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19855966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19855966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    496459264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    496459264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               496459264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6624172                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6624172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6624172                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17774484500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36934816250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     32284096                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16141472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         659967                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       659967                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1765838792500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15629041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4588672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3333912                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14987015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           513583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          513583                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3334040                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12295001                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10001992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     38424728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              48426720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    426748928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1040912128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1467661056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6768127                       # Total snoops (count)
system.tol2bus.snoopTraffic                  72512256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22910751                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.167261                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22250783     97.12%     97.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 659968      2.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22910751                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22931628000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5001060000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19212876000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
