// Seed: 3251202947
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  wand  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  =  1  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output wand id_2,
    output wand id_3,
    input tri0 id_4,
    output wire id_5,
    input wor id_6,
    input wand id_7
    , id_42,
    output wire id_8,
    output wor id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output uwire id_13,
    output wire id_14,
    input wand id_15,
    output supply1 id_16,
    input tri id_17,
    output uwire id_18,
    input wor id_19,
    input wand id_20,
    output uwire id_21,
    output wire id_22,
    output uwire id_23,
    input tri1 id_24,
    input wand id_25,
    input supply1 id_26,
    output uwire id_27,
    output supply1 id_28,
    input wire id_29,
    inout supply0 id_30,
    input supply0 id_31,
    input wire id_32,
    input tri1 id_33,
    input supply0 id_34,
    output wire id_35,
    output wor id_36,
    input tri id_37,
    input wire id_38,
    output tri id_39,
    input wor id_40
);
  wire id_43 = 1'h0, id_44;
  nor (
      id_14,
      id_38,
      id_32,
      id_4,
      id_37,
      id_25,
      id_33,
      id_31,
      id_20,
      id_26,
      id_44,
      id_1,
      id_29,
      id_40,
      id_6,
      id_24,
      id_10,
      id_7,
      id_30,
      id_17,
      id_34,
      id_19,
      id_12,
      id_0
  );
  module_0(
      id_44, id_44, id_42, id_44, id_44, id_43, id_42
  );
  assign id_30 = 1'b0 != id_19;
endmodule
