--------------------------------------------------------------------------------
Release 13.3 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/scratch/Xilinx/13.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 200 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vsx95t,ff1136,-1 (PRODUCTION 1.73 2011-10-03, STEPPING level 0)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.637ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk_buf" PERIOD =      
   6.6667 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk_dcm" derived from  
NET "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk_buf" PERIOD =  
      6.6667 ns HIGH 50%;  duty cycle corrected to 6.667 nS  HIGH 3.333 nS  

 285342 paths analyzed, 138108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.634ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk90_dcm" derived 
from  NET "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk_buf" 
PERIOD =        6.6667 ns HIGH 50%;  duty cycle corrected to 6.667 nS  HIGH 
3.333 nS  

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.887ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk270_dcm" derived 
from  NET "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk_buf" 
PERIOD =        6.6667 ns HIGH 50%;  duty cycle corrected to 6.667 nS  HIGH 
3.333 nS  

 160 paths analyzed, 160 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.831ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk180_dcm" derived 
from  NET "roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk_buf" 
PERIOD =        6.6667 ns HIGH 50%;  duty cycle corrected to 6.667 nS  HIGH 
3.333 nS  

 60 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.584ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/adc_clk_buf" PERIOD      
   = 6.6667 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/adc_clk90_dcm" derived 
from  NET "roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/adc_clk_buf" 
PERIOD        = 6.6667 ns HIGH 50%;  duty cycle corrected to 6.667 nS  HIGH 
3.333 nS  

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.060ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/adc_clk_dcm" derived 
from  NET "roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/adc_clk_buf" 
PERIOD        = 6.6667 ns HIGH 50%;  duty cycle corrected to 6.667 nS  HIGH 
3.333 nS  

 1158 paths analyzed, 1121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.678ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dly_clk_n = PERIOD TIMEGRP "dly_clk_n" 200 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.221ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_epb_clk = PERIOD TIMEGRP "epb_clk" 88 MHz HIGH 50%;

 766025 paths analyzed, 12295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.296ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mgt_clk_1 = PERIOD TIMEGRP "mgt_clk_1" 156.25 MHz HIGH 
50%;

 72781 paths analyzed, 18445 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.373ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for roachf_1024_bao_ADC_s_adc/roachf_1024_bao_ADC_s_adc/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|roachf_1024_bao_ADC_s_adc/roach|      6.667ns|      4.000ns|      6.634ns|            0|            0|            0|       285564|
|f_1024_bao_ADC_s_adc/adc_clk_bu|             |             |             |             |             |             |             |
|f                              |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc/roac|      6.667ns|      6.634ns|          N/A|            0|            0|       285342|            0|
| hf_1024_bao_ADC_s_adc/adc_clk_|             |             |             |             |             |             |             |
| dcm                           |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc/roac|      6.667ns|      3.887ns|          N/A|            0|            0|            2|            0|
| hf_1024_bao_ADC_s_adc/adc_clk9|             |             |             |             |             |             |             |
| 0_dcm                         |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc/roac|      6.667ns|      2.831ns|          N/A|            0|            0|          160|            0|
| hf_1024_bao_ADC_s_adc/adc_clk2|             |             |             |             |             |             |             |
| 70_dcm                        |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc/roac|      6.667ns|      6.584ns|          N/A|            0|            0|           60|            0|
| hf_1024_bao_ADC_s_adc/adc_clk1|             |             |             |             |             |             |             |
| 80_dcm                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for roachf_1024_bao_ADC_s_adc1/roachf_1024_bao_ADC_s_adc1/adc_clk_buf
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|roachf_1024_bao_ADC_s_adc1/roac|      6.667ns|      4.000ns|      3.678ns|            0|            0|            0|         1160|
|hf_1024_bao_ADC_s_adc1/adc_clk_|             |             |             |             |             |             |             |
|buf                            |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc1/roa|      6.667ns|      3.060ns|          N/A|            0|            0|            2|            0|
| chf_1024_bao_ADC_s_adc1/adc_cl|             |             |             |             |             |             |             |
| k90_dcm                       |             |             |             |             |             |             |             |
| roachf_1024_bao_ADC_s_adc1/roa|      6.667ns|      3.678ns|          N/A|            0|            0|         1158|            0|
| chf_1024_bao_ADC_s_adc1/adc_cl|             |             |             |             |             |             |             |
| k_dcm                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc0clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    6.634|    2.915|         |         |
adc0clk_p      |    6.634|    2.915|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc0clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    6.634|    2.915|         |         |
adc0clk_p      |    6.634|    2.915|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc1clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc1clk_n      |    3.678|    1.737|         |         |
adc1clk_p      |    3.678|    1.737|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc1clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc1clk_n      |    3.678|    1.737|         |         |
adc1clk_p      |    3.678|    1.737|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
epb_clk_in     |   11.296|         |    2.098|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mgt_ref_clk_top_n
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
mgt_ref_clk_top_n|    6.373|         |         |         |
mgt_ref_clk_top_p|    6.373|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock mgt_ref_clk_top_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
mgt_ref_clk_top_n|    6.373|         |         |         |
mgt_ref_clk_top_p|    6.373|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1125530 paths, 1 nets, and 184612 connections

Design statistics:
   Minimum period:  11.296ns   (Maximum frequency:  88.527MHz)
   Maximum net delay:   1.637ns


Analysis completed Mon Jul  9 20:48:46 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1686 MB



