----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 05/02/2025 10:05:15 AM
-- Design Name: 
-- Module Name: banc_instructions - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity banc_instructions is
    Port ( ADDR : in STD_LOGIC_VECTOR (7 downto 0);
           CLK : in STD_LOGIC;
           OUTD : out STD_LOGIC_VECTOR (31 downto 0));
end banc_instructions;

architecture Behavioral of banc_instructions is

    type MEM is array (255 downto 0) of std_logic_vector(31 downto 0);
    signal instr: MEM := (
        -- format: C:B:OP:A => OP A B C 
        -- ex: 00020601 => AFC R1 2 
        --afc
        -- 0 => x"00020601",

        --cop
        -- 1 => x"00010502",
        --6 => x"00010502",
        
        -- add
        -- 2 => x"02010103",
        --11 => x"02010103",
        
        --sous
        -- 3 => x"03010304",
        --16 => x"03010304",
        
        --mul
        -- 4 => x"03010205",
        --21 => x"03010205",

        --div
        -- 5 => x"05010406",
        --26 => x"05010406",
        
        --str
        -- 6 => x"00051101",
        --31 => x"00051101",

        --ldr
        -- 7 => x"00011000",
        --36 => x"00011000",
    -- ...
--    0 => x"00030600",
--    1 => x"00040601",
--    2 => x"00010502",
--    3 => x"00020601",
--    4 => x"00010503",
--    5 => x"00030501",
--    6 => x"00010503",
--    7 => x"00010601",
--    8 => x"00010504",
--    9 => x"00030601",
--    10 => x"00040605",
--    11 => x"05010101",
--    12 => x"00040505",
--    13 => x"00020506",
--    14 => x"06050105",
--    15 => x"00040506",
--    16 => x"00030507",
--    17 => x"00020508",
--    18 => x"08070207",
--    19 => x"07060106",
--    20 => x"06050205",
--    21 => x"00050509",
--    22 => x"00000700",
    -- 0 => x"00090600",
    --1 => x"00000D00",
--    1 => x"00050601",
--    2 => x"00010F00",
--    3 => x"00090602",
--    4 => x"00020E00",
--    5 => x"00000D01",
        
        --test while ex11.c
--        0 => x"00000701",
--        1 => x"00000600",
--        2 => x"00000502",
--        3 => x"001E0603",
--        4 => x"03020902",
--        5 => x"0002080B",
--        6 => x"00000503",
--        7 => x"00010605",
--        8 => x"05030103",
--        9 => x"00030500",
--        10 => x"00000702",
--        11 => x"00000602",
        0 => x"00000753", 
        1 => x"00000600", 
        2 => x"00000601", 
        3 => x"000F0602", 
        4 => x"00010603", 
        5 => x"00000604", 
        6 => x"00000605", 
        7 => x"00000606", 
        8 => x"00020507", 
        9 => x"00010608", 
        10 => x"08070A07", 
        11 => x"00070850", 
        12 => x"00000508", 
        13 => x"00020509", 
        14 => x"09080108", 
        15 => x"00080500", 
        16 => x"00000509", 
        17 => x"0007060A", 
        18 => x"0A090A09", 
        19 => x"00090819", 
        20 => x"0000050A", 
        21 => x"0007060B", 
        22 => x"0B0A030A", 
        23 => x"000A0500", 
        24 => x"00000710", 
        25 => x"00000508", 
        26 => x"00080506", 
        27 => x"00010608", 
        28 => x"00080505", 
        29 => x"00000508", 
        30 => x"0008050A", 
        31 => x"0000060B", 
        32 => x"0B0A0A0A", 
        33 => x"000A082B", 
        34 => x"0005050B", 
        35 => x"0002060C", 
        36 => x"0C0B020B", 
        37 => x"000B0505", 
        38 => x"0008050B", 
        39 => x"0001060C", 
        40 => x"0C0B030B", 
        41 => x"000B0508", 
        42 => x"0000071E", 
        43 => x"00010509", 
        44 => x"0005060A", 
        45 => x"0A090A09", 
        46 => x"00090832", 
        47 => x"0001060A", 
        48 => x"000A0504", 
        49 => x"00000732", 
        50 => x"00030509", 
        51 => x"0003050B", 
        52 => x"0009050C", 
        53 => x"0C0B0B0B", 
        54 => x"0003050C", 
        55 => x"0000060D", 
        56 => x"0D0C0B0C", 
        57 => x"0C0B0E0B", 
        58 => x"000B083E", 
        59 => x"0000130C", 
        60 => x"000C0503", 
        61 => x"00000733", 
        62 => x"0003050A", 
        63 => x"0005050B", 
        64 => x"0B0A0B0A", 
        65 => x"000A0847", 
        66 => x"0001050B", 
        67 => x"0001060C", 
        68 => x"0C0B010B", 
        69 => x"000B0501", 
        70 => x"0000074B", 
        71 => x"0001050B", 
        72 => x"0001060C", 
        73 => x"0C0B030B", 
        74 => x"000B0501", 
        75 => x"0002050A", 
        76 => x"0001060B", 
        77 => x"0B0A030A", 
        78 => x"000A0502", 
        79 => x"00000708", 
        80 => x"0000060E", 
        81 => x"0F0F1007", 
        82 => x"00000709", 
        83 => x"00000600", 
        84 => x"00570601", 
        85 => x"0F01110F", 
        86 => x"00000701", 
        87 => x"00000501", 
        88 => x"00010602", 
        89 => x"02010101", 
        90 => x"00010500",

    others => x"00001200"
);  

    
begin

    process(CLK)
    begin
        if rising_edge(CLK) then
            OUTD <= instr(to_integer(unsigned(ADDR)));
        end if;
    end process;


end Behavioral;