Classic Timing Analyzer report for ConvInp
Tue Nov 21 16:00:34 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                     ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.984 ns    ; serinput[5]    ; binout[7]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.845 ns    ; binout[1]~reg0 ; binout[1]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.850 ns   ; serinput[2]    ; binout[2]~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+-------------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To             ; To Clock ;
+-------+--------------+------------+-------------+----------------+----------+
; N/A   ; None         ; 5.984 ns   ; serinput[5] ; binout[0]~reg0 ; clk      ;
; N/A   ; None         ; 5.984 ns   ; serinput[5] ; binout[1]~reg0 ; clk      ;
; N/A   ; None         ; 5.984 ns   ; serinput[5] ; binout[2]~reg0 ; clk      ;
; N/A   ; None         ; 5.984 ns   ; serinput[5] ; binout[3]~reg0 ; clk      ;
; N/A   ; None         ; 5.984 ns   ; serinput[5] ; binout[4]~reg0 ; clk      ;
; N/A   ; None         ; 5.984 ns   ; serinput[5] ; binout[5]~reg0 ; clk      ;
; N/A   ; None         ; 5.984 ns   ; serinput[5] ; binout[6]~reg0 ; clk      ;
; N/A   ; None         ; 5.984 ns   ; serinput[5] ; binout[7]~reg0 ; clk      ;
; N/A   ; None         ; 5.944 ns   ; serinput[4] ; binout[0]~reg0 ; clk      ;
; N/A   ; None         ; 5.944 ns   ; serinput[4] ; binout[1]~reg0 ; clk      ;
; N/A   ; None         ; 5.944 ns   ; serinput[4] ; binout[2]~reg0 ; clk      ;
; N/A   ; None         ; 5.944 ns   ; serinput[4] ; binout[3]~reg0 ; clk      ;
; N/A   ; None         ; 5.944 ns   ; serinput[4] ; binout[4]~reg0 ; clk      ;
; N/A   ; None         ; 5.944 ns   ; serinput[4] ; binout[5]~reg0 ; clk      ;
; N/A   ; None         ; 5.944 ns   ; serinput[4] ; binout[6]~reg0 ; clk      ;
; N/A   ; None         ; 5.944 ns   ; serinput[4] ; binout[7]~reg0 ; clk      ;
; N/A   ; None         ; 5.369 ns   ; serinput[6] ; binout[0]~reg0 ; clk      ;
; N/A   ; None         ; 5.369 ns   ; serinput[6] ; binout[1]~reg0 ; clk      ;
; N/A   ; None         ; 5.369 ns   ; serinput[6] ; binout[2]~reg0 ; clk      ;
; N/A   ; None         ; 5.369 ns   ; serinput[6] ; binout[3]~reg0 ; clk      ;
; N/A   ; None         ; 5.369 ns   ; serinput[6] ; binout[4]~reg0 ; clk      ;
; N/A   ; None         ; 5.369 ns   ; serinput[6] ; binout[5]~reg0 ; clk      ;
; N/A   ; None         ; 5.369 ns   ; serinput[6] ; binout[6]~reg0 ; clk      ;
; N/A   ; None         ; 5.369 ns   ; serinput[6] ; binout[7]~reg0 ; clk      ;
; N/A   ; None         ; 4.516 ns   ; serinput[3] ; binout[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.425 ns   ; serinput[0] ; binout[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.419 ns   ; serinput[7] ; binout[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.419 ns   ; serinput[7] ; binout[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.419 ns   ; serinput[7] ; binout[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.419 ns   ; serinput[7] ; binout[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.419 ns   ; serinput[7] ; binout[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.419 ns   ; serinput[7] ; binout[5]~reg0 ; clk      ;
; N/A   ; None         ; 4.419 ns   ; serinput[7] ; binout[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.419 ns   ; serinput[7] ; binout[7]~reg0 ; clk      ;
; N/A   ; None         ; 3.459 ns   ; serinput[1] ; binout[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.098 ns   ; serinput[2] ; binout[2]~reg0 ; clk      ;
+-------+--------------+------------+-------------+----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 7.845 ns   ; binout[1]~reg0 ; binout[1] ; clk        ;
; N/A   ; None         ; 7.765 ns   ; binout[3]~reg0 ; binout[3] ; clk        ;
; N/A   ; None         ; 6.974 ns   ; binout[0]~reg0 ; binout[0] ; clk        ;
; N/A   ; None         ; 6.893 ns   ; binout[7]~reg0 ; binout[7] ; clk        ;
; N/A   ; None         ; 6.888 ns   ; binout[6]~reg0 ; binout[6] ; clk        ;
; N/A   ; None         ; 6.757 ns   ; binout[4]~reg0 ; binout[4] ; clk        ;
; N/A   ; None         ; 6.574 ns   ; binout[2]~reg0 ; binout[2] ; clk        ;
; N/A   ; None         ; 6.534 ns   ; binout[5]~reg0 ; binout[5] ; clk        ;
+-------+--------------+------------+----------------+-----------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+-------------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To             ; To Clock ;
+---------------+-------------+-----------+-------------+----------------+----------+
; N/A           ; None        ; -2.850 ns ; serinput[2] ; binout[2]~reg0 ; clk      ;
; N/A           ; None        ; -2.861 ns ; serinput[7] ; binout[7]~reg0 ; clk      ;
; N/A           ; None        ; -3.211 ns ; serinput[1] ; binout[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.171 ns ; serinput[7] ; binout[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.171 ns ; serinput[7] ; binout[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.171 ns ; serinput[7] ; binout[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.171 ns ; serinput[7] ; binout[3]~reg0 ; clk      ;
; N/A           ; None        ; -4.171 ns ; serinput[7] ; binout[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.171 ns ; serinput[7] ; binout[5]~reg0 ; clk      ;
; N/A           ; None        ; -4.171 ns ; serinput[7] ; binout[6]~reg0 ; clk      ;
; N/A           ; None        ; -4.177 ns ; serinput[0] ; binout[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.199 ns ; serinput[6] ; binout[6]~reg0 ; clk      ;
; N/A           ; None        ; -4.268 ns ; serinput[3] ; binout[3]~reg0 ; clk      ;
; N/A           ; None        ; -4.432 ns ; serinput[4] ; binout[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.812 ns ; serinput[5] ; binout[5]~reg0 ; clk      ;
; N/A           ; None        ; -5.121 ns ; serinput[6] ; binout[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.121 ns ; serinput[6] ; binout[1]~reg0 ; clk      ;
; N/A           ; None        ; -5.121 ns ; serinput[6] ; binout[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.121 ns ; serinput[6] ; binout[3]~reg0 ; clk      ;
; N/A           ; None        ; -5.121 ns ; serinput[6] ; binout[4]~reg0 ; clk      ;
; N/A           ; None        ; -5.121 ns ; serinput[6] ; binout[5]~reg0 ; clk      ;
; N/A           ; None        ; -5.121 ns ; serinput[6] ; binout[7]~reg0 ; clk      ;
; N/A           ; None        ; -5.696 ns ; serinput[4] ; binout[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.696 ns ; serinput[4] ; binout[1]~reg0 ; clk      ;
; N/A           ; None        ; -5.696 ns ; serinput[4] ; binout[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.696 ns ; serinput[4] ; binout[3]~reg0 ; clk      ;
; N/A           ; None        ; -5.696 ns ; serinput[4] ; binout[5]~reg0 ; clk      ;
; N/A           ; None        ; -5.696 ns ; serinput[4] ; binout[6]~reg0 ; clk      ;
; N/A           ; None        ; -5.696 ns ; serinput[4] ; binout[7]~reg0 ; clk      ;
; N/A           ; None        ; -5.736 ns ; serinput[5] ; binout[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.736 ns ; serinput[5] ; binout[1]~reg0 ; clk      ;
; N/A           ; None        ; -5.736 ns ; serinput[5] ; binout[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.736 ns ; serinput[5] ; binout[3]~reg0 ; clk      ;
; N/A           ; None        ; -5.736 ns ; serinput[5] ; binout[4]~reg0 ; clk      ;
; N/A           ; None        ; -5.736 ns ; serinput[5] ; binout[6]~reg0 ; clk      ;
; N/A           ; None        ; -5.736 ns ; serinput[5] ; binout[7]~reg0 ; clk      ;
+---------------+-------------+-----------+-------------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 21 16:00:34 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ConvInp -c ConvInp --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "binout[0]~reg0" (data pin = "serinput[5]", clock pin = "clk") is 5.984 ns
    Info: + Longest pin to register delay is 8.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_H10; Fanout = 2; PIN Node = 'serinput[5]'
        Info: 2: + IC(6.687 ns) + CELL(0.319 ns) = 7.859 ns; Loc. = LCCOMB_X1_Y4_N24; Fanout = 8; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.260 ns) + CELL(0.758 ns) = 8.877 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 1; REG Node = 'binout[0]~reg0'
        Info: Total cell delay = 1.930 ns ( 21.74 % )
        Info: Total interconnect delay = 6.947 ns ( 78.26 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N17; Fanout = 1; REG Node = 'binout[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
Info: tco from clock "clk" to destination pin "binout[1]" through register "binout[1]~reg0" is 7.845 ns
    Info: + Longest clock path from clock "clk" to source register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N27; Fanout = 1; REG Node = 'binout[1]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.713 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N27; Fanout = 1; REG Node = 'binout[1]~reg0'
        Info: 2: + IC(1.903 ns) + CELL(2.810 ns) = 4.713 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'binout[1]'
        Info: Total cell delay = 2.810 ns ( 59.62 % )
        Info: Total interconnect delay = 1.903 ns ( 40.38 % )
Info: th for register "binout[2]~reg0" (data pin = "serinput[2]", clock pin = "clk") is -2.850 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X1_Y4_N13; Fanout = 1; REG Node = 'binout[2]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 5.991 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y1; Fanout = 1; PIN Node = 'serinput[2]'
        Info: 2: + IC(4.833 ns) + CELL(0.178 ns) = 5.895 ns; Loc. = LCCOMB_X1_Y4_N12; Fanout = 1; COMB Node = 'binout[2]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 5.991 ns; Loc. = LCFF_X1_Y4_N13; Fanout = 1; REG Node = 'binout[2]~reg0'
        Info: Total cell delay = 1.158 ns ( 19.33 % )
        Info: Total interconnect delay = 4.833 ns ( 80.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Tue Nov 21 16:00:34 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


