# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 39
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:44.1-84.10"
module \macc2
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  wire width 42 $auto$expression.cpp:382:import_operation$17
  wire width 32 $auto$expression.cpp:426:import_operation$15
  wire $auto$rtlil.cc:3005:Or$36
  wire $auto$rtlil.cc:3015:Ge$34
  wire width 16 $auto$rtlil.cc:3092:Mux$20
  wire width 16 $auto$rtlil.cc:3092:Mux$22
  wire width 16 $auto$rtlil.cc:3092:Mux$24
  wire width 16 $auto$rtlil.cc:3092:Mux$26
  wire width 32 $auto$rtlil.cc:3092:Mux$28
  wire width 41 $auto$rtlil.cc:3092:Mux$30
  wire $auto$rtlil.cc:3092:Mux$32
  wire width 64 $auto$rtlil.cc:3092:Mux$38
  attribute \src "dut.sv:48.28-48.29"
  wire width 16 input 4 signed \a
  attribute \reg 1
  attribute \src "dut.sv:53.25-53.34"
  wire width 16 signed \a_reg
  attribute \reg 1
  attribute \src "dut.sv:53.47-53.57"
  wire width 16 signed \a_reg2
  attribute \src "dut.sv:49.30-49.39"
  wire width 40 output 6 signed \accum_out
  attribute \reg 1
  attribute \src "dut.sv:55.24-55.37"
  wire width 41 signed \adder_out
  attribute \src "dut.sv:48.31-48.32"
  wire width 16 input 5 signed \b
  attribute \reg 1
  attribute \src "dut.sv:53.36-53.45"
  wire width 16 signed \b_reg
  attribute \reg 1
  attribute \src "dut.sv:53.59-53.69"
  wire width 16 signed \b_reg2
  attribute \src "dut.sv:46.8-46.10"
  wire input 2 \ce
  attribute \src "dut.sv:45.8-45.11"
  wire input 1 \clk
  attribute \reg 1
  attribute \src "dut.sv:54.27-54.39"
  wire width 32 signed \mult_reg
  attribute \src "dut.sv:50.9-50.17"
  wire output 7 \overflow
  attribute \reg 1
  attribute \src "dut.sv:56.5-56.21"
  wire \overflow_reg
  attribute \src "dut.sv:47.8-47.11"
  wire input 3 \rst
  cell $or $auto$expression.cpp:323:import_operation$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3015:Ge$34
    connect \B \overflow_reg
    connect \Y $auto$rtlil.cc:3005:Or$36
  end
  cell $add $auto$expression.cpp:396:import_operation$18
    parameter \A_SIGNED 1
    parameter \A_WIDTH 41
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 42
    connect \A \adder_out
    connect \B \mult_reg
    connect \Y $auto$expression.cpp:382:import_operation$17
  end
  cell $mul $auto$expression.cpp:443:import_operation$16
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg2
    connect \B \b_reg2
    connect \Y $auto$expression.cpp:426:import_operation$15
  end
  cell $ge $auto$expression.cpp:490:import_operation$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 41
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \adder_out
    connect \B 64'0000000000000000000000001000000000000000000000000000000000000000
    connect \Y $auto$rtlil.cc:3015:Ge$34
  end
  cell $mux $auto$expression.cpp:533:import_operation$37
    parameter \WIDTH 64
    connect \A { 23'00000000000000000000000 \adder_out }
    connect \B 64'0000000000000000000000000111111111111111111111111111111111111111
    connect \S \overflow
    connect \Y $auto$rtlil.cc:3092:Mux$38
  end
  cell $mux $auto$process.cpp:2270:import_assignment_sync$19
    parameter \WIDTH 16
    connect \A \a_reg
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$20
  end
  cell $mux $auto$process.cpp:2270:import_assignment_sync$21
    parameter \WIDTH 16
    connect \A \a_reg2
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$22
  end
  cell $mux $auto$process.cpp:2270:import_assignment_sync$23
    parameter \WIDTH 16
    connect \A \b_reg
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$24
  end
  cell $mux $auto$process.cpp:2270:import_assignment_sync$25
    parameter \WIDTH 16
    connect \A \b_reg2
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$26
  end
  cell $mux $auto$process.cpp:2270:import_assignment_sync$27
    parameter \WIDTH 32
    connect \A \mult_reg
    connect \B 0
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$28
  end
  cell $mux $auto$process.cpp:2270:import_assignment_sync$29
    parameter \WIDTH 41
    connect \A \adder_out
    connect \B 41'00000000000000000000000000000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$30
  end
  cell $mux $auto$process.cpp:2270:import_assignment_sync$31
    parameter \WIDTH 1
    connect \A \overflow_reg
    connect \B 1'0
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$32
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-78.4"
  process $proc$dut.sv:57$1
    sync posedge \clk
      update \a_reg \a
      update \b_reg \b
      update \a_reg2 \a_reg
      update \b_reg2 \b_reg
      update \mult_reg $auto$expression.cpp:426:import_operation$15
      update \adder_out $auto$expression.cpp:382:import_operation$17 [40:0]
      update \overflow_reg \overflow
      update \a_reg $auto$rtlil.cc:3092:Mux$20
      update \a_reg2 $auto$rtlil.cc:3092:Mux$22
      update \b_reg $auto$rtlil.cc:3092:Mux$24
      update \b_reg2 $auto$rtlil.cc:3092:Mux$26
      update \mult_reg $auto$rtlil.cc:3092:Mux$28
      update \adder_out $auto$rtlil.cc:3092:Mux$30
      update \overflow_reg $auto$rtlil.cc:3092:Mux$32
  end
  connect \a_reg 16'0000000000000000
  connect \b_reg 16'0000000000000000
  connect \a_reg2 16'0000000000000000
  connect \b_reg2 16'0000000000000000
  connect \mult_reg 0
  connect \adder_out 41'00000000000000000000000000000000000000000
  connect \overflow_reg 1'0
  connect \overflow $auto$rtlil.cc:3005:Or$36
  connect \accum_out $auto$rtlil.cc:3092:Mux$38 [39:0]
end
