@(#)$CDS: LVS version 6.1.7-64b 12/16/2018 07:37 (sjfhw317) $

Command line: /escnfs/home/csesoft/cadence/installs/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /escnfs/courses/fa24-cse-30342.01/dropbox/dmikolay/VLSI/LVS.lab3.part2 -l -s -t /escnfs/courses/fa24-cse-30342.01/dropbox/dmikolay/VLSI/LVS.lab3.part2/layout /escnfs/courses/fa24-cse-30342.01/dropbox/dmikolay/VLSI/LVS.lab3.part2/schematic
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.
Compiling Diva LVS rules...

    Net-list summary for /escnfs/courses/fa24-cse-30342.01/dropbox/dmikolay/VLSI/LVS.lab3.part2/layout/netlist
       count
        6               nets
        5               terminals
        2               pmos
        2               nmos

    Net-list summary for /escnfs/courses/fa24-cse-30342.01/dropbox/dmikolay/VLSI/LVS.lab3.part2/schematic/netlist
       count
        6               nets
        5               terminals
        2               pmos
        2               nmos


    Terminal correspondence points
    N3        N5        A
    N5        N3        AandB
    N2        N4        B
    N1        N0        gnd!
    N4        N1        vdd!

Devices in the rules but not in the netlist:
        cap nfet pfet nmos4 pmos4

The net-lists match.

                             layout  schematic
                                instances
        un-matched              0       0      
        rewired                 0       0      
        size errors             0       0      
        pruned                  0       0      
        active                  4       4      
        total                   4       4      

                                  nets
        un-matched              0       0      
        merged                  0       0      
        pruned                  0       0      
        active                  6       6      
        total                   6       6      

                                terminals
        un-matched              0       0      
        matched but
        different type          1       1      
        total                   5       5      


Probe files from /escnfs/courses/fa24-cse-30342.01/dropbox/dmikolay/VLSI/LVS.lab3.part2/schematic

devbad.out:

netbad.out:

mergenet.out:

termbad.out:
? Terminal AandB's type in the schematic: output, in the layout: input

prunenet.out:

prunedev.out:

audit.out:


Probe files from /escnfs/courses/fa24-cse-30342.01/dropbox/dmikolay/VLSI/LVS.lab3.part2/layout

devbad.out:

netbad.out:

mergenet.out:

termbad.out:
? Terminal AandB's type in the layout: input, in the schematic: output

prunenet.out:

prunedev.out:

audit.out:
