/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [4:0] _02_;
  reg [5:0] _03_;
  reg [6:0] _04_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [14:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire [9:0] celloutsig_0_45z;
  wire [10:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [25:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [27:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [19:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~celloutsig_1_3z;
  assign celloutsig_1_15z = ~celloutsig_1_12z[2];
  assign celloutsig_0_14z = ~_00_;
  assign celloutsig_0_17z = celloutsig_0_6z | ~(celloutsig_0_8z[1]);
  assign celloutsig_0_0z = ~(in_data[12] ^ in_data[30]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[1] ^ celloutsig_0_0z);
  assign celloutsig_1_19z = ~(celloutsig_1_17z ^ celloutsig_1_15z);
  assign celloutsig_0_28z = ~(celloutsig_0_11z[3] ^ celloutsig_0_14z);
  assign celloutsig_1_2z = in_data[187:160] + in_data[189:162];
  reg [3:0] _14_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 4'h0;
    else _14_ <= in_data[77:74];
  assign { _01_[3:1], _00_ } = _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _02_ <= 5'h00;
    else _02_ <= in_data[168:164];
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 6'h00;
    else _03_ <= { in_data[144:143], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_2z[2:0], celloutsig_0_7z };
  assign celloutsig_1_18z = { celloutsig_1_2z[16:14], celloutsig_1_6z } / { 1'h1, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[18:16], celloutsig_0_6z } / { 1'h1, in_data[76:74] };
  assign celloutsig_0_11z = { celloutsig_0_7z[2:0], celloutsig_0_6z } / { 1'h1, in_data[11:9] };
  assign celloutsig_0_19z = { celloutsig_0_16z[3:2], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z } / { 1'h1, celloutsig_0_11z };
  assign celloutsig_1_17z = celloutsig_1_16z[3:1] >= { celloutsig_1_16z[1:0], celloutsig_1_7z };
  assign celloutsig_0_27z = celloutsig_0_16z[6:3] >= { celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_5z[17:11] >= { _04_[6:1], celloutsig_0_9z };
  assign celloutsig_1_1z = in_data[186:184] || in_data[190:188];
  assign celloutsig_0_37z = { celloutsig_0_19z[3:0], celloutsig_0_15z } < { celloutsig_0_23z[3:1], celloutsig_0_23z };
  assign celloutsig_1_7z = { _03_[4:3], _02_, celloutsig_1_6z } < { celloutsig_1_2z[6:2], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_18z = celloutsig_0_16z < { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_22z = { celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_17z } < { celloutsig_0_5z[11:1], celloutsig_0_5z[4] };
  assign celloutsig_0_39z = { celloutsig_0_26z[9:7], celloutsig_0_22z, celloutsig_0_37z } % { 1'h1, celloutsig_0_32z[2:1], celloutsig_0_37z, celloutsig_0_18z };
  assign celloutsig_1_8z = in_data[115:96] % { 1'h1, in_data[161:155], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, _03_, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_6z } % { 1'h1, celloutsig_0_2z[1], celloutsig_0_7z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[71], celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_13z[10:1], celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_6z, _01_[3:1], _00_ } % { 1'h1, celloutsig_0_16z, _04_ };
  assign celloutsig_0_38z = - { celloutsig_0_36z, celloutsig_0_7z };
  assign celloutsig_0_46z = - { celloutsig_0_4z, celloutsig_0_38z, celloutsig_0_23z, celloutsig_0_24z };
  assign celloutsig_0_13z = ~ { in_data[8:5], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_16z = { _02_[4:1], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_11z } | { celloutsig_1_11z, celloutsig_1_10z, _02_ };
  assign celloutsig_0_16z = { celloutsig_0_2z[1], celloutsig_0_9z, celloutsig_0_15z, _01_[3:1], _00_ } | in_data[74:66];
  assign celloutsig_1_3z = | { _02_[3:1], celloutsig_1_1z };
  assign celloutsig_0_24z = | { _04_[3:2], celloutsig_0_11z };
  assign celloutsig_1_4z = in_data[186] & in_data[149];
  assign celloutsig_1_11z = _03_[4] & _02_[2];
  assign celloutsig_0_8z = { celloutsig_0_5z[9:8], celloutsig_0_1z } >> celloutsig_0_5z[8:4];
  assign celloutsig_0_23z = { _01_[3:1], _00_ } >> celloutsig_0_2z[4:1];
  assign celloutsig_0_26z = { in_data[71:64], celloutsig_0_7z, celloutsig_0_4z } >> { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_16z[1], celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_7z } ~^ { celloutsig_0_30z[8:3], celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_45z = in_data[92:83] ~^ { celloutsig_0_34z[14:13], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_39z, celloutsig_0_33z };
  assign celloutsig_1_12z = _03_[3:1] ~^ { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[92:90];
  assign celloutsig_0_15z = in_data[57:55] ~^ celloutsig_0_11z[2:0];
  assign celloutsig_0_33z = ~((celloutsig_0_8z[3] & celloutsig_0_1z[2]) | (_01_[2] & celloutsig_0_6z));
  assign celloutsig_0_36z = ~((celloutsig_0_34z[14] & celloutsig_0_34z[3]) | (celloutsig_0_26z[2] & celloutsig_0_33z));
  assign celloutsig_1_10z = ~((celloutsig_1_8z[17] & celloutsig_1_4z) | (celloutsig_1_2z[18] & _02_[4]));
  assign celloutsig_0_6z = ~((_01_[3] & celloutsig_0_0z) | (in_data[16] & in_data[52]));
  assign celloutsig_0_9z = ~((celloutsig_0_6z & _00_) | (celloutsig_0_0z & celloutsig_0_4z));
  assign { celloutsig_0_5z[3:1], celloutsig_0_5z[25:4] } = ~ { celloutsig_0_1z, in_data[20:0], celloutsig_0_0z };
  assign { celloutsig_0_34z[7], celloutsig_0_34z[14:9], celloutsig_0_34z[6], celloutsig_0_34z[1], celloutsig_0_34z[5:2], celloutsig_0_34z[8] } = ~ { celloutsig_0_33z, celloutsig_0_32z[8:3], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z };
  assign _01_[0] = _00_;
  assign celloutsig_0_34z[0] = celloutsig_0_34z[7];
  assign celloutsig_0_5z[0] = celloutsig_0_5z[4];
  assign { out_data[131:128], out_data[96], out_data[41:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
