

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2'
================================================================
* Date:           Fri Apr  4 06:19:27 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        dft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.628 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   327726|   327726|  1.639 ms|  1.639 ms|  327726|  327726|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_142  |sin_or_cos_double_s  |       15|       15|  75.000 ns|  75.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_16_1_VITIS_LOOP_22_2  |   327724|   327724|        50|          5|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      237|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   105|     5859|     7897|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      367|    -|
|Register             |        -|     -|     1637|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   105|     7496|     8661|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U31  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|   457|   698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U32       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|   312|   109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U33       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|   312|   109|    0|
    |grp_sin_or_cos_double_s_fu_142          |sin_or_cos_double_s                 |        0|  86|  4778|  6981|    0|
    |sitodp_32ns_64_4_no_dsp_1_U34           |sitodp_32ns_64_4_no_dsp_1           |        0|   0|     0|     0|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        0| 105|  5859|  7897|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln16_1_fu_236_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln16_fu_218_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln22_fu_284_p2       |         +|   0|  0|  16|           9|           1|
    |icmp_ln16_fu_212_p2      |      icmp|   0|  0|  13|          17|          18|
    |icmp_ln22_fu_230_p2      |      icmp|   0|  0|  11|           9|          10|
    |ifzero_fu_289_p2         |      icmp|   0|  0|  11|           9|          10|
    |select_ln16_1_fu_316_p3  |    select|   0|  0|  63|           1|           1|
    |select_ln16_2_fu_327_p3  |    select|   0|  0|  63|           1|           1|
    |select_ln16_3_fu_242_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln16_fu_269_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 237|          75|          55|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |add15_fu_74                            |   9|          2|   64|        128|
    |add2824_fu_70                          |   9|          2|   64|        128|
    |ap_NS_fsm                              |  31|          6|    1|          6|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg       |   9|          2|    1|          2|
    |grp_fu_162_opcode                      |  14|          3|    2|          6|
    |grp_fu_162_p0                          |  26|          5|   64|        320|
    |grp_fu_162_p1                          |  26|          5|   64|        320|
    |grp_fu_166_p0                          |  20|          4|   64|        256|
    |grp_fu_166_p1                          |  20|          4|   64|        256|
    |grp_fu_171_p0                          |  20|          4|   64|        256|
    |grp_fu_171_p1                          |  20|          4|   64|        256|
    |grp_fu_175_p0                          |  14|          3|   32|         96|
    |grp_sin_or_cos_double_s_fu_142_do_cos  |  14|          3|    1|          3|
    |i_fu_82                                |   9|          2|    9|         18|
    |indvar_flatten_fu_86                   |   9|          2|   17|         34|
    |j_fu_78                                |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 367|         77|  596|       2127|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add15_fu_74                                  |  64|   0|   64|          0|
    |add2824_fu_70                                |  64|   0|   64|          0|
    |ap_CS_fsm                                    |   5|   0|    5|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg             |   1|   0|    1|          0|
    |bitcast_ln26_1_reg_483                       |  64|   0|   64|          0|
    |bitcast_ln26_reg_477                         |  64|   0|   64|          0|
    |c_reg_465                                    |  64|   0|   64|          0|
    |conv7_reg_426                                |  64|   0|   64|          0|
    |grp_sin_or_cos_double_s_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_82                                      |   9|   0|    9|          0|
    |icmp_ln16_reg_384                            |   1|   0|    1|          0|
    |icmp_ln22_reg_393                            |   1|   0|    1|          0|
    |ifzero_reg_431                               |   1|   0|    1|          0|
    |indvar_flatten_fu_86                         |  17|   0|   17|          0|
    |j_fu_78                                      |   9|   0|    9|          0|
    |j_load_reg_388                               |   9|   0|    9|          0|
    |mul1_reg_499                                 |  64|   0|   64|          0|
    |mul2_reg_504                                 |  64|   0|   64|          0|
    |mul3_reg_494                                 |  64|   0|   64|          0|
    |mul_reg_489                                  |  64|   0|   64|          0|
    |reg_178                                      |  64|   0|   64|          0|
    |s_reg_471                                    |  64|   0|   64|          0|
    |sample_imag_load_reg_460                     |  64|   0|   64|          0|
    |sample_real_load_reg_455                     |  64|   0|   64|          0|
    |select_ln16_3_reg_400                        |   9|   0|    9|          0|
    |select_ln16_reg_410                          |   9|   0|    9|          0|
    |sub1_reg_514                                 |  64|   0|   64|          0|
    |sub_reg_509                                  |  64|   0|   64|          0|
    |w_mid2_reg_435                               |  64|   0|   64|          0|
    |w_mid2_v_reg_421                             |  64|   0|   64|          0|
    |x_assign_reg_440                             |  64|   0|   64|          0|
    |zext_ln16_reg_529                            |   9|   0|   64|         55|
    |icmp_ln16_reg_384                            |  64|  32|    1|          0|
    |icmp_ln22_reg_393                            |  64|  32|    1|          0|
    |ifzero_reg_431                               |  64|  32|    1|          0|
    |select_ln16_3_reg_400                        |  64|  32|    9|          0|
    |select_ln16_reg_410                          |  64|  32|    9|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1637| 160| 1393|         55|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_22_2|  return value|
|sample_real_address0  |  out|    8|   ap_memory|                                   sample_real|         array|
|sample_real_ce0       |  out|    1|   ap_memory|                                   sample_real|         array|
|sample_real_q0        |   in|   64|   ap_memory|                                   sample_real|         array|
|sample_imag_address0  |  out|    8|   ap_memory|                                   sample_imag|         array|
|sample_imag_ce0       |  out|    1|   ap_memory|                                   sample_imag|         array|
|sample_imag_q0        |   in|   64|   ap_memory|                                   sample_imag|         array|
|temp_real_address0    |  out|    8|   ap_memory|                                     temp_real|         array|
|temp_real_ce0         |  out|    1|   ap_memory|                                     temp_real|         array|
|temp_real_we0         |  out|    1|   ap_memory|                                     temp_real|         array|
|temp_real_d0          |  out|   64|   ap_memory|                                     temp_real|         array|
|temp_imag_address0    |  out|    8|   ap_memory|                                     temp_imag|         array|
|temp_imag_ce0         |  out|    1|   ap_memory|                                     temp_imag|         array|
|temp_imag_we0         |  out|    1|   ap_memory|                                     temp_imag|         array|
|temp_imag_d0          |  out|   64|   ap_memory|                                     temp_imag|         array|
+----------------------+-----+-----+------------+----------------------------------------------+--------------+

