{"Source Block": ["hdl/library/util_axis_fifo/address_gray_pipelined.v@78:94@HdlStmProcess", "  end else begin\n    _s_axis_waddr <= _s_axis_waddr_next;\n  end\nend\n\nalways @(*)\nbegin\n  if (m_axis_ready && m_axis_valid)\n    _m_axis_raddr_next <= _m_axis_raddr + 1;\n  else\n    _m_axis_raddr_next <= _m_axis_raddr;\nend\n\nalways @(posedge m_axis_aclk)\nbegin\n  if (m_axis_aresetn == 1'b0) begin\n    _m_axis_raddr <= 'h00;\n"], "Clone Blocks": [["hdl/library/util_axis_fifo/address_gray_pipelined.v@69:86", "    _s_axis_waddr_next <= _s_axis_waddr + 1;\n  else\n    _s_axis_waddr_next <= _s_axis_waddr;\nend\n\nalways @(posedge s_axis_aclk)\nbegin\n  if (s_axis_aresetn == 1'b0) begin\n    _s_axis_waddr <= 'h00;\n  end else begin\n    _s_axis_waddr <= _s_axis_waddr_next;\n  end\nend\n\nalways @(*)\nbegin\n  if (m_axis_ready && m_axis_valid)\n    _m_axis_raddr_next <= _m_axis_raddr + 1;\n"], ["hdl/library/util_axis_fifo/address_gray.v@94:104", "    _m_axis_raddr_next <= _m_axis_raddr + 1;\n  else\n    _m_axis_raddr_next <= _m_axis_raddr;\nend\n\nassign m_axis_raddr_gray_next = _m_axis_raddr_next ^ _m_axis_raddr_next[ADDRESS_WIDTH:1];\n\nalways @(posedge m_axis_aclk)\nbegin\n  if (m_axis_aresetn == 1'b0) begin\n    _m_axis_raddr <= 'h00;\n"]], "Diff Content": {"Delete": [[86, "    _m_axis_raddr_next <= _m_axis_raddr + 1;\n"]], "Add": [[86, "    _m_axis_raddr_next <= _m_axis_raddr + 1'b1;\n"]]}}