[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919704 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919704 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919704 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12968203 heartbeat IPC: 0.9952 cumulative IPC: 0.9952 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21767524 heartbeat IPC: 1.136 cumulative IPC: 1.061 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29473340 heartbeat IPC: 1.298 cumulative IPC: 1.13 (Simulation time: 00 hr 02 min 54 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35360749 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 42 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35360749 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.131 instructions: 40000002 cycles: 35360749
CPU 0 Branch Prediction Accuracy: 94.63% MPKI: 11.94 Average ROB Occupancy at Mispredict: 41.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.149
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331412 HIT:     329865 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331412 HIT:     329865 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875419 HIT:     831562 MISS:      43857 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711599 HIT:     679008 MISS:      32591 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43645 HIT:      35478 MISS:       8167 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116958 HIT:     116878 MISS:         80 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3217 HIT:        198 MISS:       3019 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4585044 HIT:    4169040 MISS:     416004 MSHR_MERGE:     109427
cpu0->cpu0_L1I LOAD         ACCESS:    4585044 HIT:    4169040 MISS:     416004 MSHR_MERGE:     109427
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.871 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14232154 HIT:   13617829 MISS:     614325 MSHR_MERGE:     162439
cpu0->cpu0_L1D LOAD         ACCESS:    7896294 HIT:    7401962 MISS:     494332 MSHR_MERGE:      89310
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332395 HIT:    6215626 MISS:     116769 MSHR_MERGE:      73122
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3465 HIT:        241 MISS:       3224 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4018768 HIT:    3918411 MISS:     100357 MSHR_MERGE:      63314
cpu0->cpu0_ITLB LOAD         ACCESS:    4018768 HIT:    3918411 MISS:     100357 MSHR_MERGE:      63314
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.848 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13491854 HIT:   13113438 MISS:     378416 MSHR_MERGE:      84047
cpu0->cpu0_DTLB LOAD         ACCESS:   13491854 HIT:   13113438 MISS:     378416 MSHR_MERGE:      84047
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.742 cycles
cpu0->LLC TOTAL        ACCESS:      58046 HIT:      45934 MISS:      12112 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32591 HIT:      24984 MISS:       7607 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8167 HIT:       5323 MISS:       2844 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14269 HIT:      14236 MISS:         33 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3019 HIT:       1391 MISS:       1628 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        700
  ROW_BUFFER_MISS:      11378
  AVG DBUS CONGESTED CYCLE: 18.92
Channel 0 WQ ROW_BUFFER_HIT:        271
  ROW_BUFFER_MISS:        952
  FULL:          0
Channel 0 REFRESHES ISSUED:       2947
