`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/04/09 16:58:37
// Design Name: 
// Module Name: mainmips
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module mainmips(
    input	wire				  clk,
	input wire					  rst,
	
	input wire[`RegBus]           rom_data_i,
    output wire[`RegBus]          rom_addr_o,
    output wire                   rom_ce_o,
    input wire[`RegBus]           ram_data_i,
    output wire[`RegBus]           ram_addr_o,
    output wire[`RegBus]           ram_data_o,
    output wire                    ram_we_o,
    output wire                    ram_ce_o
    
    );
    
   
	//IFæ¨¡å—çš„è¾“å‡ºï¼Œè¿æ¥åˆ°IF/IDæ¨¡å—
	
    // IF/IDæ¨¡å—çš„è¾“å‡ºï¼Œè¿æ¥åˆ°IDæ¨¡å—çš„è¾“å…?
	wire[`InstAddrBus] pc;
	wire[`InstAddrBus] id_pc_i;
	wire[`InstBus] id_inst_i;

	
	// IDæ¨¡å—è¾“å‡ºï¼Œè¿æ¥åˆ°ID/EXæ¨¡å—çš„è¾“å…?
	wire[`AluOpBus] id_aluop_o;
	wire[`RegBus] id_reg1_o;
	wire[`RegBus] id_reg2_o;
	wire id_wreg_o;
	wire[`RegAddrBus] id_wd_o;
	wire               id_mem_ce_o;
	wire               id_mem_we_o;
	
	//IDæ¨¡å—è¾“å‡ºï¼Œè¿æ¥åˆ°IFæ¨¡å—çš„è¾“å…?
	wire       branch_flag_o;
	wire[`InstAddrBus] branch_op_o;

	
	// ID/EXæ¨¡å—è¾“å‡ºï¼Œè¿æ¥åˆ°EXæ¨¡å—çš„è¾“å…?
	wire[`AluOpBus] ex_aluop_i;
	wire[`RegBus] ex_reg1_i;
	wire[`RegBus] ex_reg2_i;
	wire ex_wreg_i;
	wire[`RegAddrBus] ex_wd_i;
	wire           ex_mem_ce_i;
	wire           ex_mem_we_i;
	
	// EXæ¨¡å—çš„è¾“å‡ºï¼Œè¿æ¥åˆ°EX/MEMæ¨¡å—çš„è¾“å…?
	wire ex_wreg_o;
	wire[`RegAddrBus] ex_wd_o;
	wire[`RegBus] ex_wdata_o;
	wire           ex_mem_ce_o;
	wire           ex_mem_we_o;
	wire[`InstAddrBus] ex_mem_addr_o;
	
	// EXæ¨¡å—çš„è¾“å‡ºï¼Œè¿æ¥åˆ°IDæ¨¡å—çš„è¾“å…¥ï¼›
	
	wire ex_id_wreg;
	wire[`RegAddrBus] ex_id_wd;
	wire[`RegBus] ex_id_wdata;

	// EX/MEMæ¨¡å—çš„è¾“å‡ºï¼Œè¿æ¥åˆ°MEMæ¨¡å—çš„è¾“å…?
	wire mem_wreg_i;
	wire[`RegAddrBus] mem_wd_i;
	wire[`RegBus] mem_wdata_i;
	wire           mem_ce_i;
	wire           mem_we_i;
	wire[`InstAddrBus]   mem_addr_i;

	// MEMæ¨¡å—çš„è¾“å‡ºï¼Œè¿æ¥åˆ°MEM/WBæ¨¡å—çš„è¾“å…?
	wire mem_wreg_o;
	wire[`RegAddrBus] mem_wd_o;
	wire[`RegBus] mem_wdata_o;
	
	// MEMæ¨¡å—çš„è¾“å‡ºï¼Œè¿æ¥åˆ°IDæ¨¡å—çš„è¾“å…¥ï¼›
	wire[`RegBus] mem_id_wdata;
	wire[`RegAddrBus] mem_id_wd;
	wire mem_id_wreg;
	
	// MEM/WBæ¨¡å—çš„è¾“å‡ºï¼Œè¿æ¥åˆ°WBæ¨¡å—çš„è¾“å…?
	wire wb_wreg_i;
	wire[`RegAddrBus] wb_wd_i;
	wire[`RegBus] wb_wdata_i;
	
	// WBæ¨¡å—çš„è¾“å‡ºï¼Œè¿æ¥åˆ°IDé˜¶æ®µRegFileæ¨¡å—çš„è¾“å…?
    wire reg1_read;
    wire reg2_read;
    wire[`RegBus] reg1_data;
    wire[`RegBus] reg2_data;
    wire[`RegAddrBus] reg1_addr;
    wire[`RegAddrBus] reg2_addr;
	assign rom_addr_o = pc;
	
    //æµæ°´çº¿æš‚åœæ§åˆ?
    wire stallreq_id;
    wire stallreq_ex;
    wire[5:0] stall;
    
    //æµæ°´çº¿æš‚åœæ§åˆ¶å®ä¾‹åŒ–
    ctrl ctrl0(
        .rst(rst),
        .stallreq_from_id(stallreq_id),
        .stallreq_from_ex(stallreq_ex),
        .stall(stall)
    );
    
    
  // PC_REG çš„å®ä¾‹åŒ–
	pc_reg pc_reg0(
		.clk(clk),
		.rst(rst),
		.stall(stall),
		.pc(pc),
		.branch_flag(branch_flag_o),
		.pc_branch(branch_op_o),
		.ce(rom_ce_o)

	);
	
  assign rom_addr_o = pc;

  // IF/IDæ¨¡å—çš„å®ä¾‹åŒ–
	if_id if_id0(
		.clk(clk),
		.rst(rst),
		.if_pc(pc),
		.if_inst(rom_data_i),
		.id_pc(id_pc_i),
		.id_inst(id_inst_i),
        .stall(stall)
 	
	);
	
	// IDæ¨¡å—å®ä¾‹åŒ?
	id id0(
		.clk(clk),
		.rst(rst),
		.pc_i(id_pc_i),
		.inst_i(id_inst_i),

		.reg1_data_i(reg1_data),
		.reg2_data_i(reg2_data),
		//é€åˆ°IFæ®µçš„è¾“å‡º
		.branch_flag(branch_flag_o),
		.branch_addr(branch_op_o),
		.mem_wdata_i(mem_wdata_o),
		.mem_wd_i(mem_wd_o),
		.mem_wreg_i(mem_wreg_o),
		.ex_wdata_i(ex_wdata_o),
		.ex_wd_i(ex_wd_o),
		.ex_wreg_i(ex_wreg_o),
		
		// æ¥è‡ªREGFILEçš„æ•°æ®è¾“å…?
		.reg1_read_o(reg1_read),
		.reg2_read_o(reg2_read), 	  

		.reg1_addr_o(reg1_addr),
		.reg2_addr_o(reg2_addr), 
	  
		// é€åˆ°ID/EXæ¨¡å—çš„æ•°æ?
		.aluop_o(id_aluop_o),
		.reg1_o(id_reg1_o),
		.reg2_o(id_reg2_o),
		.wd_o(id_wd_o),
		.wreg_o(id_wreg_o),
		.mem_ce_o(id_mem_ce_o),
		.mem_we_o(id_mem_we_o),
		.stallreq(stallreq_id)
	);

  //? RegFileæ¨¡å—çš„å®ä¾‹åŒ–
	regfile regfile1(
		.clk (clk),
		.rst (rst),
		.we	(wb_wreg_i),
		.waddr (wb_wd_i),
		.wdata (wb_wdata_i),
		.re1 (reg1_read),
		.raddr1 (reg1_addr),
		.rdata1 (reg1_data),
		.re2 (reg2_read),
		.raddr2 (reg2_addr),
		.rdata2 (reg2_data)
	);

	// ID/EXæ¨¡å—çš„å®ä¾‹åŒ–
	id_ex id_ex0(
		.clk(clk),
		.rst(rst),
		
		// æ¥è‡ªIDé˜¶æ®µçš„æ•°æ?
		.id_aluop(id_aluop_o),
//		.id_alusel(id_alusel_o),
		.id_reg1(id_reg1_o),
		.id_reg2(id_reg2_o),
		.id_wd(id_wd_o),
		.id_wreg(id_wreg_o),
		.id_mem_ce(id_mem_ce_o),
		.id_mem_we(id_mem_we_o),
	
		// è¦é?åˆ°EXé˜¶æ®µçš„æ•°æ?
		.ex_aluop(ex_aluop_i),
//		.ex_alusel(ex_alusel_i),
		.ex_reg1(ex_reg1_i),
		.ex_reg2(ex_reg2_i),
		.ex_wd(ex_wd_i),
		.ex_wreg(ex_wreg_i),
		.ex_mem_ce(ex_mem_ce_i),
		.ex_mem_we(ex_mem_we_i),
		.stall(stall)
	);		
	
	// EXæ¨¡å—çš„å®ä¾‹åŒ–
	ex ex0(
		.rst(rst),
	
		// æ¥è‡ªID/EXçš„æ•°æ?
		.aluop_i(ex_aluop_i),
//		.alusel_i(ex_alusel_i),
		.reg1_i(ex_reg1_i),
		.reg2_i(ex_reg2_i),
		.wd_i(ex_wd_i),
		.wreg_i(ex_wreg_i),
		.mem_ce_i(ex_mem_ce_i),
		.mem_we_i(ex_mem_we_i),
	  // EXé˜¶æ®µçš„ç»“æœï¼Œè¾“å‡ºåˆ°EX/MEMçš„æ•°æ?
		.wd_o(ex_wd_o  ),
		.wreg_o(ex_wreg_o ),
		.wdata_o(ex_wdata_o ),
		.stallreq(stallreq_ex),
		.mem_ce_o(ex_mem_ce_o),
		.mem_we_o(ex_mem_we_o),
		.mem_addr_o(ex_mem_addr_o)
	);

  // EX/MEMçš„å®ä¾‹åŒ–
  ex_mem ex_mem0(
		.clk(clk),
		.rst(rst),
	  
		// æ¥è‡ªEXæ¨¡å—çš„æ•°æ?	
		.ex_wd(ex_wd_o),
		.ex_wreg(ex_wreg_o),
		.ex_wdata(ex_wdata_o),
	    .ex_mem_ce(ex_mem_ce_o),
	    .ex_mem_we(ex_mem_we_o),
	    .ex_mem_addr(ex_mem_addr_o),

		// å°†è¦é€åˆ°MEMé˜¶æ®µçš„æ•°æ?
		.mem_wd(mem_wd_i),
		.mem_wreg(mem_wreg_i),
		.mem_wdata(mem_wdata_i),
        .mem_ce(mem_ce_i),
        .mem_we(mem_we_i),
        .mem_addr(mem_addr_i),
        .stall(stall)
						       	
	);
	
  // MEMæ¨¡å—çš„å®ä¾‹åŒ–
	mem mem0(
		.rst(rst),
	
		// æ¥è‡ªEX/MEMæ¨¡å—çš„æ•°æ?
		.wd_i(mem_wd_i),
		.wreg_i(mem_wreg_i),
		.wdata_i(mem_wdata_i),
		.mem_ce(mem_ce_i),
		.mem_we(mem_we_i),
		.mem_addr_i(mem_addr_i),
		
	    //æ¥å—æ•°æ®å­˜å‚¨å™¨çš„æ•°æ®
	    .mem_read_data(ram_data_i),
		
		//é€åˆ°IDæ¨¡å—çš„æ•°æ?
	  
	    //é€åˆ°æ•°æ®å­˜å‚¨å™?
        .mem_ce_o(ram_ce_o),
        .mem_we_o(ram_we_o),
        .mem_addr_o(ram_addr_o),	  
	    .mem_data_o(ram_data_o),
	  
		// è¦é?åˆ°MEM/WBæ¨¡å—çš„æ•°æ?
		.wd_o(mem_wd_o ),
		.wreg_o(mem_wreg_o ),
		.wdata_o(mem_wdata_o)
	);

  // MEM/WB æ¨¡å—çš„å®ä¾‹åŒ–
	mem_wb mem_wb0(
		.clk(clk),
		.rst(rst),

		// æ¥è‡ªMEMçš„æ•°æ?
		.mem_wd(mem_wd_o),
		.mem_wreg(mem_wreg_o),
		.mem_wdata(mem_wdata_o),
	
		// å°†è¦é€åˆ°RegFileçš„æ•°æ?
		.wb_wd(wb_wd_i),
		.wb_wreg(wb_wreg_i),
		.wb_wdata(wb_wdata_i),
        .stall(stall)
							       	
	);
endmodule
