{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@129:139@HdlIdDef", "wire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger = 5'b00000;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@132:142", "wire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger = 5'b00000;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@133:143", "\nwire [4:0] up_irq_trigger = 5'b00000;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@127:137", "wire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger = 5'b00000;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@126:136", "wire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger = 5'b00000;\n\nwire up_cfg_is_writeable;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@134:144", "wire [4:0] up_irq_trigger = 5'b00000;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@131:141", "wire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger = 5'b00000;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\n"]], "Diff Content": {"Delete": [[134, "wire [4:0] up_irq_trigger = 5'b00000;\n"]], "Add": [[134, "wire [4:0] up_irq_trigger;\n"]]}}