// Seed: 2354261586
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5[-1 : 1],
    input wand id_6
);
  tri id_8, id_9, id_10, id_11, id_12[1 : (  1  )];
  assign id_9 = -1'b0;
endmodule
module module_1 #(
    parameter id_1  = 32'd99,
    parameter id_13 = 32'd81,
    parameter id_29 = 32'd99,
    parameter id_41 = 32'd96,
    parameter id_43 = 32'd59
) (
    input wor id_0,
    input supply0 _id_1,
    input wor id_2,
    output wor id_3,
    output wire id_4,
    input tri0 id_5,
    output wand id_6,
    input wor id_7,
    output tri0 id_8[-1 : id_29],
    input tri0 id_9
    , _id_41 = -1,
    input tri0 id_10,
    output logic id_11
    , id_42,
    output wor id_12,
    input supply0 _id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output supply0 id_17,
    output tri id_18,
    input tri1 id_19,
    output tri1 id_20,
    input supply1 id_21,
    input uwire id_22,
    input tri1 id_23,
    input supply1 id_24,
    input tri1 id_25,
    input wor id_26,
    output tri id_27,
    output tri1 id_28,
    output supply0 _id_29,
    input wand id_30,
    input uwire id_31,
    output supply0 id_32,
    input wire id_33,
    input tri0 id_34,
    input wand id_35,
    output uwire id_36,
    output wire id_37,
    output tri id_38,
    input wor id_39
);
  wire _id_43;
  assign id_28 = -1;
  assign id_38 = id_39;
  wire id_44, id_45;
  always id_11 = id_2;
  module_0 modCall_1 (
      id_37,
      id_16,
      id_38,
      id_21,
      id_21,
      id_20,
      id_10
  );
  assign modCall_1.id_11 = 0;
  wire [id_13  &&  id_41  |  id_1 : id_43] id_46;
endmodule
