Classic Timing Analyzer report for zjw_IR
Sun Dec 08 10:29:09 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                      ;
+------------------------------+-------+---------------+-------------+-----------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.511 ns    ; LDIR      ; Q[0] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.394 ns    ; Q[5]      ; S[1] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.056 ns   ; BUScin[4] ; Q[4] ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+-----------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To   ; To Clock ;
+-------+--------------+------------+-----------+------+----------+
; N/A   ; None         ; 6.511 ns   ; LDIR      ; Q[4] ; clk      ;
; N/A   ; None         ; 6.511 ns   ; LDIR      ; Q[5] ; clk      ;
; N/A   ; None         ; 6.511 ns   ; LDIR      ; Q[6] ; clk      ;
; N/A   ; None         ; 6.511 ns   ; LDIR      ; Q[7] ; clk      ;
; N/A   ; None         ; 6.511 ns   ; LDIR      ; Q[3] ; clk      ;
; N/A   ; None         ; 6.511 ns   ; LDIR      ; Q[2] ; clk      ;
; N/A   ; None         ; 6.511 ns   ; LDIR      ; Q[1] ; clk      ;
; N/A   ; None         ; 6.511 ns   ; LDIR      ; Q[0] ; clk      ;
; N/A   ; None         ; 5.750 ns   ; BUScin[6] ; Q[6] ; clk      ;
; N/A   ; None         ; 5.718 ns   ; BUScin[1] ; Q[1] ; clk      ;
; N/A   ; None         ; 5.316 ns   ; BUScin[0] ; Q[0] ; clk      ;
; N/A   ; None         ; 5.285 ns   ; BUScin[3] ; Q[3] ; clk      ;
; N/A   ; None         ; 4.972 ns   ; BUScin[7] ; Q[7] ; clk      ;
; N/A   ; None         ; 4.780 ns   ; BUScin[2] ; Q[2] ; clk      ;
; N/A   ; None         ; 4.158 ns   ; BUScin[5] ; Q[5] ; clk      ;
; N/A   ; None         ; 4.108 ns   ; BUScin[4] ; Q[4] ; clk      ;
+-------+--------------+------------+-----------+------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+------+-------+------------+
; Slack ; Required tco ; Actual tco ; From ; To    ; From Clock ;
+-------+--------------+------------+------+-------+------------+
; N/A   ; None         ; 8.394 ns   ; Q[5] ; S[1]  ; clk        ;
; N/A   ; None         ; 7.719 ns   ; Q[1] ; RAA1  ; clk        ;
; N/A   ; None         ; 7.718 ns   ; Q[4] ; S[0]  ; clk        ;
; N/A   ; None         ; 7.696 ns   ; Q[3] ; RWBA1 ; clk        ;
; N/A   ; None         ; 7.574 ns   ; Q[7] ; S[3]  ; clk        ;
; N/A   ; None         ; 7.214 ns   ; Q[6] ; S[2]  ; clk        ;
; N/A   ; None         ; 6.845 ns   ; Q[0] ; RAA0  ; clk        ;
; N/A   ; None         ; 6.828 ns   ; Q[2] ; RWBA0 ; clk        ;
+-------+--------------+------------+------+-------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+-----------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To   ; To Clock ;
+---------------+-------------+-----------+-----------+------+----------+
; N/A           ; None        ; -4.056 ns ; BUScin[4] ; Q[4] ; clk      ;
; N/A           ; None        ; -4.106 ns ; BUScin[5] ; Q[5] ; clk      ;
; N/A           ; None        ; -4.728 ns ; BUScin[2] ; Q[2] ; clk      ;
; N/A           ; None        ; -4.920 ns ; BUScin[7] ; Q[7] ; clk      ;
; N/A           ; None        ; -5.233 ns ; BUScin[3] ; Q[3] ; clk      ;
; N/A           ; None        ; -5.264 ns ; BUScin[0] ; Q[0] ; clk      ;
; N/A           ; None        ; -5.666 ns ; BUScin[1] ; Q[1] ; clk      ;
; N/A           ; None        ; -5.698 ns ; BUScin[6] ; Q[6] ; clk      ;
; N/A           ; None        ; -6.459 ns ; LDIR      ; Q[4] ; clk      ;
; N/A           ; None        ; -6.459 ns ; LDIR      ; Q[5] ; clk      ;
; N/A           ; None        ; -6.459 ns ; LDIR      ; Q[6] ; clk      ;
; N/A           ; None        ; -6.459 ns ; LDIR      ; Q[7] ; clk      ;
; N/A           ; None        ; -6.459 ns ; LDIR      ; Q[3] ; clk      ;
; N/A           ; None        ; -6.459 ns ; LDIR      ; Q[2] ; clk      ;
; N/A           ; None        ; -6.459 ns ; LDIR      ; Q[1] ; clk      ;
; N/A           ; None        ; -6.459 ns ; LDIR      ; Q[0] ; clk      ;
+---------------+-------------+-----------+-----------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 08 10:29:09 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_IR -c zjw_IR --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "Q[4]" (data pin = "LDIR", clock pin = "clk") is 6.511 ns
    Info: + Longest pin to register delay is 9.204 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_76; Fanout = 8; PIN Node = 'LDIR'
        Info: 2: + IC(6.868 ns) + CELL(0.867 ns) = 9.204 ns; Loc. = LC_X7_Y3_N2; Fanout = 1; REG Node = 'Q[4]'
        Info: Total cell delay = 2.336 ns ( 25.38 % )
        Info: Total interconnect delay = 6.868 ns ( 74.62 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X7_Y3_N2; Fanout = 1; REG Node = 'Q[4]'
        Info: Total cell delay = 2.180 ns ( 79.85 % )
        Info: Total interconnect delay = 0.550 ns ( 20.15 % )
Info: tco from clock "clk" to destination pin "S[1]" through register "Q[5]" is 8.394 ns
    Info: + Longest clock path from clock "clk" to source register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X7_Y3_N4; Fanout = 1; REG Node = 'Q[5]'
        Info: Total cell delay = 2.180 ns ( 79.85 % )
        Info: Total interconnect delay = 0.550 ns ( 20.15 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y3_N4; Fanout = 1; REG Node = 'Q[5]'
        Info: 2: + IC(3.316 ns) + CELL(2.124 ns) = 5.440 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'S[1]'
        Info: Total cell delay = 2.124 ns ( 39.04 % )
        Info: Total interconnect delay = 3.316 ns ( 60.96 % )
Info: th for register "Q[4]" (data pin = "BUScin[4]", clock pin = "clk") is -4.056 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.730 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X7_Y3_N2; Fanout = 1; REG Node = 'Q[4]'
        Info: Total cell delay = 2.180 ns ( 79.85 % )
        Info: Total interconnect delay = 0.550 ns ( 20.15 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.801 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_47; Fanout = 1; PIN Node = 'BUScin[4]'
        Info: 2: + IC(5.017 ns) + CELL(0.309 ns) = 6.801 ns; Loc. = LC_X7_Y3_N2; Fanout = 1; REG Node = 'Q[4]'
        Info: Total cell delay = 1.784 ns ( 26.23 % )
        Info: Total interconnect delay = 5.017 ns ( 73.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Sun Dec 08 10:29:09 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


