/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [14:0] _01_;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [19:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [26:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  reg [7:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[184] ^ in_data[165];
  assign celloutsig_1_10z = in_data[107] ^ in_data[163];
  assign celloutsig_1_2z = ~(in_data[143] ^ celloutsig_1_0z);
  assign celloutsig_1_15z = ~(celloutsig_1_12z[1] ^ celloutsig_1_4z[5]);
  assign celloutsig_0_8z = out_data[44:39] + { in_data[54:50], celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_17z[8:3] + { celloutsig_1_1z[21:20], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= in_data[53:51];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 15'h0000;
    else _01_ <= in_data[128:114];
  assign celloutsig_1_12z = { celloutsig_1_9z[7:6], celloutsig_1_3z, celloutsig_1_10z } & celloutsig_1_6z[3:0];
  assign celloutsig_1_19z = celloutsig_1_4z[10:4] & { celloutsig_1_8z[13], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_11z = celloutsig_1_8z[10:8] / { 1'h1, celloutsig_1_8z[14:13] };
  assign celloutsig_0_2z = in_data[62:57] > { _00_, _00_ };
  assign celloutsig_0_3z = { celloutsig_0_1z[8:3], celloutsig_0_1z[5:4], _00_, celloutsig_0_2z } <= { in_data[87:77], celloutsig_0_2z };
  assign celloutsig_1_3z = ! in_data[184:156];
  assign celloutsig_1_14z = ! celloutsig_1_9z[5:0];
  assign celloutsig_0_6z = { celloutsig_0_1z[8:3], celloutsig_0_1z[5:3], celloutsig_0_3z } !== { in_data[11:7], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[133:107] | in_data[183:157];
  assign celloutsig_1_4z = { celloutsig_1_1z[14:2], celloutsig_1_3z } | celloutsig_1_1z[15:2];
  assign celloutsig_1_17z = { celloutsig_1_1z[7:6], celloutsig_1_12z, celloutsig_1_4z } | { celloutsig_1_8z[6:2], _01_ };
  assign celloutsig_0_4z = | { in_data[93], _00_ };
  assign celloutsig_1_8z = in_data[143:128] << { in_data[121], _01_ };
  assign celloutsig_1_9z = celloutsig_1_4z[13:2] << _01_[13:2];
  assign celloutsig_0_5z = { celloutsig_0_1z[7:6], celloutsig_0_4z } <<< in_data[46:44];
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 8'h00;
    else if (clkin_data[96]) celloutsig_1_6z = in_data[167:160];
  assign { celloutsig_0_1z[5:3], celloutsig_0_1z[11:6] } = { _00_, in_data[21:16] } & { _00_, _00_, _00_ };
  assign { out_data[35], out_data[38:36], out_data[44:39], out_data[32], out_data[60:45] } = { celloutsig_0_1z[5], celloutsig_0_1z[5:3], celloutsig_0_1z[11:6], celloutsig_0_2z, in_data[74:59] } | { celloutsig_0_1z[3], celloutsig_0_1z[6:4], celloutsig_0_2z, celloutsig_0_1z[11:7], celloutsig_0_1z[3], in_data[15:2], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_1z[2:0] = celloutsig_0_1z[5:3];
  assign { out_data[133:128], out_data[102:96], out_data[34:33], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[37:36], celloutsig_0_8z };
endmodule
