Clock-divided data register module