$date
	Fri May 12 09:59:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dfftb $end
$var wire 1 ! qtb $end
$var reg 1 " clk $end
$var reg 1 # dtb $end
$scope module dff $end
$var wire 1 " CLK $end
$var wire 1 # D $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#1
1!
1"
1#
#2
0"
0#
#3
0!
1"
#4
0"
1#
#5
1"
0#
#6
0"
#7
1!
1"
1#
#8
0"
0#
#9
0!
1"
#10
0"
1#
#11
1"
0#
#12
0"
#13
1!
1"
1#
#14
0"
0#
#15
0!
1"
