Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.007830268,S0-C0,Frontend_Bound,29.77,% Slots,,,0.00,6.71,
1.007830268,S0-C0,Bad_Speculation,16.93,% Slots,,,0.00,6.31,
1.007830268,S0-C0,Backend_Bound,30.14,% Slots,,,0.00,6.31,
1.007830268,S0-C0,Frontend_Bound.Frontend_Latency,21.24,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.49,
1.007830268,S0-C0,Bad_Speculation.Branch_Mispredicts,16.72,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.15,
1.007830268,S0-C0,Backend_Bound.Memory_Bound,21.89,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.48,<==
1.007830268,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.55,
1.007830268,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.22,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,10.6,
1.007830268,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.007830268,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
1.007830268,S0-C0-T0,MUX,5.01,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.007830268,S0-C1,Frontend_Bound,41.04,% Slots,,,0.00,6.7,
1.007830268,S0-C1,Bad_Speculation,16.70,% Slots,,,0.00,6.31,
1.007830268,S0-C1,Backend_Bound,20.61,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.31,
1.007830268,S0-C1,Frontend_Bound.Frontend_Latency,45.31,% Slots,,rs_events.empty_end,0.00,5.49,
1.007830268,S0-C1,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007830268,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.55,
1.007830268,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
1.007830268,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
1.007830268,S0-C2,Frontend_Bound,29.32,% Slots,,,0.00,6.71,
1.007830268,S0-C2,Bad_Speculation,17.15,% Slots,,,0.00,6.31,
1.007830268,S0-C2,Backend_Bound,30.11,% Slots,,,0.00,6.31,
1.007830268,S0-C2,Frontend_Bound.Frontend_Latency,25.68,% Slots,,rs_events.empty_end,0.00,5.49,
1.007830268,S0-C2,Bad_Speculation.Branch_Mispredicts,16.95,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.007830268,S0-C2,Backend_Bound.Memory_Bound,10.11,% Slots,,,0.00,5.48,
1.007830268,S0-C2,Backend_Bound.Core_Bound,20.00,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.48,
1.007830268,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
1.007830268,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
1.007830268,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.36,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,<==
1.007830268,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
1.007830268,S0-C3,Frontend_Bound,35.92,% Slots,,,0.00,6.7,
1.007830268,S0-C3,Bad_Speculation,14.83,% Slots,,,0.00,6.31,
1.007830268,S0-C3,Backend_Bound,20.73,% Slots,,,0.00,6.31,
1.007830268,S0-C3,Frontend_Bound.Frontend_Latency,31.56,% Slots,,rs_events.empty_end,0.00,5.49,
1.007830268,S0-C3,Bad_Speculation.Branch_Mispredicts,14.59,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007830268,S0-C3,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.48,
1.007830268,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.69,% Clocks,,,0.00,5.55,
1.007830268,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,<==
1.007830268,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
1.007830268,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.007830268,S0-C4,Frontend_Bound,34.97,% Slots,,,0.00,6.7,
1.007830268,S0-C4,Bad_Speculation,16.76,% Slots,,,0.00,6.3,
1.007830268,S0-C4,Backend_Bound,20.74,% Slots,,,0.00,6.3,
1.007830268,S0-C4,Frontend_Bound.Frontend_Latency,32.67,% Slots,,rs_events.empty_end,0.00,5.49,
1.007830268,S0-C4,Bad_Speculation.Branch_Mispredicts,16.56,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007830268,S0-C4,Backend_Bound.Memory_Bound,14.08,% Slots,,,0.00,5.48,
1.007830268,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,0.00,5.54,
1.007830268,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
1.007830268,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.007830268,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
1.007830268,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.007830268,S0-C5,Frontend_Bound,26.11,% Slots,,,0.00,6.7,
1.007830268,S0-C5,Bad_Speculation,16.60,% Slots,,,0.00,6.3,
1.007830268,S0-C5,Backend_Bound,31.71,% Slots,,,0.00,6.3,
1.007830268,S0-C5,Frontend_Bound.Frontend_Latency,24.05,% Slots,,rs_events.empty_end,0.00,5.48,
1.007830268,S0-C5,Bad_Speculation.Branch_Mispredicts,16.45,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007830268,S0-C5,Backend_Bound.Memory_Bound,71.11,% Slots,,,0.00,5.47,
1.007830268,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
1.007830268,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
1.007830268,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
1.007830268,S0-C6,Frontend_Bound,42.48,% Slots,,,0.00,6.69,
1.007830268,S0-C6,Bad_Speculation,19.07,% Slots,,,0.00,6.29,
1.007830268,S0-C6,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.49,
1.007830268,S0-C6,Frontend_Bound.Frontend_Bandwidth,28.57,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.16,
1.007830268,S0-C6,Bad_Speculation.Branch_Mispredicts,18.87,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007830268,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
1.007830268,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.08,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.22,<==
1.007830268,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.007830268,S0-C7,Frontend_Bound,23.88,% Slots,,,0.00,6.69,
1.007830268,S0-C7,Bad_Speculation,21.85,% Slots,,,0.00,6.29,
1.007830268,S0-C7,Backend_Bound,26.40,% Slots,,,0.00,6.29,
1.007830268,S0-C7,Frontend_Bound.Frontend_Latency,24.52,% Slots,,rs_events.empty_end,0.00,5.49,
1.007830268,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.95,% Slots,,,0.00,6.16,
1.007830268,S0-C7,Bad_Speculation.Branch_Mispredicts,21.48,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007830268,S0-C7,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.48,
1.007830268,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
1.007830268,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.11,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.25,
1.007830268,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,<==
1.007830268,S0-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C0,Frontend_Bound,25.24,% Slots,,,0.00,6.68,
1.007830268,S1-C0,Bad_Speculation,23.26,% Slots,,,0.00,6.27,
1.007830268,S1-C0,Backend_Bound,14.13,% Slots,,,0.00,6.27,
1.007830268,S1-C0,Retiring,47.90,% Slots,,uops_retired.retire_slots:pp,0.00,6.13,
1.007830268,S1-C0,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.5,
1.007830268,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.50,% Slots,,,0.00,6.17,
1.007830268,S1-C0,Bad_Speculation.Branch_Mispredicts,20.95,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007830268,S1-C0,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.49,
1.007830268,S1-C0,Retiring.Microcode_Sequencer,4.88,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.13,<==
1.007830268,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.54,
1.007830268,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.32,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.27,
1.007830268,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.007830268,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.53,
1.007830268,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.83,% Core_Clocks,,,0.00,5.22,
1.007830268,S1-C0-T0,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C1,Frontend_Bound,41.98,% Slots,,,0.00,6.67,
1.007830268,S1-C1,Bad_Speculation,15.85,% Slots,,,0.00,6.27,
1.007830268,S1-C1,Retiring,12.81,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.007830268,S1-C1,Frontend_Bound.Frontend_Latency,56.16,% Slots,,rs_events.empty_end,0.00,5.5,<==
1.007830268,S1-C1,Frontend_Bound.Frontend_Bandwidth,35.76,% Slots,,,0.00,6.17,
1.007830268,S1-C1,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007830268,S1-C1,Retiring.Microcode_Sequencer,11.25,% Slots,,idq.ms_uops,0.00,6.14,
1.007830268,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.55,
1.007830268,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.007830268,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.44,% Clocks,,idq.ms_switches,0.00,5.54,
1.007830268,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.81,% Core_Clocks,,,0.00,5.22,
1.007830268,S1-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C2,Frontend_Bound,24.36,% Slots,,,0.00,6.67,
1.007830268,S1-C2,Bad_Speculation,16.43,% Slots,,,0.00,6.26,
1.007830268,S1-C2,Backend_Bound,18.48,% Slots,,,0.00,6.26,
1.007830268,S1-C2,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.5,
1.007830268,S1-C2,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007830268,S1-C2,Backend_Bound.Core_Bound,36.00,% Slots,,,0.00,5.49,
1.007830268,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,<==
1.007830268,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C3,Backend_Bound,70.23,% Slots,,,0.00,6.27,
1.007830268,S1-C3,Retiring,21.64,% Slots,,uops_retired.retire_slots:pp,0.00,6.13,
1.007830268,S1-C3,Backend_Bound.Memory_Bound,17.67,% Slots,,,0.00,5.51,
1.007830268,S1-C3,Backend_Bound.Core_Bound,52.56,% Slots,,,0.00,5.51,
1.007830268,S1-C3,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,6.13,
1.007830268,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.54,
1.007830268,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007830268,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.12,% Clocks,,,0.00,5.09,<==
1.007830268,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C4,Frontend_Bound,42.68,% Slots,,,0.00,6.66,
1.007830268,S1-C4,Backend_Bound,28.58,% Slots,,,0.00,6.26,
1.007830268,S1-C4,Retiring,15.20,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.007830268,S1-C4,Frontend_Bound.Frontend_Latency,23.93,% Slots,,rs_events.empty_end,0.00,5.49,
1.007830268,S1-C4,Frontend_Bound.Frontend_Bandwidth,33.50,% Slots,,,0.00,6.53,
1.007830268,S1-C4,Backend_Bound.Memory_Bound,18.29,% Slots,,,0.00,5.49,
1.007830268,S1-C4,Backend_Bound.Core_Bound,10.29,% Slots,,,0.00,5.49,
1.007830268,S1-C4,Retiring.Microcode_Sequencer,13.05,% Slots,,idq.ms_uops,0.00,6.14,
1.007830268,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.55,
1.007830268,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.007830268,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.27,% Clocks,,idq.ms_switches,0.00,5.54,
1.007830268,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.04,% Core_Clocks,,,0.00,5.22,<==
1.007830268,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.007830268,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.88,% Clocks,,,0.00,5.09,
1.007830268,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C5,Frontend_Bound,35.35,% Slots,,,0.00,6.66,
1.007830268,S1-C5,Bad_Speculation,10.39,% Slots,,,0.00,6.25,
1.007830268,S1-C5,Backend_Bound,38.35,% Slots,,,0.00,6.25,
1.007830268,S1-C5,Retiring,38.67,% Slots,,uops_retired.retire_slots:pp,0.00,6.13,
1.007830268,S1-C5,Frontend_Bound.Frontend_Latency,32.27,% Slots,,rs_events.empty_end,0.00,5.5,
1.007830268,S1-C5,Frontend_Bound.Frontend_Bandwidth,46.16,% Slots,,,0.00,6.54,
1.007830268,S1-C5,Bad_Speculation.Branch_Mispredicts,9.38,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007830268,S1-C5,Backend_Bound.Core_Bound,95.67,% Slots,,,0.00,5.49,
1.007830268,S1-C5,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,6.13,<==
1.007830268,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.55,
1.007830268,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.007830268,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.34,% Clocks,,idq.ms_switches,0.00,5.54,
1.007830268,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.24,% Core_Clocks,,,0.00,5.22,
1.007830268,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.27,% Clocks,,,0.00,5.09,
1.007830268,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C6,Frontend_Bound,37.55,% Slots,,,0.00,6.66,
1.007830268,S1-C6,Bad_Speculation,16.43,% Slots,,,0.00,6.25,
1.007830268,S1-C6,Backend_Bound,19.00,% Slots,,,0.00,6.25,
1.007830268,S1-C6,Retiring,39.17,% Slots,,uops_retired.retire_slots:pp,0.00,6.13,
1.007830268,S1-C6,Frontend_Bound.Frontend_Latency,35.94,% Slots,,rs_events.empty_end,0.00,5.5,
1.007830268,S1-C6,Frontend_Bound.Frontend_Bandwidth,47.55,% Slots,,,0.00,6.54,
1.007830268,S1-C6,Bad_Speculation.Branch_Mispredicts,15.02,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007830268,S1-C6,Backend_Bound.Core_Bound,27.70,% Slots,,,0.00,5.49,
1.007830268,S1-C6,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,6.13,<==
1.007830268,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.55,
1.007830268,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.007830268,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.34,% Clocks,,idq.ms_switches,0.00,5.54,
1.007830268,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.80,% Core_Clocks,,,0.00,5.22,
1.007830268,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.43,% Clocks,,,0.00,5.09,
1.007830268,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C7,Frontend_Bound,24.43,% Slots,,,0.00,6.66,
1.007830268,S1-C7,Backend_Bound,56.75,% Slots,,,0.00,6.26,
1.007830268,S1-C7,Retiring,25.21,% Slots,,uops_retired.retire_slots:pp,0.00,6.12,
1.007830268,S1-C7,Frontend_Bound.Frontend_Latency,28.85,% Slots,,rs_events.empty_end,0.00,5.5,
1.007830268,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.64,% Slots,,,0.00,6.54,
1.007830268,S1-C7,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,6.12,
1.007830268,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.55,
1.007830268,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.61,
1.007830268,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.71,% Clocks,,idq.ms_switches,0.00,5.54,
1.007830268,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.89,% Core_Clocks,,,0.00,5.21,
1.007830268,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
1.007830268,S1-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.007830268,S0-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S0-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.007830268,S0-C4-T1,MUX,4.98,%,,,0.00,100.0,
1.007830268,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S0-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.007830268,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.007830268,S1-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.007830268,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.007830268,S1-C7-T1,MUX,4.99,%,,,0.00,100.0,
2.076654567,S0-C0,Backend_Bound,74.28,% Slots,,,0.00,5.23,
2.076654567,S0-C0,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S0-C0,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.23,
2.076654567,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.33,% Clocks,,idq.ms_switches,0.00,5.25,
2.076654567,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
2.076654567,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C1,Frontend_Bound,24.07,% Slots,,,0.00,5.23,
2.076654567,S0-C1,Backend_Bound,55.52,% Slots,,,0.00,5.23,
2.076654567,S0-C1,Retiring,15.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S0-C1,Frontend_Bound.Frontend_Latency,26.02,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S0-C1,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,5.23,
2.076654567,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
2.076654567,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.52,% Clocks,,idq.ms_switches,0.00,5.24,
2.076654567,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
2.076654567,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C2,Frontend_Bound,33.69,% Slots,,,0.00,5.23,
2.076654567,S0-C2,Bad_Speculation,16.83,% Slots,,,0.00,5.23,
2.076654567,S0-C2,Backend_Bound,11.80,% Slots,,,0.00,5.23,
2.076654567,S0-C2,Frontend_Bound.Frontend_Latency,23.01,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.65,% Slots,,,0.00,5.23,
2.076654567,S0-C2,Bad_Speculation.Branch_Mispredicts,16.55,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076654567,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.80,% Clocks,,,0.00,5.25,
2.076654567,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,<==
2.076654567,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.97,% Core_Clocks,,,0.00,5.25,
2.076654567,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.29,% Core_Clocks,,,0.00,5.25,
2.076654567,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C3,Frontend_Bound,36.17,% Slots,,,0.00,5.23,<==
2.076654567,S0-C3,Bad_Speculation,12.53,% Slots,,,0.00,5.23,
2.076654567,S0-C3,Backend_Bound,26.63,% Slots,,,0.00,5.23,
2.076654567,S0-C3,Retiring,21.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S0-C3,Frontend_Bound.Frontend_Latency,18.45,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S0-C3,Frontend_Bound.Frontend_Bandwidth,20.14,% Slots,,,0.00,5.23,
2.076654567,S0-C3,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076654567,S0-C3,Backend_Bound.Memory_Bound,12.99,% Slots,,,0.00,5.23,
2.076654567,S0-C3,Backend_Bound.Core_Bound,13.64,% Slots,,,0.00,5.23,
2.076654567,S0-C3,Retiring.Microcode_Sequencer,0.85,% Slots,,idq.ms_uops,0.00,5.23,
2.076654567,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
2.076654567,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.24,
2.076654567,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.36,% Core_Clocks,,,0.00,5.25,
2.076654567,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.97,% Core_Clocks,,,0.00,5.24,
2.076654567,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C4,Frontend_Bound,30.77,% Slots,,,0.00,5.23,
2.076654567,S0-C4,Bad_Speculation,21.46,% Slots,,,0.00,5.23,
2.076654567,S0-C4,Retiring,35.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S0-C4,Frontend_Bound.Frontend_Latency,39.51,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S0-C4,Bad_Speculation.Branch_Mispredicts,21.26,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076654567,S0-C4,Retiring.Microcode_Sequencer,10.29,% Slots,,idq.ms_uops,0.00,5.23,<==
2.076654567,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.24,
2.076654567,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
2.076654567,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.80,% Clocks,,idq.ms_switches,0.00,5.24,
2.076654567,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C5,Frontend_Bound,25.28,% Slots,,,0.00,5.23,
2.076654567,S0-C5,Bad_Speculation,21.73,% Slots,,,0.00,5.23,
2.076654567,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.68,% Slots,,,0.00,5.23,
2.076654567,S0-C5,Bad_Speculation.Branch_Mispredicts,21.49,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076654567,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.97,% Core_Clocks,,,0.00,5.25,<==
2.076654567,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C6,Frontend_Bound,26.81,% Slots,,,0.00,5.23,
2.076654567,S0-C6,Bad_Speculation,13.92,% Slots,,,0.00,5.23,
2.076654567,S0-C6,Backend_Bound,25.18,% Slots,,,0.00,5.23,
2.076654567,S0-C6,Frontend_Bound.Frontend_Latency,21.17,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S0-C6,Bad_Speculation.Branch_Mispredicts,13.79,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076654567,S0-C6,Backend_Bound.Memory_Bound,13.94,% Slots,,,0.00,5.23,
2.076654567,S0-C6,Backend_Bound.Core_Bound,11.24,% Slots,,,0.00,5.23,
2.076654567,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.24,
2.076654567,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,<==
2.076654567,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
2.076654567,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C7,Frontend_Bound,23.36,% Slots,,,0.00,5.24,
2.076654567,S0-C7,Bad_Speculation,22.69,% Slots,,,0.00,5.24,
2.076654567,S0-C7,Backend_Bound,15.47,% Slots,,,0.00,5.24,
2.076654567,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.56,% Slots,,,0.00,5.23,
2.076654567,S0-C7,Bad_Speculation.Branch_Mispredicts,22.50,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076654567,S0-C7,Backend_Bound.Memory_Bound,15.64,% Slots,,,0.00,5.24,
2.076654567,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.91,% Core_Clocks,,,0.00,5.25,
2.076654567,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.54,% Core_Clocks,,,0.00,5.24,<==
2.076654567,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
2.076654567,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
2.076654567,S1-C0,Frontend_Bound,27.23,% Slots,,,0.00,5.23,<==
2.076654567,S1-C0,Bad_Speculation,15.65,% Slots,,,0.00,5.23,
2.076654567,S1-C0,Frontend_Bound.Frontend_Latency,15.01,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.02,% Slots,,,0.00,5.23,
2.076654567,S1-C0,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076654567,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.25,
2.076654567,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.95,% Core_Clocks,,,0.00,5.25,
2.076654567,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C1,Backend_Bound,33.13,% Slots,,,0.00,5.23,
2.076654567,S1-C1,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S1-C1,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.23,
2.076654567,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.98,% Clocks,,idq.ms_switches,0.00,5.24,
2.076654567,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
2.076654567,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,38.55,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.43,<==
2.076654567,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C2,Frontend_Bound,23.91,% Slots,,,0.00,5.23,
2.076654567,S1-C2,Bad_Speculation,10.25,% Slots,,,0.00,5.23,
2.076654567,S1-C2,Backend_Bound,42.07,% Slots,,,0.00,5.23,
2.076654567,S1-C2,Frontend_Bound.Frontend_Latency,23.68,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S1-C2,Bad_Speculation.Branch_Mispredicts,10.01,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076654567,S1-C2,Backend_Bound.Memory_Bound,36.56,% Slots,,,0.00,5.23,
2.076654567,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.25,
2.076654567,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
2.076654567,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,<==
2.076654567,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C3,Frontend_Bound,30.40,% Slots,,,0.00,5.23,
2.076654567,S1-C3,Backend_Bound,38.25,% Slots,,,0.00,5.23,
2.076654567,S1-C3,Retiring,25.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S1-C3,Frontend_Bound.Frontend_Latency,23.52,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S1-C3,Backend_Bound.Memory_Bound,16.56,% Slots,,,0.00,5.23,
2.076654567,S1-C3,Backend_Bound.Core_Bound,21.69,% Slots,,,0.00,5.23,
2.076654567,S1-C3,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.23,
2.076654567,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
2.076654567,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.24,
2.076654567,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
2.076654567,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.04,% Clocks,,,0.00,5.24,<==
2.076654567,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C4,Frontend_Bound,28.78,% Slots,,,0.00,5.23,
2.076654567,S1-C4,Backend_Bound,49.73,% Slots,,,0.00,5.23,<==
2.076654567,S1-C4,Retiring,15.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S1-C4,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S1-C4,Backend_Bound.Memory_Bound,22.83,% Slots,,,0.00,5.23,
2.076654567,S1-C4,Backend_Bound.Core_Bound,26.90,% Slots,,,0.00,5.23,
2.076654567,S1-C4,Retiring.Microcode_Sequencer,6.76,% Slots,,idq.ms_uops,0.00,5.23,
2.076654567,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
2.076654567,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.35,% Clocks,,idq.ms_switches,0.00,5.24,
2.076654567,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
2.076654567,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
2.076654567,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.97,% Clocks,,,0.00,5.24,
2.076654567,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C5,Frontend_Bound,58.49,% Slots,,,0.00,5.23,
2.076654567,S1-C5,Bad_Speculation,13.33,% Slots,,,0.00,5.23,
2.076654567,S1-C5,Retiring,12.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S1-C5,Frontend_Bound.Frontend_Latency,40.16,% Slots,,rs_events.empty_end,0.00,5.23,<==
2.076654567,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.23,
2.076654567,S1-C5,Bad_Speculation.Branch_Mispredicts,12.10,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076654567,S1-C5,Retiring.Microcode_Sequencer,10.25,% Slots,,idq.ms_uops,0.00,5.23,
2.076654567,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.25,
2.076654567,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
2.076654567,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.11,% Clocks,,idq.ms_switches,0.00,5.25,
2.076654567,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.32,% Core_Clocks,,,0.00,5.25,
2.076654567,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C6,Frontend_Bound,33.50,% Slots,,,0.00,5.23,
2.076654567,S1-C6,Backend_Bound,43.42,% Slots,,,0.00,5.23,<==
2.076654567,S1-C6,Retiring,29.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S1-C6,Frontend_Bound.Frontend_Latency,26.03,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S1-C6,Backend_Bound.Memory_Bound,21.80,% Slots,,,0.00,5.23,
2.076654567,S1-C6,Backend_Bound.Core_Bound,21.63,% Slots,,,0.00,5.23,
2.076654567,S1-C6,Retiring.Microcode_Sequencer,10.66,% Slots,,idq.ms_uops,0.00,5.23,
2.076654567,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.24,
2.076654567,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.5,
2.076654567,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.48,% Clocks,,idq.ms_switches,0.00,5.24,
2.076654567,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
2.076654567,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
2.076654567,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.80,% Clocks,,,0.00,5.24,
2.076654567,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C7,Frontend_Bound,40.59,% Slots,,,0.00,5.23,
2.076654567,S1-C7,Backend_Bound,25.71,% Slots,,,0.00,5.23,
2.076654567,S1-C7,Retiring,13.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076654567,S1-C7,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,0.00,5.23,
2.076654567,S1-C7,Frontend_Bound.Frontend_Bandwidth,32.69,% Slots,,,0.00,5.23,
2.076654567,S1-C7,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.23,
2.076654567,S1-C7,Backend_Bound.Core_Bound,11.71,% Slots,,,0.00,5.23,
2.076654567,S1-C7,Retiring.Microcode_Sequencer,10.72,% Slots,,idq.ms_uops,0.00,5.23,
2.076654567,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.24,
2.076654567,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
2.076654567,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.24,
2.076654567,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.92,% Core_Clocks,,,0.00,5.25,<==
2.076654567,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
2.076654567,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
2.076654567,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.22,% Clocks,,,0.00,5.24,
2.076654567,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.076654567,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
2.076654567,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C0,Frontend_Bound,31.54,% Slots,,,0.00,5.23,
3.604472704,S0-C0,Bad_Speculation,13.72,% Slots,,,0.00,5.23,
3.604472704,S0-C0,Backend_Bound,30.82,% Slots,,,0.00,5.23,
3.604472704,S0-C0,Frontend_Bound.Frontend_Latency,23.40,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.88,% Slots,,,0.00,5.23,
3.604472704,S0-C0,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S0-C0,Backend_Bound.Memory_Bound,14.80,% Slots,,,0.00,5.23,
3.604472704,S0-C0,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.23,
3.604472704,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.23,
3.604472704,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,<==
3.604472704,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.23,% Core_Clocks,,,0.00,5.5,
3.604472704,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.07,% Core_Clocks,,,0.00,5.23,
3.604472704,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C1,Frontend_Bound,39.26,% Slots,,,0.00,5.23,
3.604472704,S0-C1,Bad_Speculation,11.97,% Slots,,,0.00,5.23,
3.604472704,S0-C1,Backend_Bound,15.81,% Slots,,,0.00,5.23,
3.604472704,S0-C1,Frontend_Bound.Frontend_Latency,40.99,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S0-C1,Bad_Speculation.Branch_Mispredicts,11.76,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S0-C1,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.23,
3.604472704,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.23,
3.604472704,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,<==
3.604472704,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.28,% Clocks,,,0.00,5.24,
3.604472704,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C2,Frontend_Bound,30.89,% Slots,,,0.00,5.23,
3.604472704,S0-C2,Bad_Speculation,20.37,% Slots,,,0.00,5.23,
3.604472704,S0-C2,Backend_Bound,18.66,% Slots,,,0.00,5.23,
3.604472704,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.68,% Slots,,,0.00,5.23,
3.604472704,S0-C2,Bad_Speculation.Branch_Mispredicts,20.15,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S0-C2,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.23,
3.604472704,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.14,% Core_Clocks,,,0.00,5.49,<==
3.604472704,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C3,Bad_Speculation,14.92,% Slots,,,0.00,5.23,
3.604472704,S0-C3,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S0-C3,Backend_Bound,49.28,% Slots,,,0.00,5.23,
3.604472704,S0-C3,Backend_Bound.Core_Bound,104.37,% Slots,,,0.00,5.23,<==
3.604472704,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C4,Frontend_Bound,22.70,% Slots,,,0.00,5.23,
3.604472704,S0-C4,Bad_Speculation,18.93,% Slots,,,0.00,5.23,
3.604472704,S0-C4,Backend_Bound,15.88,% Slots,,,0.00,5.23,
3.604472704,S0-C4,Frontend_Bound.Frontend_Latency,16.34,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S0-C4,Bad_Speculation.Branch_Mispredicts,18.77,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,<==
3.604472704,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C5,Frontend_Bound,24.83,% Slots,,,0.00,5.23,
3.604472704,S0-C5,Bad_Speculation,22.23,% Slots,,,0.00,5.23,
3.604472704,S0-C5,Backend_Bound,19.62,% Slots,,,0.00,5.23,
3.604472704,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.23,
3.604472704,S0-C5,Bad_Speculation.Branch_Mispredicts,22.00,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S0-C5,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.23,
3.604472704,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.16,% Core_Clocks,,,0.00,5.24,<==
3.604472704,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.34,% Clocks,,,0.00,5.23,
3.604472704,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C6,Frontend_Bound,37.33,% Slots,,,0.00,5.23,
3.604472704,S0-C6,Bad_Speculation,13.81,% Slots,,,0.00,5.23,
3.604472704,S0-C6,Backend_Bound,19.16,% Slots,,,0.00,5.23,
3.604472704,S0-C6,Retiring,33.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
3.604472704,S0-C6,Frontend_Bound.Frontend_Latency,25.09,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S0-C6,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S0-C6,Backend_Bound.Memory_Bound,11.51,% Slots,,,0.00,5.23,
3.604472704,S0-C6,Retiring.Microcode_Sequencer,1.33,% Slots,,idq.ms_uops,0.00,5.23,
3.604472704,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.08,% Clocks,,,0.00,5.23,
3.604472704,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,<==
3.604472704,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.07,% Clocks,,idq.ms_switches,0.00,5.23,
3.604472704,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
3.604472704,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
3.604472704,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C7,Frontend_Bound,20.03,% Slots,,,0.00,5.23,
3.604472704,S0-C7,Bad_Speculation,14.66,% Slots,,,0.00,5.23,
3.604472704,S0-C7,Backend_Bound,31.86,% Slots,,,0.00,5.23,
3.604472704,S0-C7,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S0-C7,Bad_Speculation.Branch_Mispredicts,14.35,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S0-C7,Backend_Bound.Memory_Bound,21.21,% Slots,,,0.00,5.23,
3.604472704,S0-C7,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.23,
3.604472704,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
3.604472704,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
3.604472704,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C0,Frontend_Bound,39.03,% Slots,,,0.00,5.23,<==
3.604472704,S1-C0,Bad_Speculation,11.95,% Slots,,,0.00,5.23,
3.604472704,S1-C0,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.86,% Slots,,,0.00,5.23,
3.604472704,S1-C0,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.23,
3.604472704,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
3.604472704,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.01,% Core_Clocks,,,0.00,5.49,
3.604472704,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C1,Frontend_Bound,35.03,% Slots,,,0.00,5.23,
3.604472704,S1-C1,Bad_Speculation,11.31,% Slots,,,0.00,5.23,
3.604472704,S1-C1,Backend_Bound,34.78,% Slots,,,0.00,5.23,
3.604472704,S1-C1,Frontend_Bound.Frontend_Latency,23.11,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.23,
3.604472704,S1-C1,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S1-C1,Backend_Bound.Memory_Bound,29.49,% Slots,,,0.00,5.23,
3.604472704,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.23,
3.604472704,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,<==
3.604472704,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.22,% Core_Clocks,,,0.00,5.49,
3.604472704,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
3.604472704,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C2,Frontend_Bound,45.24,% Slots,,,0.00,5.23,
3.604472704,S1-C2,Bad_Speculation,11.95,% Slots,,,0.00,5.23,
3.604472704,S1-C2,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.78,% Slots,,,0.00,5.23,
3.604472704,S1-C2,Bad_Speculation.Branch_Mispredicts,11.76,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.69,% Clocks,,,0.00,5.23,
3.604472704,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
3.604472704,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.70,% Core_Clocks,,,0.00,5.5,<==
3.604472704,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.66,% Core_Clocks,,,0.00,5.24,
3.604472704,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C3,Frontend_Bound,33.58,% Slots,,,0.00,5.23,
3.604472704,S1-C3,Bad_Speculation,33.40,% Slots,,,0.00,5.23,
3.604472704,S1-C3,Retiring,29.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
3.604472704,S1-C3,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S1-C3,Frontend_Bound.Frontend_Bandwidth,34.68,% Slots,,,0.00,5.23,
3.604472704,S1-C3,Bad_Speculation.Branch_Mispredicts,33.04,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S1-C3,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.23,
3.604472704,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.23,
3.604472704,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
3.604472704,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.22,% Clocks,,idq.ms_switches,0.00,5.23,
3.604472704,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.88,% Core_Clocks,,,0.00,5.49,<==
3.604472704,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C4,Bad_Speculation,17.07,% Slots,,,0.00,5.23,
3.604472704,S1-C4,Bad_Speculation.Branch_Mispredicts,16.79,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S1-C4,Backend_Bound,49.30,% Slots,,,0.00,5.23,
3.604472704,S1-C4,Backend_Bound.Memory_Bound,30.51,% Slots,,,0.00,5.23,<==
3.604472704,S1-C4,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.23,
3.604472704,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C5,Frontend_Bound,27.11,% Slots,,,0.00,5.23,
3.604472704,S1-C5,Bad_Speculation,20.69,% Slots,,,0.00,5.23,
3.604472704,S1-C5,Backend_Bound,11.93,% Slots,,,0.00,5.23,
3.604472704,S1-C5,Retiring,49.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
3.604472704,S1-C5,Frontend_Bound.Frontend_Latency,25.56,% Slots,,rs_events.empty_end,0.00,5.23,
3.604472704,S1-C5,Bad_Speculation.Branch_Mispredicts,19.53,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S1-C5,Retiring.Microcode_Sequencer,1.92,% Slots,,idq.ms_uops,0.00,5.23,<==
3.604472704,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.23,
3.604472704,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.47,
3.604472704,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.92,% Clocks,,idq.ms_switches,0.00,5.23,
3.604472704,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
3.604472704,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
3.604472704,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C6,Bad_Speculation,17.53,% Slots,,,0.00,5.23,
3.604472704,S1-C6,Bad_Speculation.Branch_Mispredicts,17.30,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S1-C6,Backend_Bound,30.07,% Slots,,,0.00,5.23,
3.604472704,S1-C6,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.23,
3.604472704,S1-C6,Backend_Bound.Core_Bound,11.93,% Slots,,,0.00,5.23,
3.604472704,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
3.604472704,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.54,% Clocks,,,0.00,5.23,
3.604472704,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C7,Frontend_Bound,25.85,% Slots,,,0.00,5.23,
3.604472704,S1-C7,Bad_Speculation,19.53,% Slots,,,0.00,5.23,
3.604472704,S1-C7,Backend_Bound,18.87,% Slots,,,0.00,5.23,
3.604472704,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.23,
3.604472704,S1-C7,Bad_Speculation.Branch_Mispredicts,19.04,% Slots,,br_misp_retired.all_branches,0.00,5.23,
3.604472704,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.87,% Core_Clocks,,,0.00,5.23,<==
3.604472704,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.73,% Core_Clocks,,,0.00,5.24,
3.604472704,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
3.604472704,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
5.142847425,S0-C0,Frontend_Bound,24.78,% Slots,,,0.00,5.2,
5.142847425,S0-C0,Bad_Speculation,10.49,% Slots,,,0.00,5.2,
5.142847425,S0-C0,Backend_Bound,46.72,% Slots,,,0.00,5.2,<==
5.142847425,S0-C0,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.2,
5.142847425,S0-C0,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S0-C0,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.2,
5.142847425,S0-C0,Backend_Bound.Core_Bound,20.96,% Slots,,,0.00,5.2,
5.142847425,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.2,
5.142847425,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
5.142847425,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
5.142847425,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C1,Bad_Speculation,13.02,% Slots,,,0.00,5.2,
5.142847425,S0-C1,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S0-C1,Backend_Bound,37.50,% Slots,,,0.00,5.2,
5.142847425,S0-C1,Backend_Bound.Memory_Bound,12.81,% Slots,,,0.00,5.2,
5.142847425,S0-C1,Backend_Bound.Core_Bound,24.69,% Slots,,,0.00,5.2,
5.142847425,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
5.142847425,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
5.142847425,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.83,% Clocks,,,0.00,5.19,<==
5.142847425,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C2,Frontend_Bound,36.18,% Slots,,,0.00,5.21,
5.142847425,S0-C2,Bad_Speculation,24.98,% Slots,,,0.00,5.21,
5.142847425,S0-C2,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.21,
5.142847425,S0-C2,Frontend_Bound.Frontend_Bandwidth,29.02,% Slots,,,0.00,5.21,
5.142847425,S0-C2,Bad_Speculation.Branch_Mispredicts,24.67,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.19,
5.142847425,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
5.142847425,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.20,% Core_Clocks,,,0.00,5.2,<==
5.142847425,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C3,Frontend_Bound,36.80,% Slots,,,0.00,5.21,
5.142847425,S0-C3,Bad_Speculation,12.88,% Slots,,,0.00,5.21,
5.142847425,S0-C3,Backend_Bound,15.99,% Slots,,,0.00,5.21,
5.142847425,S0-C3,Frontend_Bound.Frontend_Latency,21.51,% Slots,,rs_events.empty_end,0.00,5.21,
5.142847425,S0-C3,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S0-C3,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.19,
5.142847425,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.2,
5.142847425,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,<==
5.142847425,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.87,% Clocks,,,0.00,5.19,
5.142847425,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C4,Frontend_Bound,28.56,% Slots,,,0.00,5.2,
5.142847425,S0-C4,Bad_Speculation,16.12,% Slots,,,0.00,5.2,
5.142847425,S0-C4,Backend_Bound,31.95,% Slots,,,0.00,5.2,<==
5.142847425,S0-C4,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.2,
5.142847425,S0-C4,Bad_Speculation.Branch_Mispredicts,15.82,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S0-C4,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.19,
5.142847425,S0-C4,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.19,
5.142847425,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.19,
5.142847425,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
5.142847425,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
5.142847425,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
5.142847425,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.67,% Clocks,,,0.00,5.19,
5.142847425,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C5,Frontend_Bound,30.97,% Slots,,,0.00,5.2,
5.142847425,S0-C5,Bad_Speculation,15.29,% Slots,,,0.00,5.2,
5.142847425,S0-C5,Backend_Bound,30.27,% Slots,,,0.00,5.2,
5.142847425,S0-C5,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.2,
5.142847425,S0-C5,Bad_Speculation.Branch_Mispredicts,15.05,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S0-C5,Backend_Bound.Memory_Bound,26.96,% Slots,,,0.00,5.2,
5.142847425,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.2,
5.142847425,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,<==
5.142847425,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
5.142847425,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C6,Frontend_Bound,38.70,% Slots,,,0.00,5.21,<==
5.142847425,S0-C6,Bad_Speculation,24.24,% Slots,,,0.00,5.21,
5.142847425,S0-C6,Frontend_Bound.Frontend_Latency,26.58,% Slots,,rs_events.empty_end,0.00,5.21,
5.142847425,S0-C6,Frontend_Bound.Frontend_Bandwidth,28.86,% Slots,,,0.00,5.21,
5.142847425,S0-C6,Bad_Speculation.Branch_Mispredicts,23.98,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.2,
5.142847425,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
5.142847425,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.97,% Core_Clocks,,,0.00,5.21,
5.142847425,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C7,Frontend_Bound,33.73,% Slots,,,0.00,5.2,
5.142847425,S0-C7,Bad_Speculation,13.71,% Slots,,,0.00,5.2,
5.142847425,S0-C7,Backend_Bound,23.96,% Slots,,,0.00,5.2,
5.142847425,S0-C7,Frontend_Bound.Frontend_Latency,22.23,% Slots,,rs_events.empty_end,0.00,5.2,
5.142847425,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.07,% Slots,,,0.00,5.2,
5.142847425,S0-C7,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S0-C7,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.19,
5.142847425,S0-C7,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.19,
5.142847425,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,0.00,5.2,
5.142847425,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,<==
5.142847425,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.11,% Core_Clocks,,,0.00,5.2,
5.142847425,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.39,% Core_Clocks,,,0.00,5.45,
5.142847425,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
5.142847425,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C0,Frontend_Bound,37.81,% Slots,,,0.00,5.21,
5.142847425,S1-C0,Bad_Speculation,10.93,% Slots,,,0.00,5.21,
5.142847425,S1-C0,Backend_Bound,10.39,% Slots,,,0.00,5.21,
5.142847425,S1-C0,Frontend_Bound.Frontend_Latency,21.66,% Slots,,rs_events.empty_end,0.00,5.21,<==
5.142847425,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.79,% Slots,,,0.00,5.21,
5.142847425,S1-C0,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,5.21,
5.142847425,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.2,
5.142847425,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
5.142847425,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.00,% Core_Clocks,,,0.00,5.2,
5.142847425,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C1,Backend_Bound,62.39,% Slots,,,0.00,5.21,
5.142847425,S1-C1,Backend_Bound.Memory_Bound,45.77,% Slots,,,0.00,5.2,
5.142847425,S1-C1,Backend_Bound.Core_Bound,16.62,% Slots,,,0.00,5.2,
5.142847425,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
5.142847425,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C2,Frontend_Bound,38.53,% Slots,,,0.00,5.21,
5.142847425,S1-C2,Bad_Speculation,22.16,% Slots,,,0.00,5.21,
5.142847425,S1-C2,Retiring,19.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
5.142847425,S1-C2,Frontend_Bound.Frontend_Latency,33.79,% Slots,,rs_events.empty_end,0.00,5.21,
5.142847425,S1-C2,Bad_Speculation.Branch_Mispredicts,21.73,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S1-C2,Retiring.Microcode_Sequencer,1.15,% Slots,,idq.ms_uops,0.00,5.2,
5.142847425,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.91,% Clocks,,,0.00,5.2,
5.142847425,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,<==
5.142847425,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.2,
5.142847425,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C3,Frontend_Bound,35.99,% Slots,,,0.00,5.21,
5.142847425,S1-C3,Bad_Speculation,19.06,% Slots,,,0.00,5.21,
5.142847425,S1-C3,Backend_Bound,11.77,% Slots,,,0.00,5.21,
5.142847425,S1-C3,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.21,
5.142847425,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.21,
5.142847425,S1-C3,Bad_Speculation.Branch_Mispredicts,18.72,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.2,
5.142847425,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,<==
5.142847425,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.61,% Core_Clocks,,,0.00,5.2,
5.142847425,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C4,Frontend_Bound,35.94,% Slots,,,0.00,5.21,
5.142847425,S1-C4,Bad_Speculation,10.91,% Slots,,,0.00,5.21,
5.142847425,S1-C4,Backend_Bound,29.02,% Slots,,,0.00,5.21,
5.142847425,S1-C4,Frontend_Bound.Frontend_Latency,37.05,% Slots,,rs_events.empty_end,0.00,5.21,
5.142847425,S1-C4,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S1-C4,Backend_Bound.Memory_Bound,72.76,% Slots,,,0.00,5.2,
5.142847425,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.81,% Clocks,,,0.00,5.2,
5.142847425,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,<==
5.142847425,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
5.142847425,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
5.142847425,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C5,Backend_Bound,69.81,% Slots,,,0.00,5.21,
5.142847425,S1-C5,Backend_Bound.Memory_Bound,24.69,% Slots,,,0.00,5.2,
5.142847425,S1-C5,Backend_Bound.Core_Bound,45.12,% Slots,,,0.00,5.2,<==
5.142847425,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
5.142847425,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C6,Frontend_Bound,41.97,% Slots,,,0.00,5.21,
5.142847425,S1-C6,Bad_Speculation,15.67,% Slots,,,0.00,5.21,
5.142847425,S1-C6,Backend_Bound,11.70,% Slots,,,0.00,5.21,
5.142847425,S1-C6,Frontend_Bound.Frontend_Latency,26.42,% Slots,,rs_events.empty_end,0.00,5.21,
5.142847425,S1-C6,Bad_Speculation.Branch_Mispredicts,15.47,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S1-C6,Backend_Bound.Memory_Bound,39.40,% Slots,,,0.00,5.2,
5.142847425,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.2,
5.142847425,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,<==
5.142847425,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
5.142847425,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
5.142847425,S1-C7,Frontend_Bound,60.33,% Slots,,,0.00,5.21,
5.142847425,S1-C7,Bad_Speculation,17.00,% Slots,,,0.00,5.21,
5.142847425,S1-C7,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.21,
5.142847425,S1-C7,Frontend_Bound.Frontend_Bandwidth,69.75,% Slots,,,0.00,5.21,
5.142847425,S1-C7,Bad_Speculation.Branch_Mispredicts,16.48,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.142847425,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.2,
5.142847425,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.03,% Clocks,,itlb_misses.walk_completed,0.00,5.19,
5.142847425,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
5.142847425,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.11,% Core_Clocks,,,0.00,5.46,<==
5.142847425,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
5.142847425,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
6.635908006,S0-C0,Frontend_Bound,33.13,% Slots,,,0.00,5.09,
6.635908006,S0-C0,Bad_Speculation,11.12,% Slots,,,0.00,5.09,
6.635908006,S0-C0,Backend_Bound,23.42,% Slots,,,0.00,5.09,
6.635908006,S0-C0,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
6.635908006,S0-C0,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,0.00,5.09,
6.635908006,S0-C0,Frontend_Bound.Frontend_Bandwidth,31.32,% Slots,,,0.00,5.09,
6.635908006,S0-C0,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S0-C0,Backend_Bound.Memory_Bound,15.63,% Slots,,,0.00,5.09,
6.635908006,S0-C0,Retiring.Microcode_Sequencer,10.23,% Slots,,idq.ms_uops,0.00,5.37,
6.635908006,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
6.635908006,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.65,% Clocks,,idq.ms_switches,0.00,5.36,
6.635908006,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.16,% Core_Clocks,,,0.00,5.1,<==
6.635908006,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
6.635908006,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C1,Frontend_Bound.Frontend_Bandwidth,21.22,% Slots,,,0.00,5.09,
6.635908006,S0-C1,Bad_Speculation.Branch_Mispredicts,16.59,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S0-C1,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.09,
6.635908006,S0-C1,Backend_Bound.Core_Bound,28.09,% Slots,,,0.00,5.09,<==
6.635908006,S0-C1,Bad_Speculation,16.75,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.09,
6.635908006,S0-C1,Backend_Bound,39.16,% Slots,,,0.00,5.09,
6.635908006,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.34,% Core_Clocks,,,0.00,5.09,
6.635908006,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
6.635908006,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C2,Frontend_Bound,36.49,% Slots,,,0.00,5.09,
6.635908006,S0-C2,Backend_Bound,34.37,% Slots,,,0.00,5.09,
6.635908006,S0-C2,Retiring,23.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S0-C2,Frontend_Bound.Frontend_Latency,43.98,% Slots,,rs_events.empty_end,0.00,5.09,
6.635908006,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.58,% Slots,,,0.00,5.09,
6.635908006,S0-C2,Backend_Bound.Core_Bound,54.80,% Slots,,,0.00,5.09,
6.635908006,S0-C2,Retiring.Microcode_Sequencer,10.62,% Slots,,idq.ms_uops,0.00,5.36,
6.635908006,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
6.635908006,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.01,% Clocks,,idq.ms_switches,0.00,5.36,<==
6.635908006,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.11,% Core_Clocks,,,0.00,5.1,
6.635908006,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.68,% Clocks,,,0.00,5.36,
6.635908006,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C3,Frontend_Bound,22.81,% Slots,,,0.00,5.08,
6.635908006,S0-C3,Backend_Bound,62.84,% Slots,,,0.00,5.08,<==
6.635908006,S0-C3,Retiring,13.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S0-C3,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,0.00,5.08,
6.635908006,S0-C3,Frontend_Bound.Frontend_Bandwidth,19.08,% Slots,,,0.00,5.08,
6.635908006,S0-C3,Retiring.Microcode_Sequencer,4.14,% Slots,,idq.ms_uops,0.00,5.36,
6.635908006,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
6.635908006,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.91,% Clocks,,idq.ms_switches,0.00,5.36,
6.635908006,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.25,% Core_Clocks,,,0.00,5.1,
6.635908006,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
6.635908006,S0-C4,Frontend_Bound,27.01,% Slots,,,0.00,5.09,
6.635908006,S0-C4,Backend_Bound,45.64,% Slots,,,0.00,5.09,
6.635908006,S0-C4,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S0-C4,Frontend_Bound.Frontend_Latency,30.39,% Slots,,rs_events.empty_end,0.00,5.09,
6.635908006,S0-C4,Frontend_Bound.Frontend_Bandwidth,30.70,% Slots,,,0.00,5.09,
6.635908006,S0-C4,Backend_Bound.Core_Bound,53.71,% Slots,,,0.00,5.09,<==
6.635908006,S0-C4,Retiring.Microcode_Sequencer,2.06,% Slots,,idq.ms_uops,0.00,5.36,
6.635908006,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
6.635908006,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.92,% Clocks,,idq.ms_switches,0.00,5.36,
6.635908006,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.95,% Core_Clocks,,,0.00,5.1,
6.635908006,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C5,Frontend_Bound,33.48,% Slots,,,0.00,5.09,
6.635908006,S0-C5,Bad_Speculation,11.84,% Slots,,,0.00,5.09,
6.635908006,S0-C5,Backend_Bound,24.64,% Slots,,,0.00,5.09,
6.635908006,S0-C5,Retiring,25.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S0-C5,Frontend_Bound.Frontend_Latency,23.94,% Slots,,rs_events.empty_end,0.00,5.09,
6.635908006,S0-C5,Bad_Speculation.Branch_Mispredicts,11.65,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S0-C5,Backend_Bound.Memory_Bound,19.94,% Slots,,,0.00,5.09,
6.635908006,S0-C5,Retiring.Microcode_Sequencer,1.79,% Slots,,idq.ms_uops,0.00,5.36,
6.635908006,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.36,
6.635908006,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.74,<==
6.635908006,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.54,% Clocks,,idq.ms_switches,0.00,5.36,
6.635908006,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
6.635908006,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C6,Backend_Bound,73.56,% Slots,,,0.00,5.09,<==
6.635908006,S0-C6,Backend_Bound.Memory_Bound,36.63,% Slots,,,0.00,5.09,
6.635908006,S0-C6,Backend_Bound.Core_Bound,36.93,% Slots,,,0.00,5.09,
6.635908006,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
6.635908006,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C7,Frontend_Bound,37.32,% Slots,,,0.00,5.09,
6.635908006,S0-C7,Bad_Speculation,12.95,% Slots,,,0.00,5.09,
6.635908006,S0-C7,Backend_Bound,10.57,% Slots,,,0.00,5.09,
6.635908006,S0-C7,Retiring,24.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S0-C7,Frontend_Bound.Frontend_Latency,21.70,% Slots,,rs_events.empty_end,0.00,5.09,<==
6.635908006,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.45,% Slots,,,0.00,5.09,
6.635908006,S0-C7,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S0-C7,Retiring.Microcode_Sequencer,2.58,% Slots,,idq.ms_uops,0.00,5.36,
6.635908006,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.37,
6.635908006,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
6.635908006,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.34,% Clocks,,idq.ms_switches,0.00,5.37,
6.635908006,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.04,% Core_Clocks,,,0.00,5.1,
6.635908006,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.61,% Core_Clocks,,,0.00,5.09,
6.635908006,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C0,Frontend_Bound,30.31,% Slots,,,0.00,5.09,
6.635908006,S1-C0,Backend_Bound,44.02,% Slots,,,0.00,5.09,
6.635908006,S1-C0,Retiring,28.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S1-C0,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.09,
6.635908006,S1-C0,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.09,
6.635908006,S1-C0,Backend_Bound.Core_Bound,27.88,% Slots,,,0.00,5.09,
6.635908006,S1-C0,Retiring.Microcode_Sequencer,2.71,% Slots,,idq.ms_uops,0.00,5.35,
6.635908006,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.36,
6.635908006,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
6.635908006,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.81,% Clocks,,idq.ms_switches,0.00,5.36,
6.635908006,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
6.635908006,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,15.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
6.635908006,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.37,% Clocks,,,0.00,5.36,<==
6.635908006,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C1,Frontend_Bound,25.02,% Slots,,,0.00,5.1,
6.635908006,S1-C1,Bad_Speculation,11.25,% Slots,,,0.00,5.1,
6.635908006,S1-C1,Backend_Bound,43.09,% Slots,,,0.00,5.1,
6.635908006,S1-C1,Retiring,14.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S1-C1,Frontend_Bound.Frontend_Latency,16.73,% Slots,,rs_events.empty_end,0.00,5.1,
6.635908006,S1-C1,Bad_Speculation.Branch_Mispredicts,11.12,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S1-C1,Backend_Bound.Memory_Bound,38.29,% Slots,,,0.00,5.1,<==
6.635908006,S1-C1,Retiring.Microcode_Sequencer,1.88,% Slots,,idq.ms_uops,0.00,5.35,
6.635908006,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
6.635908006,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.01,% Clocks,,idq.ms_switches,0.00,5.36,
6.635908006,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
6.635908006,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
6.635908006,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C2,Frontend_Bound,33.04,% Slots,,,0.00,5.09,
6.635908006,S1-C2,Bad_Speculation,12.83,% Slots,,,0.00,5.09,
6.635908006,S1-C2,Backend_Bound,16.16,% Slots,,,0.00,5.09,
6.635908006,S1-C2,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.09,<==
6.635908006,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.09,
6.635908006,S1-C2,Bad_Speculation.Branch_Mispredicts,12.43,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S1-C2,Backend_Bound.Memory_Bound,15.77,% Slots,,,0.00,5.09,
6.635908006,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.36,
6.635908006,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
6.635908006,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.27,% Core_Clocks,,,0.00,5.1,
6.635908006,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.83,% Core_Clocks,,,0.00,5.09,
6.635908006,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
6.635908006,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C3,Bad_Speculation,16.92,% Slots,,,0.00,5.09,
6.635908006,S1-C3,Bad_Speculation.Branch_Mispredicts,16.74,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S1-C3,Backend_Bound,35.72,% Slots,,,0.00,5.09,
6.635908006,S1-C3,Backend_Bound.Memory_Bound,37.70,% Slots,,,0.00,5.09,<==
6.635908006,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
6.635908006,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
6.635908006,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C4,Frontend_Bound,24.61,% Slots,,,0.00,5.09,
6.635908006,S1-C4,Bad_Speculation,15.08,% Slots,,,0.00,5.09,
6.635908006,S1-C4,Backend_Bound,30.30,% Slots,,,0.00,5.09,
6.635908006,S1-C4,Retiring,39.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S1-C4,Frontend_Bound.Frontend_Latency,16.49,% Slots,,rs_events.empty_end,0.00,5.09,
6.635908006,S1-C4,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S1-C4,Backend_Bound.Memory_Bound,20.56,% Slots,,,0.00,5.09,
6.635908006,S1-C4,Retiring.Microcode_Sequencer,2.38,% Slots,,idq.ms_uops,0.00,5.36,<==
6.635908006,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.37,
6.635908006,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
6.635908006,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.74,% Clocks,,idq.ms_switches,0.00,5.37,
6.635908006,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
6.635908006,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C5,Frontend_Bound,41.09,% Slots,,,0.00,5.09,
6.635908006,S1-C5,Bad_Speculation,10.28,% Slots,,,0.00,5.09,
6.635908006,S1-C5,Backend_Bound,25.19,% Slots,,,0.00,5.09,
6.635908006,S1-C5,Retiring,24.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S1-C5,Frontend_Bound.Frontend_Latency,24.20,% Slots,,rs_events.empty_end,0.00,5.09,<==
6.635908006,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.64,% Slots,,,0.00,5.09,
6.635908006,S1-C5,Bad_Speculation.Branch_Mispredicts,10.05,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S1-C5,Backend_Bound.Memory_Bound,18.55,% Slots,,,0.00,5.09,
6.635908006,S1-C5,Retiring.Microcode_Sequencer,3.40,% Slots,,idq.ms_uops,0.00,5.36,
6.635908006,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.36,
6.635908006,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.72,
6.635908006,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.23,% Clocks,,idq.ms_switches,0.00,5.36,
6.635908006,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.98,% Core_Clocks,,,0.00,5.1,
6.635908006,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
6.635908006,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
6.635908006,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C6,Frontend_Bound,38.88,% Slots,,,0.00,5.09,
6.635908006,S1-C6,Bad_Speculation,11.15,% Slots,,,0.00,5.09,
6.635908006,S1-C6,Backend_Bound,23.85,% Slots,,,0.00,5.09,
6.635908006,S1-C6,Retiring,34.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
6.635908006,S1-C6,Frontend_Bound.Frontend_Latency,26.73,% Slots,,rs_events.empty_end,0.00,5.09,<==
6.635908006,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.09,
6.635908006,S1-C6,Bad_Speculation.Branch_Mispredicts,10.99,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S1-C6,Retiring.Microcode_Sequencer,2.50,% Slots,,idq.ms_uops,0.00,5.36,
6.635908006,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.36,
6.635908006,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.73,
6.635908006,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.51,% Clocks,,idq.ms_switches,0.00,5.36,
6.635908006,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.27,% Core_Clocks,,,0.00,5.1,
6.635908006,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
6.635908006,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C7,Frontend_Bound,29.29,% Slots,,,0.00,5.09,
6.635908006,S1-C7,Bad_Speculation,16.67,% Slots,,,0.00,5.09,
6.635908006,S1-C7,Backend_Bound,20.45,% Slots,,,0.00,5.09,
6.635908006,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.61,% Slots,,,0.00,5.09,<==
6.635908006,S1-C7,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.09,
6.635908006,S1-C7,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.09,
6.635908006,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.35,% Core_Clocks,,,0.00,5.09,
6.635908006,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.16,% Core_Clocks,,,0.00,5.09,
6.635908006,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
6.635908006,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
6.635908006,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
6.635908006,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
6.635908006,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
6.635908006,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
6.635908006,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
8.176320329,S0-C0,Frontend_Bound,35.27,% Slots,,,0.00,5.21,
8.176320329,S0-C0,Backend_Bound,36.00,% Slots,,,0.00,5.2,
8.176320329,S0-C0,Retiring,22.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
8.176320329,S0-C0,Frontend_Bound.Frontend_Latency,36.31,% Slots,,rs_events.empty_end,0.00,5.21,
8.176320329,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.21,
8.176320329,S0-C0,Backend_Bound.Core_Bound,78.56,% Slots,,,0.00,5.2,<==
8.176320329,S0-C0,Retiring.Microcode_Sequencer,8.28,% Slots,,idq.ms_uops,0.00,5.19,
8.176320329,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
8.176320329,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.49,% Clocks,,idq.ms_switches,0.00,5.2,
8.176320329,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.57,% Core_Clocks,,,0.00,5.45,
8.176320329,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C1,Bad_Speculation,10.65,% Slots,,,0.00,5.2,
8.176320329,S0-C1,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,5.2,
8.176320329,S0-C1,Backend_Bound,47.30,% Slots,,,0.00,5.2,
8.176320329,S0-C1,Backend_Bound.Memory_Bound,27.02,% Slots,,,0.00,5.2,
8.176320329,S0-C1,Backend_Bound.Core_Bound,20.28,% Slots,,,0.00,5.2,
8.176320329,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
8.176320329,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,<==
8.176320329,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C2,Frontend_Bound,23.57,% Slots,,,0.00,5.2,
8.176320329,S0-C2,Backend_Bound,53.01,% Slots,,,0.00,5.2,
8.176320329,S0-C2,Retiring,29.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
8.176320329,S0-C2,Frontend_Bound.Frontend_Latency,27.98,% Slots,,rs_events.empty_end,0.00,5.2,
8.176320329,S0-C2,Backend_Bound.Core_Bound,59.82,% Slots,,,0.00,5.2,<==
8.176320329,S0-C2,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.2,
8.176320329,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
8.176320329,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.03,% Clocks,,idq.ms_switches,0.00,5.19,
8.176320329,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C3,Frontend_Bound,20.13,% Slots,,,0.00,5.2,
8.176320329,S0-C3,Backend_Bound,47.75,% Slots,,,0.00,5.2,
8.176320329,S0-C3,Retiring,24.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
8.176320329,S0-C3,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,0.00,5.2,
8.176320329,S0-C3,Frontend_Bound.Frontend_Bandwidth,40.22,% Slots,,,0.00,5.2,
8.176320329,S0-C3,Backend_Bound.Core_Bound,52.02,% Slots,,,0.00,5.2,<==
8.176320329,S0-C3,Retiring.Microcode_Sequencer,9.60,% Slots,,idq.ms_uops,0.00,5.2,
8.176320329,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.19,
8.176320329,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.02,% Clocks,,idq.ms_switches,0.00,5.19,
8.176320329,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C4,Bad_Speculation,10.78,% Slots,,,0.00,5.2,
8.176320329,S0-C4,Bad_Speculation.Branch_Mispredicts,10.57,% Slots,,br_misp_retired.all_branches,0.00,5.2,
8.176320329,S0-C4,Backend_Bound,44.61,% Slots,,,0.00,5.2,
8.176320329,S0-C4,Backend_Bound.Memory_Bound,101.42,% Slots,,,0.00,5.2,
8.176320329,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
8.176320329,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C5,Frontend_Bound,20.51,% Slots,,,0.00,5.2,
8.176320329,S0-C5,Bad_Speculation,12.74,% Slots,,,0.00,5.2,
8.176320329,S0-C5,Backend_Bound,33.62,% Slots,,,0.00,5.2,
8.176320329,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.29,% Slots,,,0.00,5.2,
8.176320329,S0-C5,Bad_Speculation.Branch_Mispredicts,12.53,% Slots,,br_misp_retired.all_branches,0.00,5.2,
8.176320329,S0-C5,Backend_Bound.Core_Bound,44.30,% Slots,,,0.00,5.2,<==
8.176320329,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.45,% Core_Clocks,,,0.00,5.19,
8.176320329,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C6,Frontend_Bound,24.86,% Slots,,,0.00,5.2,
8.176320329,S0-C6,Bad_Speculation,10.26,% Slots,,,0.00,5.2,
8.176320329,S0-C6,Backend_Bound,39.32,% Slots,,,0.00,5.2,
8.176320329,S0-C6,Retiring,23.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
8.176320329,S0-C6,Frontend_Bound.Frontend_Bandwidth,36.46,% Slots,,,0.00,5.2,
8.176320329,S0-C6,Bad_Speculation.Branch_Mispredicts,9.60,% Slots,,br_misp_retired.all_branches,0.00,5.2,
8.176320329,S0-C6,Backend_Bound.Core_Bound,44.51,% Slots,,,0.00,5.2,<==
8.176320329,S0-C6,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.2,
8.176320329,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.01,% Clocks,,idq.ms_switches,0.00,5.19,
8.176320329,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.44,% Slots,,,0.00,5.2,
8.176320329,S0-C7,Bad_Speculation.Branch_Mispredicts,10.76,% Slots,,br_misp_retired.all_branches,0.00,5.2,
8.176320329,S0-C7,Backend_Bound.Memory_Bound,45.01,% Slots,,,0.00,5.2,
8.176320329,S0-C7,Bad_Speculation,10.93,% Slots,,,0.00,5.2,
8.176320329,S0-C7,Backend_Bound,39.69,% Slots,,,0.00,5.2,
8.176320329,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.93,% Core_Clocks,,,0.00,5.46,
8.176320329,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.77,% Core_Clocks,,,0.00,5.19,
8.176320329,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
8.176320329,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C0,Frontend_Bound,20.16,% Slots,,,0.00,5.21,
8.176320329,S1-C0,Bad_Speculation,11.58,% Slots,,,0.00,5.21,
8.176320329,S1-C0,Backend_Bound,36.72,% Slots,,,0.00,5.21,
8.176320329,S1-C0,Frontend_Bound.Frontend_Latency,15.64,% Slots,,rs_events.empty_end,0.00,5.21,
8.176320329,S1-C0,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.2,
8.176320329,S1-C0,Backend_Bound.Memory_Bound,31.17,% Slots,,,0.00,5.2,
8.176320329,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
8.176320329,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,18.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
8.176320329,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C1,Frontend_Bound,35.10,% Slots,,,0.00,5.2,
8.176320329,S1-C1,Backend_Bound,41.35,% Slots,,,0.00,5.2,
8.176320329,S1-C1,Retiring,13.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
8.176320329,S1-C1,Frontend_Bound.Frontend_Latency,27.56,% Slots,,rs_events.empty_end,0.00,5.21,
8.176320329,S1-C1,Backend_Bound.Memory_Bound,28.35,% Slots,,,0.00,5.2,<==
8.176320329,S1-C1,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.2,
8.176320329,S1-C1,Retiring.Microcode_Sequencer,4.11,% Slots,,idq.ms_uops,0.00,5.2,
8.176320329,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.19,
8.176320329,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.80,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
8.176320329,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
8.176320329,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.45,% Clocks,,idq.ms_switches,0.00,5.19,
8.176320329,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
8.176320329,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.176320329,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
8.176320329,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C2,Frontend_Bound,32.68,% Slots,,,0.00,5.21,
8.176320329,S1-C2,Backend_Bound,26.29,% Slots,,,0.00,5.2,
8.176320329,S1-C2,Frontend_Bound.Frontend_Latency,20.50,% Slots,,rs_events.empty_end,0.00,5.2,<==
8.176320329,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.21,
8.176320329,S1-C2,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.19,
8.176320329,S1-C2,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.19,
8.176320329,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.19,
8.176320329,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
8.176320329,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.99,% Core_Clocks,,,0.00,5.45,
8.176320329,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.176320329,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C3,Frontend_Bound,31.50,% Slots,,,0.00,5.2,
8.176320329,S1-C3,Backend_Bound,46.11,% Slots,,,0.00,5.2,
8.176320329,S1-C3,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.2,
8.176320329,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.2,
8.176320329,S1-C3,Backend_Bound.Memory_Bound,32.75,% Slots,,,0.00,5.2,<==
8.176320329,S1-C3,Backend_Bound.Core_Bound,13.35,% Slots,,,0.00,5.2,
8.176320329,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.73,% Clocks,,,0.00,5.2,
8.176320329,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,10.38,
8.176320329,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.22,% Core_Clocks,,,0.00,5.45,
8.176320329,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
8.176320329,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.176320329,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C4,Frontend_Bound,33.78,% Slots,,,0.00,5.21,
8.176320329,S1-C4,Backend_Bound,42.32,% Slots,,,0.00,5.2,
8.176320329,S1-C4,Retiring,22.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
8.176320329,S1-C4,Frontend_Bound.Frontend_Latency,27.91,% Slots,,rs_events.empty_end,0.00,5.2,
8.176320329,S1-C4,Backend_Bound.Memory_Bound,32.01,% Slots,,,0.00,5.2,<==
8.176320329,S1-C4,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.2,
8.176320329,S1-C4,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.2,
8.176320329,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.55,% Clocks,,,0.00,5.19,
8.176320329,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
8.176320329,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.12,% Clocks,,idq.ms_switches,0.00,5.19,
8.176320329,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
8.176320329,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.176320329,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
8.176320329,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.55,% Clocks,,,0.00,5.19,
8.176320329,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C5,Frontend_Bound,28.80,% Slots,,,0.00,5.2,
8.176320329,S1-C5,Backend_Bound,49.60,% Slots,,,0.00,5.2,
8.176320329,S1-C5,Retiring,20.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
8.176320329,S1-C5,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.19,
8.176320329,S1-C5,Backend_Bound.Memory_Bound,33.87,% Slots,,,0.00,5.19,<==
8.176320329,S1-C5,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.19,
8.176320329,S1-C5,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.2,
8.176320329,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.24,% Clocks,,,0.00,5.19,
8.176320329,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
8.176320329,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.34,% Clocks,,idq.ms_switches,0.00,5.19,
8.176320329,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
8.176320329,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.176320329,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
8.176320329,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C6,Frontend_Bound,23.79,% Slots,,,0.00,5.21,
8.176320329,S1-C6,Backend_Bound,36.87,% Slots,,,0.00,5.2,
8.176320329,S1-C6,Retiring,26.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
8.176320329,S1-C6,Frontend_Bound.Frontend_Latency,19.62,% Slots,,rs_events.empty_end,0.00,5.2,
8.176320329,S1-C6,Backend_Bound.Memory_Bound,32.28,% Slots,,,0.00,5.2,<==
8.176320329,S1-C6,Retiring.Microcode_Sequencer,2.99,% Slots,,idq.ms_uops,0.00,5.2,
8.176320329,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.19,
8.176320329,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.13,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
8.176320329,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.41,% Clocks,,idq.ms_switches,0.00,5.19,
8.176320329,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
8.176320329,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
8.176320329,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
8.176320329,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C7,Frontend_Bound,29.44,% Slots,,,0.00,5.21,
8.176320329,S1-C7,Backend_Bound,47.34,% Slots,,,0.00,5.2,
8.176320329,S1-C7,Retiring,18.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
8.176320329,S1-C7,Frontend_Bound.Frontend_Latency,25.40,% Slots,,rs_events.empty_end,0.00,5.2,
8.176320329,S1-C7,Backend_Bound.Memory_Bound,37.37,% Slots,,,0.00,5.19,
8.176320329,S1-C7,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.2,
8.176320329,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.51,% Clocks,,,0.00,5.19,
8.176320329,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.39,
8.176320329,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.36,% Clocks,,idq.ms_switches,0.00,5.19,
8.176320329,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
8.176320329,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.30,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,5.2,
8.176320329,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
8.176320329,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.23,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.19,<==
8.176320329,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
8.176320329,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
8.176320329,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
9.688580548,S0-C0,Frontend_Bound,22.16,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,5.09,
9.688580548,S0-C0,Backend_Bound,46.97,% Slots,,,0.00,5.02,
9.688580548,S0-C0,Retiring,29.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S0-C0,Backend_Bound.Memory_Bound,32.04,% Slots,,,0.00,5.02,<==
9.688580548,S0-C0,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.02,
9.688580548,S0-C0,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.09,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
9.688580548,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.688580548,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C1,Frontend_Bound,25.85,% Slots,,,0.00,5.08,
9.688580548,S0-C1,Backend_Bound,48.86,% Slots,,,0.00,5.01,<==
9.688580548,S0-C1,Retiring,27.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S0-C1,Frontend_Bound.Frontend_Latency,27.91,% Slots,,rs_events.empty_end,0.00,5.11,
9.688580548,S0-C1,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.29,
9.688580548,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
9.688580548,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.94,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
9.688580548,S0-C2,Frontend_Bound,22.62,% Slots,,,0.00,5.08,
9.688580548,S0-C2,Backend_Bound,49.50,% Slots,,,0.00,5.02,
9.688580548,S0-C2,Retiring,24.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S0-C2,Backend_Bound.Core_Bound,89.13,% Slots,,,0.00,5.02,<==
9.688580548,S0-C2,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.37,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C3,Backend_Bound,65.97,% Slots,,,0.00,5.02,
9.688580548,S0-C3,Retiring,27.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
9.688580548,S0-C3,Backend_Bound.Memory_Bound,45.46,% Slots,,,0.00,5.02,
9.688580548,S0-C3,Backend_Bound.Core_Bound,20.51,% Slots,,,0.00,5.02,
9.688580548,S0-C3,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.27,
9.688580548,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
9.688580548,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,17.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
9.688580548,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C4,Frontend_Bound,20.95,% Slots,,,0.00,5.07,
9.688580548,S0-C4,Backend_Bound,50.76,% Slots,,,0.00,5.02,
9.688580548,S0-C4,Retiring,30.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
9.688580548,S0-C4,Frontend_Bound.Frontend_Latency,16.63,% Slots,,rs_events.empty_end,0.00,5.11,
9.688580548,S0-C4,Backend_Bound.Core_Bound,60.71,% Slots,,,0.00,5.02,<==
9.688580548,S0-C4,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.27,
9.688580548,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.28,% Clocks,,,0.00,5.29,
9.688580548,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
9.688580548,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.55,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C5,Frontend_Bound,23.37,% Slots,,,0.00,5.07,
9.688580548,S0-C5,Backend_Bound,49.02,% Slots,,,0.00,5.02,
9.688580548,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.74,% Slots,,,0.00,5.07,
9.688580548,S0-C5,Backend_Bound.Memory_Bound,46.18,% Slots,,,0.00,5.02,
9.688580548,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.42,% Core_Clocks,,,0.00,5.29,
9.688580548,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
9.688580548,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.68,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
9.688580548,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,15.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
9.688580548,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.38,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
9.688580548,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C6,Backend_Bound,43.10,% Slots,,,0.00,5.02,
9.688580548,S0-C6,Backend_Bound.Memory_Bound,36.25,% Slots,,,0.00,5.02,<==
9.688580548,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
9.688580548,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
9.688580548,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C7,Frontend_Bound,23.34,% Slots,,,0.00,5.07,
9.688580548,S0-C7,Backend_Bound,49.49,% Slots,,,0.00,5.03,<==
9.688580548,S0-C7,Frontend_Bound.Frontend_Latency,22.09,% Slots,,rs_events.empty_end,0.00,5.1,
9.688580548,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.29,
9.688580548,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
9.688580548,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C0,Backend_Bound,66.77,% Slots,,,0.00,5.02,
9.688580548,S1-C0,Retiring,22.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S1-C0,Backend_Bound.Memory_Bound,42.83,% Slots,,,0.00,5.02,
9.688580548,S1-C0,Backend_Bound.Core_Bound,23.94,% Slots,,,0.00,5.02,
9.688580548,S1-C0,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.06,% Clocks,,idq.ms_switches,0.00,5.3,
9.688580548,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
9.688580548,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.688580548,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C1,Frontend_Bound,37.01,% Slots,,,0.00,5.06,
9.688580548,S1-C1,Backend_Bound,42.35,% Slots,,,0.00,5.02,
9.688580548,S1-C1,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S1-C1,Frontend_Bound.Frontend_Latency,30.84,% Slots,,rs_events.empty_end,0.00,5.09,
9.688580548,S1-C1,Backend_Bound.Memory_Bound,31.13,% Slots,,,0.00,5.02,<==
9.688580548,S1-C1,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.02,
9.688580548,S1-C1,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.51,% Clocks,,,0.00,5.29,
9.688580548,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.52,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
9.688580548,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
9.688580548,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.67,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
9.688580548,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.01,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
9.688580548,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,17.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
9.688580548,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.01,% Clocks,,,0.00,5.29,
9.688580548,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C2,Frontend_Bound,34.58,% Slots,,,0.00,5.06,<==
9.688580548,S1-C2,Bad_Speculation,10.15,% Slots,,,0.00,5.02,
9.688580548,S1-C2,Backend_Bound,15.84,% Slots,,,0.00,5.02,
9.688580548,S1-C2,Frontend_Bound.Frontend_Latency,18.71,% Slots,,rs_events.empty_end,0.00,5.09,
9.688580548,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.86,% Slots,,,0.00,5.06,
9.688580548,S1-C2,Bad_Speculation.Branch_Mispredicts,9.78,% Slots,,br_misp_retired.all_branches,0.00,5.02,
9.688580548,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.3,
9.688580548,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.33,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
9.688580548,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.22,% Core_Clocks,,,0.00,5.28,
9.688580548,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C3,Frontend_Bound,32.81,% Slots,,,0.00,5.06,
9.688580548,S1-C3,Backend_Bound,43.83,% Slots,,,0.00,5.02,
9.688580548,S1-C3,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S1-C3,Frontend_Bound.Frontend_Latency,37.48,% Slots,,rs_events.empty_end,0.00,5.09,
9.688580548,S1-C3,Backend_Bound.Memory_Bound,60.74,% Slots,,,0.00,5.02,
9.688580548,S1-C3,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
9.688580548,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.82,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,26.29,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
9.688580548,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C4,Frontend_Bound,34.44,% Slots,,,0.00,5.06,
9.688580548,S1-C4,Backend_Bound,44.81,% Slots,,,0.00,5.02,
9.688580548,S1-C4,Retiring,9.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S1-C4,Frontend_Bound.Frontend_Latency,40.06,% Slots,,rs_events.empty_end,0.00,5.09,
9.688580548,S1-C4,Backend_Bound.Memory_Bound,42.37,% Slots,,,0.00,5.02,<==
9.688580548,S1-C4,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.93,% Clocks,,,0.00,5.29,
9.688580548,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.88,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
9.688580548,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
9.688580548,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.14,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
9.688580548,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.688580548,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.36,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
9.688580548,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C5,Frontend_Bound,33.17,% Slots,,,0.00,5.06,
9.688580548,S1-C5,Backend_Bound,49.94,% Slots,,,0.00,5.02,
9.688580548,S1-C5,Retiring,9.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S1-C5,Frontend_Bound.Frontend_Latency,30.52,% Slots,,rs_events.empty_end,0.00,5.09,
9.688580548,S1-C5,Backend_Bound.Memory_Bound,35.19,% Slots,,,0.00,5.02,
9.688580548,S1-C5,Backend_Bound.Core_Bound,14.75,% Slots,,,0.00,5.02,
9.688580548,S1-C5,Retiring.Microcode_Sequencer,4.11,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.37,% Clocks,,,0.00,5.29,
9.688580548,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
9.688580548,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
9.688580548,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,20.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
9.688580548,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C6,Frontend_Bound,23.77,% Slots,,,0.00,5.06,
9.688580548,S1-C6,Backend_Bound,55.55,% Slots,,,0.00,5.02,
9.688580548,S1-C6,Retiring,21.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S1-C6,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.08,
9.688580548,S1-C6,Backend_Bound.Memory_Bound,42.36,% Slots,,,0.00,5.02,<==
9.688580548,S1-C6,Backend_Bound.Core_Bound,13.20,% Slots,,,0.00,5.02,
9.688580548,S1-C6,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.3,
9.688580548,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
9.688580548,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,,idq.ms_switches,0.00,5.3,
9.688580548,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
9.688580548,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,15.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.688580548,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.41,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,
9.688580548,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C7,Frontend_Bound,33.46,% Slots,,,0.00,5.27,
9.688580548,S1-C7,Backend_Bound,49.58,% Slots,,,0.00,5.27,
9.688580548,S1-C7,Retiring,14.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.688580548,S1-C7,Frontend_Bound.Frontend_Latency,25.77,% Slots,,rs_events.empty_end,0.00,5.13,
9.688580548,S1-C7,Backend_Bound.Memory_Bound,36.55,% Slots,,,0.00,5.08,
9.688580548,S1-C7,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.08,
9.688580548,S1-C7,Retiring.Microcode_Sequencer,4.75,% Slots,,idq.ms_uops,0.00,5.28,
9.688580548,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.38,% Clocks,,,0.00,5.29,
9.688580548,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.52,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
9.688580548,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
9.688580548,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.91,% Clocks,,idq.ms_switches,0.00,5.29,
9.688580548,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
9.688580548,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
9.688580548,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
9.688580548,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,25.89,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
9.688580548,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
9.688580548,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
9.688580548,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
9.688580548,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
9.688580548,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
9.688580548,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
9.688580548,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
9.688580548,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
9.688580548,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
9.688580548,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
11.204438443,S0-C0,Backend_Bound,61.71,% Slots,,,0.00,5.28,
11.204438443,S0-C0,Retiring,22.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S0-C0,Backend_Bound.Memory_Bound,40.18,% Slots,,,0.00,5.28,
11.204438443,S0-C0,Backend_Bound.Core_Bound,21.53,% Slots,,,0.00,5.28,
11.204438443,S0-C0,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.30,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
11.204438443,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
11.204438443,S0-C1,Frontend_Bound,39.02,% Slots,,,0.00,5.28,
11.204438443,S0-C1,Backend_Bound,34.02,% Slots,,,0.00,5.28,
11.204438443,S0-C1,Retiring,22.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
11.204438443,S0-C1,Frontend_Bound.Frontend_Latency,26.08,% Slots,,rs_events.empty_end,0.00,5.28,<==
11.204438443,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.75,% Slots,,,0.00,5.28,
11.204438443,S0-C1,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.28,
11.204438443,S0-C1,Backend_Bound.Core_Bound,15.44,% Slots,,,0.00,5.28,
11.204438443,S0-C1,Retiring.Microcode_Sequencer,7.31,% Slots,,idq.ms_uops,0.00,5.29,
11.204438443,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.60,% Clocks,,,0.00,5.28,
11.204438443,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
11.204438443,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.50,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.21,% Core_Clocks,,,0.00,5.23,
11.204438443,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
11.204438443,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
11.204438443,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.43,% Clocks,,,0.00,5.28,
11.204438443,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
11.204438443,S0-C2,Frontend_Bound,23.90,% Slots,,,0.00,5.28,
11.204438443,S0-C2,Backend_Bound,58.22,% Slots,,,0.00,5.28,
11.204438443,S0-C2,Retiring,19.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S0-C2,Frontend_Bound.Frontend_Bandwidth,34.51,% Slots,,,0.00,5.28,
11.204438443,S0-C2,Backend_Bound.Memory_Bound,24.59,% Slots,,,0.00,5.28,
11.204438443,S0-C2,Backend_Bound.Core_Bound,33.63,% Slots,,,0.00,5.28,<==
11.204438443,S0-C2,Retiring.Microcode_Sequencer,7.65,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.47,% Core_Clocks,,,0.00,5.23,
11.204438443,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
11.204438443,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
11.204438443,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
11.204438443,S0-C3,Frontend_Bound,28.46,% Slots,,,0.00,5.28,
11.204438443,S0-C3,Backend_Bound,45.85,% Slots,,,0.00,5.28,<==
11.204438443,S0-C3,Retiring,10.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S0-C3,Frontend_Bound.Frontend_Latency,23.94,% Slots,,rs_events.empty_end,0.00,5.28,
11.204438443,S0-C3,Backend_Bound.Memory_Bound,22.32,% Slots,,,0.00,5.28,
11.204438443,S0-C3,Backend_Bound.Core_Bound,23.53,% Slots,,,0.00,5.28,
11.204438443,S0-C3,Retiring.Microcode_Sequencer,4.28,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.93,% Clocks,,,0.00,5.28,
11.204438443,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.33,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
11.204438443,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
11.204438443,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.10,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
11.204438443,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
11.204438443,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
11.204438443,S0-C4,Frontend_Bound,24.22,% Slots,,,0.00,5.28,
11.204438443,S0-C4,Backend_Bound,48.99,% Slots,,,0.00,5.28,<==
11.204438443,S0-C4,Retiring,21.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S0-C4,Frontend_Bound.Frontend_Latency,17.83,% Slots,,rs_events.empty_end,0.00,5.28,
11.204438443,S0-C4,Backend_Bound.Memory_Bound,24.12,% Slots,,,0.00,5.28,
11.204438443,S0-C4,Backend_Bound.Core_Bound,24.87,% Slots,,,0.00,5.28,
11.204438443,S0-C4,Retiring.Microcode_Sequencer,6.90,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.74,% Clocks,,,0.00,5.28,
11.204438443,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
11.204438443,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
11.204438443,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
11.204438443,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
11.204438443,S0-C5,Frontend_Bound,34.23,% Slots,,,0.00,5.28,
11.204438443,S0-C5,Backend_Bound,38.64,% Slots,,,0.00,5.28,<==
11.204438443,S0-C5,Retiring,16.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S0-C5,Frontend_Bound.Frontend_Latency,23.13,% Slots,,rs_events.empty_end,0.00,5.28,
11.204438443,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.34,% Slots,,,0.00,5.28,
11.204438443,S0-C5,Backend_Bound.Memory_Bound,17.96,% Slots,,,0.00,5.28,
11.204438443,S0-C5,Backend_Bound.Core_Bound,20.68,% Slots,,,0.00,5.28,
11.204438443,S0-C5,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.98,% Clocks,,,0.00,5.28,
11.204438443,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
11.204438443,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.38,% Core_Clocks,,,0.00,5.23,
11.204438443,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
11.204438443,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
11.204438443,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
11.204438443,S0-C6,Frontend_Bound,28.57,% Slots,,,0.00,5.28,
11.204438443,S0-C6,Backend_Bound,42.80,% Slots,,,0.00,5.28,<==
11.204438443,S0-C6,Retiring,13.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
11.204438443,S0-C6,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.28,
11.204438443,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.93,% Slots,,,0.00,5.28,
11.204438443,S0-C6,Backend_Bound.Memory_Bound,23.57,% Slots,,,0.00,5.28,
11.204438443,S0-C6,Backend_Bound.Core_Bound,19.23,% Slots,,,0.00,5.28,
11.204438443,S0-C6,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.29,
11.204438443,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.51,% Clocks,,,0.00,5.28,
11.204438443,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.02,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
11.204438443,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
11.204438443,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.23,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.90,% Core_Clocks,,,0.00,5.24,
11.204438443,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
11.204438443,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
11.204438443,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
11.204438443,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
11.204438443,S0-C7,Frontend_Bound,26.76,% Slots,,,0.00,5.28,
11.204438443,S0-C7,Backend_Bound,45.83,% Slots,,,0.00,5.28,<==
11.204438443,S0-C7,Retiring,14.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S0-C7,Frontend_Bound.Frontend_Latency,19.33,% Slots,,rs_events.empty_end,0.00,5.28,
11.204438443,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.85,% Slots,,,0.00,5.28,
11.204438443,S0-C7,Backend_Bound.Memory_Bound,22.30,% Slots,,,0.00,5.28,
11.204438443,S0-C7,Backend_Bound.Core_Bound,23.54,% Slots,,,0.00,5.28,
11.204438443,S0-C7,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.38,% Clocks,,,0.00,5.28,
11.204438443,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.47,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
11.204438443,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.66,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.35,% Core_Clocks,,,0.00,5.24,
11.204438443,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
11.204438443,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
11.204438443,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
11.204438443,S1-C0,Backend_Bound,72.25,% Slots,,,0.00,5.28,
11.204438443,S1-C0,Retiring,32.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S1-C0,Backend_Bound.Memory_Bound,14.30,% Slots,,,0.00,5.28,
11.204438443,S1-C0,Backend_Bound.Core_Bound,57.94,% Slots,,,0.00,5.28,<==
11.204438443,S1-C0,Retiring.Microcode_Sequencer,11.72,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.65,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
11.204438443,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
11.204438443,S1-C1,Backend_Bound,49.88,% Slots,,,0.00,5.28,
11.204438443,S1-C1,Retiring,23.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S1-C1,Backend_Bound.Memory_Bound,33.12,% Slots,,,0.00,5.28,
11.204438443,S1-C1,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.28,
11.204438443,S1-C1,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.29,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
11.204438443,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
11.204438443,S1-C2,Frontend_Bound,30.04,% Slots,,,0.00,5.28,
11.204438443,S1-C2,Backend_Bound,25.00,% Slots,,,0.00,5.28,
11.204438443,S1-C2,Frontend_Bound.Frontend_Latency,18.79,% Slots,,rs_events.empty_end,0.00,5.28,<==
11.204438443,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.28,
11.204438443,S1-C2,Backend_Bound.Core_Bound,15.59,% Slots,,,0.00,5.28,
11.204438443,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.28,
11.204438443,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.31,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
11.204438443,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.99,% Core_Clocks,,,0.00,5.24,
11.204438443,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
11.204438443,S1-C3,Frontend_Bound,20.60,% Slots,,,0.00,5.28,
11.204438443,S1-C3,Backend_Bound,65.02,% Slots,,,0.00,5.28,
11.204438443,S1-C3,Retiring,24.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S1-C3,Frontend_Bound.Frontend_Latency,29.94,% Slots,,rs_events.empty_end,0.00,5.28,
11.204438443,S1-C3,Backend_Bound.Memory_Bound,74.08,% Slots,,,0.00,5.28,
11.204438443,S1-C3,Retiring.Microcode_Sequencer,7.96,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.28,
11.204438443,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
11.204438443,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
11.204438443,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.16,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
11.204438443,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
11.204438443,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
11.204438443,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,25.05,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
11.204438443,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
11.204438443,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.28,
11.204438443,S1-C4,Backend_Bound.Memory_Bound,32.34,% Slots,,,0.00,5.28,
11.204438443,S1-C4,Backend_Bound.Core_Bound,25.05,% Slots,,,0.00,5.28,
11.204438443,S1-C4,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S1-C4,Backend_Bound,57.39,% Slots,,,0.00,5.28,
11.204438443,S1-C4,Retiring,24.36,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.68,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.46,% Core_Clocks,,,0.00,5.24,
11.204438443,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
11.204438443,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
11.204438443,S1-C5,Backend_Bound,61.47,% Slots,,,0.00,5.28,
11.204438443,S1-C5,Retiring,21.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S1-C5,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.28,
11.204438443,S1-C5,Backend_Bound.Core_Bound,36.38,% Slots,,,0.00,5.28,<==
11.204438443,S1-C5,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.05,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
11.204438443,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
11.204438443,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
11.204438443,S1-C6,Backend_Bound,61.11,% Slots,,,0.00,5.28,
11.204438443,S1-C6,Retiring,25.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
11.204438443,S1-C6,Backend_Bound.Memory_Bound,45.73,% Slots,,,0.00,5.28,
11.204438443,S1-C6,Backend_Bound.Core_Bound,15.38,% Slots,,,0.00,5.28,
11.204438443,S1-C6,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.29,
11.204438443,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.74,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
11.204438443,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.10,% Clocks,,,0.00,5.28,
11.204438443,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
11.204438443,S1-C7,Backend_Bound,55.70,% Slots,,,0.00,5.02,
11.204438443,S1-C7,Retiring,24.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
11.204438443,S1-C7,Backend_Bound.Memory_Bound,31.64,% Slots,,,0.00,5.02,
11.204438443,S1-C7,Backend_Bound.Core_Bound,24.06,% Slots,,,0.00,5.02,
11.204438443,S1-C7,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.28,
11.204438443,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.87,% Clocks,,idq.ms_switches,0.00,5.28,
11.204438443,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
11.204438443,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.17,% Clocks,,,0.00,5.28,
11.204438443,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
11.204438443,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
11.204438443,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
11.204438443,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
11.204438443,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
11.204438443,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
11.204438443,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
11.204438443,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
11.204438443,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
11.204438443,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
11.204438443,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
11.204438443,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
11.204438443,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
11.204438443,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
11.204438443,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
11.204438443,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
11.204438443,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
12.716487199,S0-C0,Backend_Bound,56.95,% Slots,,,0.00,5.29,
12.716487199,S0-C0,Retiring,25.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.716487199,S0-C0,Backend_Bound.Memory_Bound,37.67,% Slots,,,0.00,5.29,<==
12.716487199,S0-C0,Backend_Bound.Core_Bound,19.28,% Slots,,,0.00,5.29,
12.716487199,S0-C0,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.29,
12.716487199,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
12.716487199,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,14.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
12.716487199,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.80,% Clocks,,,0.00,5.29,
12.716487199,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S0-C1,Frontend_Bound,32.29,% Slots,,,0.00,5.28,
12.716487199,S0-C1,Backend_Bound,43.35,% Slots,,,0.00,5.28,
12.716487199,S0-C1,Retiring,20.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.716487199,S0-C1,Frontend_Bound.Frontend_Latency,25.65,% Slots,,rs_events.empty_end,0.00,5.28,
12.716487199,S0-C1,Backend_Bound.Memory_Bound,34.18,% Slots,,,0.00,5.28,
12.716487199,S0-C1,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.29,
12.716487199,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.29,
12.716487199,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
12.716487199,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.98,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
12.716487199,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,16.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
12.716487199,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.91,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,<==
12.716487199,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S0-C2,Frontend_Bound,25.28,% Slots,,,0.00,5.28,
12.716487199,S0-C2,Backend_Bound,55.44,% Slots,,,0.00,5.28,
12.716487199,S0-C2,Retiring,24.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S0-C2,Frontend_Bound.Frontend_Latency,23.03,% Slots,,rs_events.empty_end,0.00,5.28,
12.716487199,S0-C2,Backend_Bound.Memory_Bound,40.05,% Slots,,,0.00,5.28,<==
12.716487199,S0-C2,Backend_Bound.Core_Bound,15.39,% Slots,,,0.00,5.28,
12.716487199,S0-C2,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.84,% Clocks,,,0.00,5.29,
12.716487199,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
12.716487199,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.02,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
12.716487199,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
12.716487199,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S0-C3,Frontend_Bound,45.80,% Slots,,,0.00,5.29,
12.716487199,S0-C3,Backend_Bound,33.83,% Slots,,,0.00,5.29,
12.716487199,S0-C3,Retiring,10.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S0-C3,Frontend_Bound.Frontend_Latency,29.72,% Slots,,rs_events.empty_end,0.00,5.29,
12.716487199,S0-C3,Frontend_Bound.Frontend_Bandwidth,42.51,% Slots,,,0.00,5.29,
12.716487199,S0-C3,Backend_Bound.Memory_Bound,21.09,% Slots,,,0.00,5.29,
12.716487199,S0-C3,Backend_Bound.Core_Bound,12.74,% Slots,,,0.00,5.29,
12.716487199,S0-C3,Retiring.Microcode_Sequencer,4.68,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.85,% Clocks,,,0.00,5.29,
12.716487199,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.02,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
12.716487199,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
12.716487199,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.10,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.44,% Core_Clocks,,,0.00,5.04,<==
12.716487199,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
12.716487199,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,17.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
12.716487199,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S0-C4,Frontend_Bound,41.48,% Slots,,,0.00,5.29,
12.716487199,S0-C4,Backend_Bound,34.57,% Slots,,,0.00,5.29,
12.716487199,S0-C4,Retiring,14.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
12.716487199,S0-C4,Frontend_Bound.Frontend_Latency,29.55,% Slots,,rs_events.empty_end,0.00,5.29,<==
12.716487199,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.19,% Slots,,,0.00,5.29,
12.716487199,S0-C4,Backend_Bound.Memory_Bound,26.22,% Slots,,,0.00,5.29,
12.716487199,S0-C4,Retiring.Microcode_Sequencer,4.91,% Slots,,idq.ms_uops,0.00,5.29,
12.716487199,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.88,% Clocks,,,0.00,5.29,
12.716487199,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.09,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
12.716487199,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
12.716487199,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.29,% Core_Clocks,,,0.00,5.03,
12.716487199,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
12.716487199,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,19.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
12.716487199,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.08,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.02,
12.716487199,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S0-C5,Frontend_Bound,38.54,% Slots,,,0.00,5.28,
12.716487199,S0-C5,Backend_Bound,39.61,% Slots,,,0.00,5.28,
12.716487199,S0-C5,Retiring,15.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S0-C5,Frontend_Bound.Frontend_Latency,26.21,% Slots,,rs_events.empty_end,0.00,5.28,
12.716487199,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.23,% Slots,,,0.00,5.28,
12.716487199,S0-C5,Backend_Bound.Memory_Bound,26.16,% Slots,,,0.00,5.28,
12.716487199,S0-C5,Backend_Bound.Core_Bound,13.45,% Slots,,,0.00,5.28,
12.716487199,S0-C5,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.44,% Clocks,,,0.00,5.29,
12.716487199,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.49,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
12.716487199,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
12.716487199,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.86,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.91,% Core_Clocks,,,0.00,5.04,
12.716487199,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
12.716487199,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,20.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
12.716487199,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S0-C6,Frontend_Bound,40.90,% Slots,,,0.00,5.28,
12.716487199,S0-C6,Backend_Bound,37.97,% Slots,,,0.00,5.28,
12.716487199,S0-C6,Retiring,15.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S0-C6,Frontend_Bound.Frontend_Latency,31.78,% Slots,,rs_events.empty_end,0.00,5.28,<==
12.716487199,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.28,
12.716487199,S0-C6,Backend_Bound.Memory_Bound,27.80,% Slots,,,0.00,5.28,
12.716487199,S0-C6,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.28,
12.716487199,S0-C6,Retiring.Microcode_Sequencer,4.47,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.98,% Clocks,,,0.00,5.29,
12.716487199,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.23,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
12.716487199,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
12.716487199,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.93,% Core_Clocks,,,0.00,5.03,
12.716487199,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
12.716487199,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,18.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
12.716487199,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
12.716487199,S0-C7,Frontend_Bound,45.78,% Slots,,,0.00,5.28,
12.716487199,S0-C7,Backend_Bound,32.66,% Slots,,,0.00,5.28,
12.716487199,S0-C7,Retiring,13.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S0-C7,Frontend_Bound.Frontend_Latency,46.90,% Slots,,rs_events.empty_end,0.00,5.28,<==
12.716487199,S0-C7,Backend_Bound.Memory_Bound,49.49,% Slots,,,0.00,5.28,
12.716487199,S0-C7,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.48,% Clocks,,,0.00,5.29,
12.716487199,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.00,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
12.716487199,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
12.716487199,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
12.716487199,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,18.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.716487199,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
12.716487199,S1-C0,Frontend_Bound,49.23,% Slots,,,0.00,5.29,
12.716487199,S1-C0,Backend_Bound,28.00,% Slots,,,0.00,5.29,
12.716487199,S1-C0,Retiring,11.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S1-C0,Frontend_Bound.Frontend_Latency,47.39,% Slots,,rs_events.empty_end,0.00,5.29,
12.716487199,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.29,
12.716487199,S1-C0,Backend_Bound.Memory_Bound,21.19,% Slots,,,0.00,5.29,
12.716487199,S1-C0,Retiring.Microcode_Sequencer,7.17,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.09,% Clocks,,,0.00,5.29,
12.716487199,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.91,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
12.716487199,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,<==
12.716487199,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.72,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.33,% Core_Clocks,,,0.00,5.03,
12.716487199,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
12.716487199,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.716487199,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S1-C1,Backend_Bound,49.27,% Slots,,,0.00,5.29,
12.716487199,S1-C1,Retiring,24.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S1-C1,Backend_Bound.Memory_Bound,31.95,% Slots,,,0.00,5.29,
12.716487199,S1-C1,Backend_Bound.Core_Bound,17.32,% Slots,,,0.00,5.29,
12.716487199,S1-C1,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
12.716487199,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.19,% Clocks,,,0.00,5.29,
12.716487199,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S1-C2,Frontend_Bound,33.84,% Slots,,,0.00,5.29,<==
12.716487199,S1-C2,Backend_Bound,18.11,% Slots,,,0.00,5.29,
12.716487199,S1-C2,Frontend_Bound.Frontend_Latency,19.51,% Slots,,rs_events.empty_end,0.00,5.29,
12.716487199,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.43,% Slots,,,0.00,5.29,
12.716487199,S1-C2,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.29,
12.716487199,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.29,
12.716487199,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
12.716487199,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.37,% Core_Clocks,,,0.00,5.03,
12.716487199,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S1-C3,Frontend_Bound,49.10,% Slots,,,0.00,5.29,
12.716487199,S1-C3,Backend_Bound,29.58,% Slots,,,0.00,5.29,
12.716487199,S1-C3,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S1-C3,Frontend_Bound.Frontend_Latency,25.97,% Slots,,rs_events.empty_end,0.00,5.29,
12.716487199,S1-C3,Frontend_Bound.Frontend_Bandwidth,35.35,% Slots,,,0.00,5.29,
12.716487199,S1-C3,Backend_Bound.Memory_Bound,20.52,% Slots,,,0.00,5.29,
12.716487199,S1-C3,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.80,% Clocks,,,0.00,5.29,
12.716487199,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
12.716487199,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.37,% Core_Clocks,,,0.00,5.03,<==
12.716487199,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
12.716487199,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,16.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.716487199,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S1-C4,Frontend_Bound,32.91,% Slots,,,0.00,5.28,
12.716487199,S1-C4,Backend_Bound,35.04,% Slots,,,0.00,5.28,
12.716487199,S1-C4,Retiring,15.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S1-C4,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.28,
12.716487199,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.61,% Slots,,,0.00,5.28,
12.716487199,S1-C4,Backend_Bound.Memory_Bound,28.58,% Slots,,,0.00,5.28,
12.716487199,S1-C4,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.29,
12.716487199,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
12.716487199,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.29,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.44,% Core_Clocks,,,0.00,5.03,
12.716487199,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
12.716487199,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.83,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.3,
12.716487199,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.716487199,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,23.60,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,<==
12.716487199,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S1-C5,Frontend_Bound,36.23,% Slots,,,0.00,5.29,
12.716487199,S1-C5,Backend_Bound,36.17,% Slots,,,0.00,5.29,
12.716487199,S1-C5,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S1-C5,Frontend_Bound.Frontend_Latency,24.39,% Slots,,rs_events.empty_end,0.00,5.29,<==
12.716487199,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.71,% Slots,,,0.00,5.29,
12.716487199,S1-C5,Backend_Bound.Memory_Bound,23.16,% Slots,,,0.00,5.29,
12.716487199,S1-C5,Backend_Bound.Core_Bound,13.01,% Slots,,,0.00,5.29,
12.716487199,S1-C5,Retiring.Microcode_Sequencer,7.39,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.29,
12.716487199,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
12.716487199,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.23,% Core_Clocks,,,0.00,5.03,
12.716487199,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
12.716487199,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.51,% Clocks,,,0.00,5.29,
12.716487199,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
12.716487199,S1-C6,Frontend_Bound,38.02,% Slots,,,0.00,5.28,
12.716487199,S1-C6,Backend_Bound,26.30,% Slots,,,0.00,5.28,
12.716487199,S1-C6,Frontend_Bound.Frontend_Latency,23.16,% Slots,,rs_events.empty_end,0.00,5.29,
12.716487199,S1-C6,Frontend_Bound.Frontend_Bandwidth,30.43,% Slots,,,0.00,5.28,
12.716487199,S1-C6,Backend_Bound.Memory_Bound,11.30,% Slots,,,0.00,5.28,
12.716487199,S1-C6,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.28,
12.716487199,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
12.716487199,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.71,% Core_Clocks,,,0.00,5.02,<==
12.716487199,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.88,% Core_Clocks,,,0.00,5.29,
12.716487199,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
12.716487199,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
12.716487199,S1-C7,Frontend_Bound,52.82,% Slots,,,0.00,5.29,
12.716487199,S1-C7,Backend_Bound,15.64,% Slots,,,0.00,5.27,
12.716487199,S1-C7,Retiring,15.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
12.716487199,S1-C7,Frontend_Bound.Frontend_Latency,37.98,% Slots,,rs_events.empty_end,0.00,5.29,
12.716487199,S1-C7,Frontend_Bound.Frontend_Bandwidth,27.25,% Slots,,,0.00,5.29,
12.716487199,S1-C7,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.28,
12.716487199,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.29,
12.716487199,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.48,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
12.716487199,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,<==
12.716487199,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.46,% Clocks,,idq.ms_switches,0.00,5.29,
12.716487199,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.75,% Core_Clocks,,,0.00,5.29,
12.716487199,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
12.716487199,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
12.716487199,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
12.716487199,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C0,Backend_Bound,57.42,% Slots,,,0.00,5.3,<==
14.225022093,S0-C0,Retiring,26.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
14.225022093,S0-C0,Backend_Bound.Memory_Bound,30.52,% Slots,,,0.00,5.03,
14.225022093,S0-C0,Backend_Bound.Core_Bound,26.90,% Slots,,,0.00,5.03,
14.225022093,S0-C0,Retiring.Microcode_Sequencer,6.55,% Slots,,idq.ms_uops,0.00,5.3,
14.225022093,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.3,
14.225022093,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.225022093,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
14.225022093,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.56,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
14.225022093,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C1,Frontend_Bound,38.69,% Slots,,,0.00,5.29,
14.225022093,S0-C1,Backend_Bound,37.73,% Slots,,,0.00,5.29,
14.225022093,S0-C1,Retiring,28.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
14.225022093,S0-C1,Frontend_Bound.Frontend_Latency,99.82,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S0-C1,Backend_Bound.Core_Bound,82.64,% Slots,,,0.00,5.03,
14.225022093,S0-C1,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.3,
14.225022093,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.3,
14.225022093,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.3,<==
14.225022093,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C2,Frontend_Bound,29.27,% Slots,,,0.00,5.3,
14.225022093,S0-C2,Backend_Bound,48.69,% Slots,,,0.00,5.3,
14.225022093,S0-C2,Retiring,21.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S0-C2,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,0.00,5.3,
14.225022093,S0-C2,Backend_Bound.Memory_Bound,38.47,% Slots,,,0.00,5.03,<==
14.225022093,S0-C2,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.03,
14.225022093,S0-C2,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.11,% Clocks,,,0.00,5.3,
14.225022093,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.53,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
14.225022093,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.46,% Clocks,,idq.ms_switches,0.00,5.3,
14.225022093,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.225022093,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
14.225022093,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,
14.225022093,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C3,Frontend_Bound,20.61,% Slots,,,0.00,5.29,
14.225022093,S0-C3,Backend_Bound,61.43,% Slots,,,0.00,5.29,
14.225022093,S0-C3,Retiring,26.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S0-C3,Frontend_Bound.Frontend_Latency,16.27,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S0-C3,Backend_Bound.Memory_Bound,45.65,% Slots,,,0.00,5.03,
14.225022093,S0-C3,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.03,
14.225022093,S0-C3,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.3,
14.225022093,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
14.225022093,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.43,% Clocks,,idq.ms_switches,0.00,5.3,
14.225022093,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.225022093,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,13.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
14.225022093,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.64,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
14.225022093,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C4,Frontend_Bound,26.66,% Slots,,,0.00,5.3,
14.225022093,S0-C4,Backend_Bound,59.52,% Slots,,,0.00,5.3,
14.225022093,S0-C4,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S0-C4,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S0-C4,Backend_Bound.Memory_Bound,46.16,% Slots,,,0.00,5.03,<==
14.225022093,S0-C4,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.03,
14.225022093,S0-C4,Retiring.Microcode_Sequencer,8.11,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.91,% Clocks,,,0.00,5.3,
14.225022093,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.54,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
14.225022093,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.3,
14.225022093,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.225022093,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
14.225022093,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C5,Frontend_Bound,27.13,% Slots,,,0.00,5.29,
14.225022093,S0-C5,Backend_Bound,51.29,% Slots,,,0.00,5.29,
14.225022093,S0-C5,Retiring,25.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S0-C5,Frontend_Bound.Frontend_Latency,30.19,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S0-C5,Backend_Bound.Memory_Bound,73.88,% Slots,,,0.00,5.03,<==
14.225022093,S0-C5,Retiring.Microcode_Sequencer,10.06,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.31,% Clocks,,,0.00,5.3,
14.225022093,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.40,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
14.225022093,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
14.225022093,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.77,% Clocks,,idq.ms_switches,0.00,5.3,
14.225022093,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.225022093,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
14.225022093,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C6,Frontend_Bound,37.69,% Slots,,,0.00,5.3,
14.225022093,S0-C6,Backend_Bound,33.87,% Slots,,,0.00,5.3,
14.225022093,S0-C6,Retiring,18.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S0-C6,Frontend_Bound.Frontend_Latency,26.15,% Slots,,rs_events.empty_end,0.00,5.3,
14.225022093,S0-C6,Backend_Bound.Memory_Bound,27.13,% Slots,,,0.00,5.03,
14.225022093,S0-C6,Retiring.Microcode_Sequencer,9.33,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.36,% Clocks,,,0.00,5.3,
14.225022093,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,<==
14.225022093,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.97,% Clocks,,idq.ms_switches,0.00,5.3,
14.225022093,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.225022093,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
14.225022093,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C7,Frontend_Bound,26.61,% Slots,,,0.00,5.29,
14.225022093,S0-C7,Backend_Bound,59.74,% Slots,,,0.00,5.29,
14.225022093,S0-C7,Retiring,21.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S0-C7,Frontend_Bound.Frontend_Latency,18.48,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S0-C7,Backend_Bound.Memory_Bound,37.24,% Slots,,,0.00,5.03,<==
14.225022093,S0-C7,Backend_Bound.Core_Bound,22.50,% Slots,,,0.00,5.03,
14.225022093,S0-C7,Retiring.Microcode_Sequencer,9.56,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,30.63,% Clocks,,idq.ms_switches,0.00,5.3,
14.225022093,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
14.225022093,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
14.225022093,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
14.225022093,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C0,Frontend_Bound,31.08,% Slots,,,0.00,5.29,
14.225022093,S1-C0,Backend_Bound,56.20,% Slots,,,0.00,5.29,
14.225022093,S1-C0,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S1-C0,Frontend_Bound.Frontend_Latency,29.66,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S1-C0,Backend_Bound.Memory_Bound,46.30,% Slots,,,0.00,5.04,
14.225022093,S1-C0,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.36,% Clocks,,,0.00,5.29,
14.225022093,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.08,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
14.225022093,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.96,% Clocks,,idq.ms_switches,0.00,5.29,
14.225022093,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.225022093,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.05,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
14.225022093,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
14.225022093,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
14.225022093,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.12,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.04,<==
14.225022093,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
14.225022093,S1-C1,Frontend_Bound,25.77,% Slots,,,0.00,5.29,
14.225022093,S1-C1,Backend_Bound,49.80,% Slots,,,0.00,5.29,
14.225022093,S1-C1,Retiring,22.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S1-C1,Frontend_Bound.Frontend_Latency,18.04,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S1-C1,Backend_Bound.Memory_Bound,40.97,% Slots,,,0.00,5.04,
14.225022093,S1-C1,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.29,
14.225022093,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
14.225022093,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.36,% Clocks,,idq.ms_switches,0.00,5.29,
14.225022093,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
14.225022093,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,21.58,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.04,<==
14.225022093,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
14.225022093,S1-C2,Frontend_Bound,32.23,% Slots,,,0.00,5.29,<==
14.225022093,S1-C2,Backend_Bound,19.24,% Slots,,,0.00,5.29,
14.225022093,S1-C2,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.88,% Slots,,,0.00,5.29,
14.225022093,S1-C2,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.04,
14.225022093,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.3,
14.225022093,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.6,
14.225022093,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.97,% Core_Clocks,,,0.00,5.3,
14.225022093,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
14.225022093,S1-C3,Frontend_Bound,39.78,% Slots,,,0.00,5.29,
14.225022093,S1-C3,Backend_Bound,42.60,% Slots,,,0.00,5.29,
14.225022093,S1-C3,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S1-C3,Frontend_Bound.Frontend_Latency,31.79,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.29,
14.225022093,S1-C3,Backend_Bound.Memory_Bound,32.53,% Slots,,,0.00,5.04,<==
14.225022093,S1-C3,Backend_Bound.Core_Bound,10.07,% Slots,,,0.00,5.04,
14.225022093,S1-C3,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.23,% Clocks,,,0.00,5.29,
14.225022093,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.35,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
14.225022093,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.29,
14.225022093,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.82,% Core_Clocks,,,0.00,5.3,
14.225022093,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
14.225022093,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.42,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
14.225022093,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
14.225022093,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.15,% Clocks,,,0.00,5.3,
14.225022093,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
14.225022093,S1-C4,Frontend_Bound,35.97,% Slots,,,0.00,5.29,
14.225022093,S1-C4,Backend_Bound,40.39,% Slots,,,0.00,5.29,
14.225022093,S1-C4,Retiring,15.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S1-C4,Frontend_Bound.Frontend_Latency,27.43,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S1-C4,Backend_Bound.Memory_Bound,25.80,% Slots,,,0.00,5.04,<==
14.225022093,S1-C4,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.04,
14.225022093,S1-C4,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.47,% Clocks,,,0.00,5.3,
14.225022093,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.3,
14.225022093,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
14.225022093,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
14.225022093,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
14.225022093,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
14.225022093,S1-C5,Frontend_Bound,38.98,% Slots,,,0.00,5.29,
14.225022093,S1-C5,Backend_Bound,42.10,% Slots,,,0.00,5.29,
14.225022093,S1-C5,Retiring,17.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S1-C5,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.29,
14.225022093,S1-C5,Backend_Bound.Memory_Bound,32.82,% Slots,,,0.00,5.04,<==
14.225022093,S1-C5,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.60,% Clocks,,,0.00,5.29,
14.225022093,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,8.47,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
14.225022093,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.54,% Clocks,,idq.ms_switches,0.00,5.29,
14.225022093,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.05,% Core_Clocks,,,0.00,5.3,
14.225022093,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
14.225022093,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
14.225022093,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
14.225022093,S1-C6,Frontend_Bound,37.72,% Slots,,,0.00,5.29,
14.225022093,S1-C6,Backend_Bound,44.23,% Slots,,,0.00,5.29,
14.225022093,S1-C6,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S1-C6,Frontend_Bound.Frontend_Latency,31.92,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.29,
14.225022093,S1-C6,Backend_Bound.Memory_Bound,35.93,% Slots,,,0.00,5.03,<==
14.225022093,S1-C6,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.06,% Clocks,,,0.00,5.3,
14.225022093,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.86,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
14.225022093,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.17,% Clocks,,idq.ms_switches,0.00,5.3,
14.225022093,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.57,% Core_Clocks,,,0.00,5.3,
14.225022093,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.225022093,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.08,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.26,
14.225022093,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
14.225022093,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
14.225022093,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C7,Frontend_Bound,22.20,% Slots,,,0.00,5.3,
14.225022093,S1-C7,Backend_Bound,60.27,% Slots,,,0.00,5.3,
14.225022093,S1-C7,Retiring,16.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
14.225022093,S1-C7,Frontend_Bound.Frontend_Latency,18.23,% Slots,,rs_events.empty_end,0.00,5.29,
14.225022093,S1-C7,Backend_Bound.Memory_Bound,41.02,% Slots,,,0.00,5.04,
14.225022093,S1-C7,Backend_Bound.Core_Bound,19.24,% Slots,,,0.00,5.04,
14.225022093,S1-C7,Retiring.Microcode_Sequencer,6.89,% Slots,,idq.ms_uops,0.00,5.29,
14.225022093,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.44,% Clocks,,,0.00,5.29,
14.225022093,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.67,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
14.225022093,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
14.225022093,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.29,
14.225022093,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
14.225022093,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.24,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
14.225022093,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
14.225022093,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.11,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.04,<==
14.225022093,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
14.225022093,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
14.225022093,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
15.743358112,S0-C0,Backend_Bound,62.97,% Slots,,,0.00,5.02,
15.743358112,S0-C0,Retiring,14.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
15.743358112,S0-C0,Backend_Bound.Memory_Bound,35.49,% Slots,,,0.00,5.02,
15.743358112,S0-C0,Backend_Bound.Core_Bound,27.48,% Slots,,,0.00,5.02,
15.743358112,S0-C0,Retiring.Microcode_Sequencer,8.02,% Slots,,idq.ms_uops,0.00,5.27,
15.743358112,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.72,% Clocks,,idq.ms_switches,0.00,5.28,
15.743358112,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
15.743358112,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.743358112,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
15.743358112,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,23.45,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,<==
15.743358112,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
15.743358112,S0-C1,Frontend_Bound,26.58,% Slots,,,0.00,5.01,
15.743358112,S0-C1,Backend_Bound,51.58,% Slots,,,0.00,5.01,
15.743358112,S0-C1,Retiring,19.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
15.743358112,S0-C1,Frontend_Bound.Frontend_Latency,20.23,% Slots,,rs_events.empty_end,0.00,5.01,
15.743358112,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.61,% Slots,,,0.00,5.01,
15.743358112,S0-C1,Backend_Bound.Memory_Bound,85.22,% Slots,,,0.00,5.01,
15.743358112,S0-C1,Retiring.Microcode_Sequencer,7.17,% Slots,,idq.ms_uops,0.00,5.27,
15.743358112,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.16,% Clocks,,,0.00,5.27,
15.743358112,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
15.743358112,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.82,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.29,% Core_Clocks,,,0.00,5.27,
15.743358112,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
15.743358112,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.743358112,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,<==
15.743358112,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S0-C2,Frontend_Bound,39.69,% Slots,,,0.00,5.28,<==
15.743358112,S0-C2,Backend_Bound,32.48,% Slots,,,0.00,5.28,
15.743358112,S0-C2,Retiring,17.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
15.743358112,S0-C2,Frontend_Bound.Frontend_Latency,27.27,% Slots,,rs_events.empty_end,0.00,5.28,
15.743358112,S0-C2,Frontend_Bound.Frontend_Bandwidth,23.53,% Slots,,,0.00,5.28,
15.743358112,S0-C2,Backend_Bound.Memory_Bound,21.64,% Slots,,,0.00,5.27,
15.743358112,S0-C2,Backend_Bound.Core_Bound,10.85,% Slots,,,0.00,5.27,
15.743358112,S0-C2,Retiring.Microcode_Sequencer,10.27,% Slots,,idq.ms_uops,0.00,5.03,
15.743358112,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.68,% Clocks,,,0.00,5.27,
15.743358112,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
15.743358112,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.36,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.08,% Core_Clocks,,,0.00,5.28,
15.743358112,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
15.743358112,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
15.743358112,S0-C3,Frontend_Bound,57.29,% Slots,,,0.00,5.28,
15.743358112,S0-C3,Bad_Speculation,10.46,% Slots,,,0.00,5.28,
15.743358112,S0-C3,Retiring,11.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
15.743358112,S0-C3,Frontend_Bound.Frontend_Latency,34.05,% Slots,,rs_events.empty_end,0.00,5.28,<==
15.743358112,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.06,% Slots,,,0.00,5.27,
15.743358112,S0-C3,Bad_Speculation.Branch_Mispredicts,10.08,% Slots,,br_misp_retired.all_branches,0.00,5.06,
15.743358112,S0-C3,Retiring.Microcode_Sequencer,7.61,% Slots,,idq.ms_uops,0.00,5.02,
15.743358112,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.19,% Clocks,,,0.00,5.27,
15.743358112,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
15.743358112,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.28,% Core_Clocks,,,0.00,5.28,
15.743358112,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S0-C4,Frontend_Bound,31.25,% Slots,,,0.00,5.28,
15.743358112,S0-C4,Backend_Bound,44.20,% Slots,,,0.00,5.28,<==
15.743358112,S0-C4,Retiring,16.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
15.743358112,S0-C4,Frontend_Bound.Frontend_Latency,28.08,% Slots,,rs_events.empty_end,0.00,5.27,
15.743358112,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.96,% Slots,,,0.00,5.28,
15.743358112,S0-C4,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.27,
15.743358112,S0-C4,Backend_Bound.Core_Bound,20.51,% Slots,,,0.00,5.27,
15.743358112,S0-C4,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.27,
15.743358112,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.28,
15.743358112,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
15.743358112,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.51,% Clocks,,idq.ms_switches,0.00,5.28,
15.743358112,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.04,% Core_Clocks,,,0.00,5.28,
15.743358112,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.743358112,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.04,% Clocks,,,0.00,5.27,
15.743358112,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S0-C5,Frontend_Bound,35.79,% Slots,,,0.00,5.28,
15.743358112,S0-C5,Backend_Bound,44.54,% Slots,,,0.00,5.28,
15.743358112,S0-C5,Retiring,11.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
15.743358112,S0-C5,Frontend_Bound.Frontend_Latency,38.70,% Slots,,rs_events.empty_end,0.00,5.27,
15.743358112,S0-C5,Backend_Bound.Memory_Bound,18.48,% Slots,,,0.00,5.27,
15.743358112,S0-C5,Backend_Bound.Core_Bound,26.06,% Slots,,,0.00,5.27,<==
15.743358112,S0-C5,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.28,
15.743358112,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.82,% Clocks,,,0.00,5.28,
15.743358112,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.38,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
15.743358112,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.86,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
15.743358112,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.28,
15.743358112,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.743358112,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S0-C6,Frontend_Bound,38.06,% Slots,,,0.00,5.28,
15.743358112,S0-C6,Backend_Bound,38.43,% Slots,,,0.00,5.28,<==
15.743358112,S0-C6,Retiring,16.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
15.743358112,S0-C6,Frontend_Bound.Frontend_Latency,25.95,% Slots,,rs_events.empty_end,0.00,5.28,
15.743358112,S0-C6,Frontend_Bound.Frontend_Bandwidth,21.79,% Slots,,,0.00,5.28,
15.743358112,S0-C6,Backend_Bound.Memory_Bound,19.50,% Slots,,,0.00,5.28,
15.743358112,S0-C6,Backend_Bound.Core_Bound,18.93,% Slots,,,0.00,5.28,
15.743358112,S0-C6,Retiring.Microcode_Sequencer,13.00,% Slots,,idq.ms_uops,0.00,5.28,
15.743358112,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.27,
15.743358112,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
15.743358112,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.25,% Core_Clocks,,,0.00,5.28,
15.743358112,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
15.743358112,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.09,% Clocks,,,0.00,5.27,
15.743358112,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S0-C7,Frontend_Bound,40.28,% Slots,,,0.00,5.28,
15.743358112,S0-C7,Backend_Bound,33.24,% Slots,,,0.00,5.28,
15.743358112,S0-C7,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
15.743358112,S0-C7,Frontend_Bound.Frontend_Latency,29.54,% Slots,,rs_events.empty_end,0.00,5.28,<==
15.743358112,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.27,
15.743358112,S0-C7,Backend_Bound.Memory_Bound,18.15,% Slots,,,0.00,5.28,
15.743358112,S0-C7,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.28,
15.743358112,S0-C7,Retiring.Microcode_Sequencer,14.15,% Slots,,idq.ms_uops,0.00,5.28,
15.743358112,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.27,
15.743358112,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
15.743358112,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.89,% Core_Clocks,,,0.00,5.27,
15.743358112,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
15.743358112,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.743358112,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.44,% Clocks,,,0.00,5.27,
15.743358112,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S1-C0,Frontend_Bound,30.55,% Slots,,,0.00,5.28,
15.743358112,S1-C0,Backend_Bound,46.59,% Slots,,,0.00,5.28,
15.743358112,S1-C0,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
15.743358112,S1-C0,Frontend_Bound.Frontend_Latency,24.00,% Slots,,rs_events.empty_end,0.00,5.27,
15.743358112,S1-C0,Backend_Bound.Memory_Bound,32.83,% Slots,,,0.00,5.27,
15.743358112,S1-C0,Backend_Bound.Core_Bound,13.76,% Slots,,,0.00,5.27,
15.743358112,S1-C0,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.28,
15.743358112,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.27,
15.743358112,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
15.743358112,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.00,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
15.743358112,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.41,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.06,
15.743358112,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,16.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.743358112,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.48,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
15.743358112,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S1-C1,Frontend_Bound,33.65,% Slots,,,0.00,5.27,
15.743358112,S1-C1,Backend_Bound,44.84,% Slots,,,0.00,5.27,
15.743358112,S1-C1,Retiring,19.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
15.743358112,S1-C1,Frontend_Bound.Frontend_Latency,25.98,% Slots,,rs_events.empty_end,0.00,5.27,
15.743358112,S1-C1,Backend_Bound.Memory_Bound,32.19,% Slots,,,0.00,5.27,
15.743358112,S1-C1,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.27,
15.743358112,S1-C1,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.27,
15.743358112,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.77,% Clocks,,,0.00,5.27,
15.743358112,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.90,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
15.743358112,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
15.743358112,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.77,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
15.743358112,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.12,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.07,
15.743358112,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,17.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
15.743358112,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.99,% Clocks,,,0.00,5.27,
15.743358112,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S1-C2,Frontend_Bound,32.92,% Slots,,,0.00,5.28,<==
15.743358112,S1-C2,Bad_Speculation,10.07,% Slots,,,0.00,5.28,
15.743358112,S1-C2,Backend_Bound,15.64,% Slots,,,0.00,5.28,
15.743358112,S1-C2,Frontend_Bound.Frontend_Latency,18.22,% Slots,,rs_events.empty_end,0.00,5.27,
15.743358112,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.27,
15.743358112,S1-C2,Bad_Speculation.Branch_Mispredicts,9.81,% Slots,,br_misp_retired.all_branches,0.00,5.08,
15.743358112,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.27,
15.743358112,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
15.743358112,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.34,% Core_Clocks,,,0.00,5.28,
15.743358112,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S1-C3,Frontend_Bound,23.98,% Slots,,,0.00,5.28,
15.743358112,S1-C3,Backend_Bound,46.97,% Slots,,,0.00,5.28,
15.743358112,S1-C3,Retiring,23.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
15.743358112,S1-C3,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.27,
15.743358112,S1-C3,Backend_Bound.Memory_Bound,34.14,% Slots,,,0.00,5.27,
15.743358112,S1-C3,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.27,
15.743358112,S1-C3,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.28,
15.743358112,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.28,
15.743358112,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
15.743358112,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.81,% Clocks,,idq.ms_switches,0.00,5.28,
15.743358112,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
15.743358112,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.02,% Clocks,,,0.00,5.27,
15.743358112,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S1-C4,Backend_Bound,57.55,% Slots,,,0.00,5.27,
15.743358112,S1-C4,Retiring,22.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
15.743358112,S1-C4,Backend_Bound.Memory_Bound,44.60,% Slots,,,0.00,5.27,<==
15.743358112,S1-C4,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.27,
15.743358112,S1-C4,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.27,
15.743358112,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.43,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
15.743358112,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
15.743358112,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.85,% Clocks,,,0.00,5.27,
15.743358112,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
15.743358112,S1-C5,Frontend_Bound,30.73,% Slots,,,0.00,5.28,
15.743358112,S1-C5,Backend_Bound,41.32,% Slots,,,0.00,5.27,
15.743358112,S1-C5,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
15.743358112,S1-C5,Frontend_Bound.Frontend_Latency,19.60,% Slots,,rs_events.empty_end,0.00,5.28,
15.743358112,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.28,
15.743358112,S1-C5,Backend_Bound.Memory_Bound,25.49,% Slots,,,0.00,5.27,<==
15.743358112,S1-C5,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.27,
15.743358112,S1-C5,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.27,
15.743358112,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.27,
15.743358112,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
15.743358112,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.08,% Core_Clocks,,,0.00,5.27,
15.743358112,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
15.743358112,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
15.743358112,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S1-C6,Frontend_Bound,39.12,% Slots,,,0.00,5.28,
15.743358112,S1-C6,Backend_Bound,39.81,% Slots,,,0.00,5.28,
15.743358112,S1-C6,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
15.743358112,S1-C6,Frontend_Bound.Frontend_Latency,36.10,% Slots,,rs_events.empty_end,0.00,5.27,
15.743358112,S1-C6,Backend_Bound.Memory_Bound,75.09,% Slots,,,0.00,5.27,<==
15.743358112,S1-C6,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.28,
15.743358112,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.27,% Clocks,,,0.00,5.27,
15.743358112,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.78,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
15.743358112,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
15.743358112,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.82,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
15.743358112,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,15.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.743358112,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S1-C7,Frontend_Bound,31.64,% Slots,,,0.00,5.28,
15.743358112,S1-C7,Backend_Bound,47.45,% Slots,,,0.00,5.28,
15.743358112,S1-C7,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
15.743358112,S1-C7,Frontend_Bound.Frontend_Latency,27.52,% Slots,,rs_events.empty_end,0.00,5.27,
15.743358112,S1-C7,Backend_Bound.Memory_Bound,39.43,% Slots,,,0.00,5.27,
15.743358112,S1-C7,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.28,
15.743358112,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.74,% Clocks,,,0.00,5.27,
15.743358112,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.28,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
15.743358112,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
15.743358112,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.73,% Clocks,,idq.ms_switches,0.00,5.27,
15.743358112,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
15.743358112,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.18,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.05,
15.743358112,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.743358112,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.67,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
15.743358112,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
15.743358112,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
15.743358112,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
15.743358112,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
15.743358112,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
15.743358112,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
15.743358112,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
15.743358112,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
15.743358112,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
15.743358112,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
15.743358112,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
15.743358112,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
15.743358112,S1-C3-T1,MUX,5.27,%,,,0.00,100.0,
15.743358112,S1-C4-T1,MUX,5.27,%,,,0.00,100.0,
15.743358112,S1-C5-T1,MUX,5.27,%,,,0.00,100.0,
15.743358112,S1-C6-T1,MUX,5.27,%,,,0.00,100.0,
15.743358112,S1-C7-T1,MUX,5.27,%,,,0.00,100.0,
17.259866649,S0-C0,Frontend_Bound,23.73,% Slots,,,0.00,5.26,
17.259866649,S0-C0,Backend_Bound,46.41,% Slots,,,0.00,5.26,
17.259866649,S0-C0,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.259866649,S0-C0,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.26,
17.259866649,S0-C0,Backend_Bound.Memory_Bound,30.04,% Slots,,,0.00,5.26,<==
17.259866649,S0-C0,Backend_Bound.Core_Bound,16.36,% Slots,,,0.00,5.26,
17.259866649,S0-C0,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.27,
17.259866649,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.35,% Clocks,,,0.00,5.27,
17.259866649,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.11,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
17.259866649,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
17.259866649,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
17.259866649,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.14,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.15,
17.259866649,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
17.259866649,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
17.259866649,S0-C1,Frontend_Bound,30.81,% Slots,,,0.00,5.26,
17.259866649,S0-C1,Backend_Bound,37.74,% Slots,,,0.00,5.26,
17.259866649,S0-C1,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.259866649,S0-C1,Frontend_Bound.Frontend_Latency,22.35,% Slots,,rs_events.empty_end,0.00,5.26,
17.259866649,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.33,% Slots,,,0.00,5.26,
17.259866649,S0-C1,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.26,
17.259866649,S0-C1,Backend_Bound.Core_Bound,26.10,% Slots,,,0.00,5.26,<==
17.259866649,S0-C1,Retiring.Microcode_Sequencer,11.33,% Slots,,idq.ms_uops,0.00,5.27,
17.259866649,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.27,
17.259866649,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.99,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.09,% Core_Clocks,,,0.00,5.27,
17.259866649,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
17.259866649,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
17.259866649,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S0-C2,Frontend_Bound,29.74,% Slots,,,0.00,5.27,
17.259866649,S0-C2,Backend_Bound,45.96,% Slots,,,0.00,5.27,
17.259866649,S0-C2,Retiring,20.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
17.259866649,S0-C2,Frontend_Bound.Frontend_Latency,23.68,% Slots,,rs_events.empty_end,0.00,5.27,
17.259866649,S0-C2,Backend_Bound.Memory_Bound,28.16,% Slots,,,0.00,5.27,<==
17.259866649,S0-C2,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.27,
17.259866649,S0-C2,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.23,
17.259866649,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.27,
17.259866649,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.41,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
17.259866649,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
17.259866649,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
17.259866649,S0-C3,Frontend_Bound,40.04,% Slots,,,0.00,5.27,
17.259866649,S0-C3,Backend_Bound,36.82,% Slots,,,0.00,5.27,
17.259866649,S0-C3,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
17.259866649,S0-C3,Frontend_Bound.Frontend_Latency,35.42,% Slots,,rs_events.empty_end,0.00,5.27,<==
17.259866649,S0-C3,Backend_Bound.Memory_Bound,26.33,% Slots,,,0.00,5.27,
17.259866649,S0-C3,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.27,
17.259866649,S0-C3,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.23,
17.259866649,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.89,% Clocks,,,0.00,5.27,
17.259866649,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
17.259866649,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.21,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.14,
17.259866649,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
17.259866649,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,24.94,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
17.259866649,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S0-C4,Frontend_Bound,25.22,% Slots,,,0.00,5.26,
17.259866649,S0-C4,Backend_Bound,58.31,% Slots,,,0.00,5.26,<==
17.259866649,S0-C4,Retiring,20.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.259866649,S0-C4,Frontend_Bound.Frontend_Latency,24.86,% Slots,,rs_events.empty_end,0.00,5.26,
17.259866649,S0-C4,Backend_Bound.Memory_Bound,31.58,% Slots,,,0.00,5.26,
17.259866649,S0-C4,Backend_Bound.Core_Bound,26.73,% Slots,,,0.00,5.26,
17.259866649,S0-C4,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.26,
17.259866649,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.52,% Clocks,,,0.00,5.27,
17.259866649,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.89,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
17.259866649,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.18,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
17.259866649,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S0-C5,Frontend_Bound,49.74,% Slots,,,0.00,5.26,
17.259866649,S0-C5,Backend_Bound,29.96,% Slots,,,0.00,5.26,
17.259866649,S0-C5,Retiring,12.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.259866649,S0-C5,Frontend_Bound.Frontend_Latency,44.35,% Slots,,rs_events.empty_end,0.00,5.26,<==
17.259866649,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.26,
17.259866649,S0-C5,Backend_Bound.Memory_Bound,17.52,% Slots,,,0.00,5.26,
17.259866649,S0-C5,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.26,
17.259866649,S0-C5,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.26,
17.259866649,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.07,% Clocks,,,0.00,5.27,
17.259866649,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,8.48,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
17.259866649,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.55,% Core_Clocks,,,0.00,5.27,
17.259866649,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,18.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
17.259866649,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S0-C6,Frontend_Bound,37.99,% Slots,,,0.00,5.27,
17.259866649,S0-C6,Backend_Bound,43.47,% Slots,,,0.00,5.27,
17.259866649,S0-C6,Retiring,13.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.259866649,S0-C6,Frontend_Bound.Frontend_Latency,34.81,% Slots,,rs_events.empty_end,0.00,5.27,
17.259866649,S0-C6,Backend_Bound.Memory_Bound,24.32,% Slots,,,0.00,5.27,
17.259866649,S0-C6,Backend_Bound.Core_Bound,19.15,% Slots,,,0.00,5.27,
17.259866649,S0-C6,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.26,
17.259866649,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.76,% Clocks,,,0.00,5.27,
17.259866649,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.55,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
17.259866649,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
17.259866649,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.34,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,19.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
17.259866649,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S0-C7,Frontend_Bound,33.78,% Slots,,,0.00,5.27,
17.259866649,S0-C7,Backend_Bound,43.23,% Slots,,,0.00,5.27,
17.259866649,S0-C7,Retiring,16.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.259866649,S0-C7,Frontend_Bound.Frontend_Latency,27.37,% Slots,,rs_events.empty_end,0.00,5.27,
17.259866649,S0-C7,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.27,
17.259866649,S0-C7,Backend_Bound.Core_Bound,29.47,% Slots,,,0.00,5.27,<==
17.259866649,S0-C7,Retiring.Microcode_Sequencer,12.45,% Slots,,idq.ms_uops,0.00,5.26,
17.259866649,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.27,
17.259866649,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
17.259866649,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S1-C0,Frontend_Bound,37.81,% Slots,,,0.00,5.27,
17.259866649,S1-C0,Backend_Bound,36.94,% Slots,,,0.00,5.27,
17.259866649,S1-C0,Retiring,26.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.259866649,S1-C0,Frontend_Bound.Frontend_Latency,31.39,% Slots,,rs_events.empty_end,0.00,5.27,<==
17.259866649,S1-C0,Frontend_Bound.Frontend_Bandwidth,24.11,% Slots,,,0.00,5.27,
17.259866649,S1-C0,Backend_Bound.Memory_Bound,24.31,% Slots,,,0.00,5.27,
17.259866649,S1-C0,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.27,
17.259866649,S1-C0,Retiring.Microcode_Sequencer,9.21,% Slots,,idq.ms_uops,0.00,5.27,
17.259866649,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.27,
17.259866649,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.00,% Core_Clocks,,,0.00,5.26,
17.259866649,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,27.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,15.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
17.259866649,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S1-C1,Frontend_Bound,22.01,% Slots,,,0.00,5.26,
17.259866649,S1-C1,Backend_Bound,54.47,% Slots,,,0.00,5.26,<==
17.259866649,S1-C1,Retiring,34.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.259866649,S1-C1,Frontend_Bound.Frontend_Latency,17.77,% Slots,,rs_events.empty_end,0.00,5.26,
17.259866649,S1-C1,Backend_Bound.Memory_Bound,28.13,% Slots,,,0.00,5.26,
17.259866649,S1-C1,Backend_Bound.Core_Bound,26.34,% Slots,,,0.00,5.26,
17.259866649,S1-C1,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.27,
17.259866649,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.27,
17.259866649,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,19.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
17.259866649,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.85,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
17.259866649,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S1-C2,Frontend_Bound,34.45,% Slots,,,0.00,5.26,<==
17.259866649,S1-C2,Backend_Bound,16.64,% Slots,,,0.00,5.26,
17.259866649,S1-C2,Frontend_Bound.Frontend_Latency,19.31,% Slots,,rs_events.empty_end,0.00,5.26,
17.259866649,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.26,
17.259866649,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.59,% Clocks,,,0.00,5.27,
17.259866649,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.74,% Core_Clocks,,,0.00,5.26,
17.259866649,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S1-C3,Frontend_Bound,47.01,% Slots,,,0.00,5.27,
17.259866649,S1-C3,Backend_Bound,33.12,% Slots,,,0.00,5.27,
17.259866649,S1-C3,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.259866649,S1-C3,Frontend_Bound.Frontend_Latency,43.48,% Slots,,rs_events.empty_end,0.00,5.27,<==
17.259866649,S1-C3,Backend_Bound.Memory_Bound,17.71,% Slots,,,0.00,5.27,
17.259866649,S1-C3,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.27,
17.259866649,S1-C3,Retiring.Microcode_Sequencer,6.91,% Slots,,idq.ms_uops,0.00,5.27,
17.259866649,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.68,% Clocks,,,0.00,5.27,
17.259866649,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.05,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
17.259866649,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.34,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
17.259866649,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
17.259866649,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
17.259866649,S1-C4,Frontend_Bound,37.57,% Slots,,,0.00,5.26,
17.259866649,S1-C4,Backend_Bound,40.15,% Slots,,,0.00,5.26,
17.259866649,S1-C4,Retiring,15.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.259866649,S1-C4,Frontend_Bound.Frontend_Latency,29.79,% Slots,,rs_events.empty_end,0.00,5.26,
17.259866649,S1-C4,Backend_Bound.Memory_Bound,23.62,% Slots,,,0.00,5.26,<==
17.259866649,S1-C4,Backend_Bound.Core_Bound,16.53,% Slots,,,0.00,5.26,
17.259866649,S1-C4,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.27,
17.259866649,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.13,% Clocks,,,0.00,5.27,
17.259866649,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.02,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
17.259866649,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.78,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,17.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
17.259866649,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
17.259866649,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S1-C5,Frontend_Bound,28.47,% Slots,,,0.00,5.26,
17.259866649,S1-C5,Backend_Bound,48.13,% Slots,,,0.00,5.26,
17.259866649,S1-C5,Retiring,19.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.259866649,S1-C5,Frontend_Bound.Frontend_Latency,23.52,% Slots,,rs_events.empty_end,0.00,5.26,
17.259866649,S1-C5,Backend_Bound.Memory_Bound,34.39,% Slots,,,0.00,5.26,
17.259866649,S1-C5,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.26,
17.259866649,S1-C5,Retiring.Microcode_Sequencer,7.49,% Slots,,idq.ms_uops,0.00,5.26,
17.259866649,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.71,% Clocks,,,0.00,5.27,
17.259866649,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.10,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
17.259866649,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
17.259866649,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.95,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
17.259866649,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
17.259866649,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.23,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
17.259866649,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
17.259866649,S1-C6,Frontend_Bound,27.83,% Slots,,,0.00,5.26,
17.259866649,S1-C6,Backend_Bound,30.78,% Slots,,,0.00,5.26,
17.259866649,S1-C6,Retiring,25.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.259866649,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.97,% Slots,,,0.00,5.26,
17.259866649,S1-C6,Backend_Bound.Memory_Bound,24.80,% Slots,,,0.00,5.26,
17.259866649,S1-C6,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.26,
17.259866649,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.68,% Core_Clocks,,,0.00,5.27,
17.259866649,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.14,
17.259866649,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
17.259866649,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.01,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
17.259866649,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
17.259866649,S1-C7,Frontend_Bound,22.92,% Slots,,,0.00,5.26,
17.259866649,S1-C7,Backend_Bound,40.12,% Slots,,,0.00,5.26,<==
17.259866649,S1-C7,Retiring,26.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.259866649,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.26,
17.259866649,S1-C7,Backend_Bound.Memory_Bound,21.73,% Slots,,,0.00,5.26,
17.259866649,S1-C7,Backend_Bound.Core_Bound,18.39,% Slots,,,0.00,5.26,
17.259866649,S1-C7,Retiring.Microcode_Sequencer,6.90,% Slots,,idq.ms_uops,0.00,5.27,
17.259866649,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.27,
17.259866649,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.85,% Core_Clocks,,,0.00,5.27,
17.259866649,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.13,
17.259866649,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
17.259866649,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
17.259866649,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
17.259866649,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
17.259866649,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
17.259866649,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
17.259866649,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
17.259866649,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
17.259866649,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
17.259866649,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
17.259866649,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
17.259866649,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
17.259866649,S1-C3-T1,MUX,5.27,%,,,0.00,100.0,
17.259866649,S1-C4-T1,MUX,5.27,%,,,0.00,100.0,
17.259866649,S1-C5-T1,MUX,5.27,%,,,0.00,100.0,
17.259866649,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
17.259866649,S1-C7-T1,MUX,5.27,%,,,0.00,100.0,
18.773189477,S0-C0,Backend_Bound,59.06,% Slots,,,0.00,5.3,
18.773189477,S0-C0,Retiring,24.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
18.773189477,S0-C0,Backend_Bound.Memory_Bound,38.97,% Slots,,,0.00,5.29,
18.773189477,S0-C0,Backend_Bound.Core_Bound,20.08,% Slots,,,0.00,5.29,
18.773189477,S0-C0,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.3,
18.773189477,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.54,% Clocks,,idq.ms_switches,0.00,5.02,
18.773189477,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.73,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
18.773189477,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.36,% Clocks,,,0.00,5.29,
18.773189477,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
18.773189477,S0-C1,Frontend_Bound,34.01,% Slots,,,0.00,5.3,
18.773189477,S0-C1,Backend_Bound,40.18,% Slots,,,0.00,5.3,
18.773189477,S0-C1,Retiring,16.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.773189477,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.30,% Slots,,,0.00,5.3,
18.773189477,S0-C1,Backend_Bound.Memory_Bound,23.61,% Slots,,,0.00,5.29,<==
18.773189477,S0-C1,Backend_Bound.Core_Bound,16.57,% Slots,,,0.00,5.29,
18.773189477,S0-C1,Retiring.Microcode_Sequencer,11.45,% Slots,,idq.ms_uops,0.00,5.29,
18.773189477,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.55,% Clocks,,idq.ms_switches,0.00,5.02,
18.773189477,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.64,% Core_Clocks,,,0.00,5.29,
18.773189477,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.773189477,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
18.773189477,S0-C2,Frontend_Bound,50.13,% Slots,,,0.00,5.3,
18.773189477,S0-C2,Backend_Bound,27.59,% Slots,,,0.00,5.3,
18.773189477,S0-C2,Retiring,20.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
18.773189477,S0-C2,Frontend_Bound.Frontend_Latency,37.23,% Slots,,rs_events.empty_end,0.00,5.29,<==
18.773189477,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,5.29,
18.773189477,S0-C2,Backend_Bound.Memory_Bound,20.57,% Slots,,,0.00,5.29,
18.773189477,S0-C2,Retiring.Microcode_Sequencer,9.71,% Slots,,idq.ms_uops,0.00,5.3,
18.773189477,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.07,% Clocks,,,0.00,5.01,
18.773189477,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
18.773189477,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.46,% Clocks,,idq.ms_switches,0.00,5.01,
18.773189477,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.53,% Core_Clocks,,,0.00,5.29,
18.773189477,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.773189477,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
18.773189477,S0-C3,Frontend_Bound,38.98,% Slots,,,0.00,5.3,
18.773189477,S0-C3,Backend_Bound,41.81,% Slots,,,0.00,5.3,
18.773189477,S0-C3,Retiring,15.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
18.773189477,S0-C3,Frontend_Bound.Frontend_Latency,27.43,% Slots,,rs_events.empty_end,0.00,5.29,
18.773189477,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.77,% Slots,,,0.00,5.29,
18.773189477,S0-C3,Backend_Bound.Memory_Bound,34.65,% Slots,,,0.00,5.29,<==
18.773189477,S0-C3,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.29,
18.773189477,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.98,% Clocks,,,0.00,5.02,
18.773189477,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.67,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
18.773189477,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.53,% Clocks_est,,br_misp_retired.all_branches,0.00,10.43,
18.773189477,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.74,% Clocks,,idq.ms_switches,0.00,5.02,
18.773189477,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.79,% Core_Clocks,,,0.00,5.29,
18.773189477,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.00,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
18.773189477,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,19.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
18.773189477,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.20,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
18.773189477,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
18.773189477,S0-C4,Frontend_Bound,61.30,% Slots,,,0.00,5.3,
18.773189477,S0-C4,Bad_Speculation,20.60,% Slots,,,0.00,5.3,
18.773189477,S0-C4,Retiring,13.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
18.773189477,S0-C4,Frontend_Bound.Frontend_Latency,33.85,% Slots,,rs_events.empty_end,0.00,5.29,
18.773189477,S0-C4,Frontend_Bound.Frontend_Bandwidth,63.68,% Slots,,,0.00,5.29,
18.773189477,S0-C4,Bad_Speculation.Branch_Mispredicts,19.58,% Slots,,br_misp_retired.all_branches,0.00,5.29,
18.773189477,S0-C4,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.11,
18.773189477,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.45,% Clocks,,,0.00,5.03,
18.773189477,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
18.773189477,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.53,% Clocks,,idq.ms_switches,0.00,5.03,
18.773189477,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.58,% Core_Clocks,,,0.00,5.29,<==
18.773189477,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S0-C5,Frontend_Bound,40.33,% Slots,,,0.00,5.29,
18.773189477,S0-C5,Backend_Bound,31.95,% Slots,,,0.00,5.29,
18.773189477,S0-C5,Retiring,16.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
18.773189477,S0-C5,Frontend_Bound.Frontend_Latency,22.56,% Slots,,rs_events.empty_end,0.00,5.29,<==
18.773189477,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.29,
18.773189477,S0-C5,Backend_Bound.Memory_Bound,94.47,% Slots,,,0.00,5.29,
18.773189477,S0-C5,Retiring.Microcode_Sequencer,10.16,% Slots,,idq.ms_uops,0.00,5.11,
18.773189477,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.71,% Clocks,,,0.00,5.03,
18.773189477,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
18.773189477,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.56,% Clocks,,idq.ms_switches,0.00,5.03,
18.773189477,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.12,% Core_Clocks,,,0.00,5.3,
18.773189477,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.773189477,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S0-C6,Frontend_Bound,41.18,% Slots,,,0.00,5.3,
18.773189477,S0-C6,Backend_Bound,39.74,% Slots,,,0.00,5.3,
18.773189477,S0-C6,Retiring,13.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
18.773189477,S0-C6,Frontend_Bound.Frontend_Latency,24.64,% Slots,,rs_events.empty_end,0.00,5.3,<==
18.773189477,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.90,% Slots,,,0.00,5.29,
18.773189477,S0-C6,Backend_Bound.Memory_Bound,29.58,% Slots,,,0.00,5.29,
18.773189477,S0-C6,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.29,
18.773189477,S0-C6,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.11,
18.773189477,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.42,% Clocks,,,0.00,5.02,
18.773189477,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.21,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
18.773189477,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
18.773189477,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.48,% Clocks,,idq.ms_switches,0.00,5.02,
18.773189477,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.81,% Core_Clocks,,,0.00,5.29,
18.773189477,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
18.773189477,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
18.773189477,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
18.773189477,S0-C7,Frontend_Bound,37.94,% Slots,,,0.00,5.3,
18.773189477,S0-C7,Backend_Bound,38.85,% Slots,,,0.00,5.3,
18.773189477,S0-C7,Retiring,18.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
18.773189477,S0-C7,Frontend_Bound.Frontend_Latency,28.72,% Slots,,rs_events.empty_end,0.00,5.29,
18.773189477,S0-C7,Backend_Bound.Memory_Bound,29.80,% Slots,,,0.00,5.29,
18.773189477,S0-C7,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.11,
18.773189477,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.49,% Clocks,,,0.00,5.03,
18.773189477,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
18.773189477,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.49,% Clocks,,idq.ms_switches,0.00,5.03,
18.773189477,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.28,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
18.773189477,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,17.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.773189477,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,25.73,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
18.773189477,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C0,Frontend_Bound,25.86,% Slots,,,0.00,5.3,
18.773189477,S1-C0,Backend_Bound,48.72,% Slots,,,0.00,5.3,
18.773189477,S1-C0,Retiring,22.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
18.773189477,S1-C0,Frontend_Bound.Frontend_Latency,20.27,% Slots,,rs_events.empty_end,0.00,5.29,
18.773189477,S1-C0,Backend_Bound.Memory_Bound,34.44,% Slots,,,0.00,5.29,
18.773189477,S1-C0,Backend_Bound.Core_Bound,14.27,% Slots,,,0.00,5.29,
18.773189477,S1-C0,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.11,
18.773189477,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.03,
18.773189477,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
18.773189477,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.81,% Clocks,,idq.ms_switches,0.00,5.03,
18.773189477,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
18.773189477,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.74,% Clocks,,,0.00,5.28,
18.773189477,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C1,Frontend_Bound,25.04,% Slots,,,0.00,5.3,
18.773189477,S1-C1,Backend_Bound,51.84,% Slots,,,0.00,5.3,
18.773189477,S1-C1,Retiring,23.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
18.773189477,S1-C1,Frontend_Bound.Frontend_Latency,19.64,% Slots,,rs_events.empty_end,0.00,5.29,
18.773189477,S1-C1,Backend_Bound.Memory_Bound,48.78,% Slots,,,0.00,5.29,<==
18.773189477,S1-C1,Retiring.Microcode_Sequencer,6.42,% Slots,,idq.ms_uops,0.00,5.11,
18.773189477,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.03,
18.773189477,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.44,
18.773189477,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.60,% Clocks,,idq.ms_switches,0.00,5.03,
18.773189477,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
18.773189477,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C2,Frontend_Bound,32.31,% Slots,,,0.00,5.3,<==
18.773189477,S1-C2,Backend_Bound,21.29,% Slots,,,0.00,5.3,
18.773189477,S1-C2,Frontend_Bound.Frontend_Latency,18.32,% Slots,,rs_events.empty_end,0.00,5.29,
18.773189477,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.29,
18.773189477,S1-C2,Backend_Bound.Memory_Bound,13.97,% Slots,,,0.00,5.28,
18.773189477,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.03,
18.773189477,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
18.773189477,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.42,% Core_Clocks,,,0.00,5.29,
18.773189477,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.773189477,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C3,Frontend_Bound,35.17,% Slots,,,0.00,5.29,
18.773189477,S1-C3,Backend_Bound,41.86,% Slots,,,0.00,5.29,
18.773189477,S1-C3,Retiring,16.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
18.773189477,S1-C3,Frontend_Bound.Frontend_Latency,30.30,% Slots,,rs_events.empty_end,0.00,5.28,
18.773189477,S1-C3,Backend_Bound.Memory_Bound,33.87,% Slots,,,0.00,5.28,<==
18.773189477,S1-C3,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.12,
18.773189477,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.43,% Clocks,,,0.00,5.03,
18.773189477,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
18.773189477,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.03,
18.773189477,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
18.773189477,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.773189477,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C4,Frontend_Bound,35.15,% Slots,,,0.00,5.3,
18.773189477,S1-C4,Backend_Bound,44.72,% Slots,,,0.00,5.3,
18.773189477,S1-C4,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
18.773189477,S1-C4,Frontend_Bound.Frontend_Latency,26.75,% Slots,,rs_events.empty_end,0.00,5.28,
18.773189477,S1-C4,Backend_Bound.Memory_Bound,31.25,% Slots,,,0.00,5.28,<==
18.773189477,S1-C4,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.28,
18.773189477,S1-C4,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.12,
18.773189477,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.30,% Clocks,,,0.00,5.03,
18.773189477,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.03,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
18.773189477,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
18.773189477,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.03,
18.773189477,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
18.773189477,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,16.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.773189477,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C5,Frontend_Bound,39.62,% Slots,,,0.00,5.29,
18.773189477,S1-C5,Backend_Bound,41.57,% Slots,,,0.00,5.29,
18.773189477,S1-C5,Retiring,12.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
18.773189477,S1-C5,Frontend_Bound.Frontend_Latency,35.37,% Slots,,rs_events.empty_end,0.00,5.29,
18.773189477,S1-C5,Backend_Bound.Memory_Bound,28.18,% Slots,,,0.00,5.29,<==
18.773189477,S1-C5,Backend_Bound.Core_Bound,13.39,% Slots,,,0.00,5.29,
18.773189477,S1-C5,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.12,
18.773189477,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.19,% Clocks,,,0.00,5.02,
18.773189477,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.61,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
18.773189477,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
18.773189477,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.02,
18.773189477,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,15.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.773189477,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
18.773189477,S1-C6,Frontend_Bound,50.41,% Slots,,,0.00,5.29,
18.773189477,S1-C6,Backend_Bound,23.43,% Slots,,,0.00,5.29,
18.773189477,S1-C6,Retiring,12.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
18.773189477,S1-C6,Frontend_Bound.Frontend_Latency,39.79,% Slots,,rs_events.empty_end,0.00,5.29,<==
18.773189477,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.29,
18.773189477,S1-C6,Backend_Bound.Memory_Bound,19.66,% Slots,,,0.00,5.29,
18.773189477,S1-C6,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.12,
18.773189477,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.26,% Clocks,,,0.00,5.03,
18.773189477,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.31,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
18.773189477,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
18.773189477,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.03,
18.773189477,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.03,% Core_Clocks,,,0.00,5.29,
18.773189477,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
18.773189477,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.773189477,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.60,% Slots,,,0.00,5.29,
18.773189477,S1-C7,Backend_Bound.Memory_Bound,26.84,% Slots,,,0.00,5.29,
18.773189477,S1-C7,Backend_Bound.Core_Bound,22.90,% Slots,,,0.00,5.29,
18.773189477,S1-C7,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.12,
18.773189477,S1-C7,Backend_Bound,49.74,% Slots,,,0.00,5.3,<==
18.773189477,S1-C7,Retiring,21.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
18.773189477,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.03,
18.773189477,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.31,% Core_Clocks,,,0.00,5.29,
18.773189477,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
18.773189477,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
18.773189477,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
18.773189477,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
18.773189477,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
18.773189477,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
18.773189477,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
18.773189477,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
20.283852648,S0-C0,Backend_Bound,61.24,% Slots,,,0.00,5.28,
20.283852648,S0-C0,Retiring,25.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
20.283852648,S0-C0,Backend_Bound.Memory_Bound,41.92,% Slots,,,0.00,5.28,
20.283852648,S0-C0,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.28,
20.283852648,S0-C0,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.28,
20.283852648,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.76,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
20.283852648,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,16.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.283852648,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,24.94,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
20.283852648,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
20.283852648,S0-C1,Frontend_Bound,28.20,% Slots,,,0.00,5.28,
20.283852648,S0-C1,Backend_Bound,29.90,% Slots,,,0.00,5.28,<==
20.283852648,S0-C1,Retiring,18.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
20.283852648,S0-C1,Frontend_Bound.Frontend_Bandwidth,37.44,% Slots,,,0.00,5.28,
20.283852648,S0-C1,Backend_Bound.Memory_Bound,17.09,% Slots,,,0.00,5.28,
20.283852648,S0-C1,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,5.28,
20.283852648,S0-C1,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.29,
20.283852648,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.97,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.12,% Core_Clocks,,,0.00,5.3,
20.283852648,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
20.283852648,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.283852648,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.48,% Clocks,,,0.00,5.21,
20.283852648,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
20.283852648,S0-C2,Frontend_Bound,30.46,% Slots,,,0.00,5.28,
20.283852648,S0-C2,Backend_Bound,45.55,% Slots,,,0.00,5.28,
20.283852648,S0-C2,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
20.283852648,S0-C2,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.28,
20.283852648,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.52,% Slots,,,0.00,5.28,
20.283852648,S0-C2,Backend_Bound.Memory_Bound,33.42,% Slots,,,0.00,5.28,
20.283852648,S0-C2,Backend_Bound.Core_Bound,12.13,% Slots,,,0.00,5.28,
20.283852648,S0-C2,Retiring.Microcode_Sequencer,5.66,% Slots,,idq.ms_uops,0.00,5.28,
20.283852648,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.29,
20.283852648,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.63,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.63,% Core_Clocks,,,0.00,5.29,
20.283852648,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
20.283852648,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.283852648,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,22.41,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
20.283852648,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
20.283852648,S0-C3,Frontend_Bound,38.75,% Slots,,,0.00,5.28,
20.283852648,S0-C3,Backend_Bound,44.62,% Slots,,,0.00,5.28,
20.283852648,S0-C3,Retiring,11.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
20.283852648,S0-C3,Frontend_Bound.Frontend_Latency,26.90,% Slots,,rs_events.empty_end,0.00,5.28,
20.283852648,S0-C3,Backend_Bound.Memory_Bound,26.50,% Slots,,,0.00,5.28,<==
20.283852648,S0-C3,Backend_Bound.Core_Bound,18.12,% Slots,,,0.00,5.28,
20.283852648,S0-C3,Retiring.Microcode_Sequencer,4.68,% Slots,,idq.ms_uops,0.00,5.28,
20.283852648,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.49,% Clocks,,,0.00,5.29,
20.283852648,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.42,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
20.283852648,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.99,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
20.283852648,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.283852648,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
20.283852648,S0-C4,Frontend_Bound,32.58,% Slots,,,0.00,5.29,
20.283852648,S0-C4,Backend_Bound,43.03,% Slots,,,0.00,5.29,
20.283852648,S0-C4,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
20.283852648,S0-C4,Frontend_Bound.Frontend_Latency,26.84,% Slots,,rs_events.empty_end,0.00,5.29,
20.283852648,S0-C4,Backend_Bound.Memory_Bound,33.07,% Slots,,,0.00,5.29,<==
20.283852648,S0-C4,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.11,
20.283852648,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.29,% Clocks,,,0.00,5.29,
20.283852648,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
20.283852648,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,17.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.283852648,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
20.283852648,S0-C5,Frontend_Bound,40.22,% Slots,,,0.00,5.28,
20.283852648,S0-C5,Backend_Bound,42.19,% Slots,,,0.00,5.28,
20.283852648,S0-C5,Retiring,14.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
20.283852648,S0-C5,Frontend_Bound.Frontend_Latency,30.25,% Slots,,rs_events.empty_end,0.00,5.28,
20.283852648,S0-C5,Backend_Bound.Memory_Bound,34.10,% Slots,,,0.00,5.28,
20.283852648,S0-C5,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.11,
20.283852648,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.04,% Clocks,,,0.00,5.29,
20.283852648,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.21,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
20.283852648,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.53,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
20.283852648,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.283852648,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
20.283852648,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,23.38,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,<==
20.283852648,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
20.283852648,S0-C6,Frontend_Bound,24.50,% Slots,,,0.00,5.28,
20.283852648,S0-C6,Backend_Bound,59.53,% Slots,,,0.00,5.28,
20.283852648,S0-C6,Retiring,12.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
20.283852648,S0-C6,Frontend_Bound.Frontend_Latency,21.37,% Slots,,rs_events.empty_end,0.00,5.28,
20.283852648,S0-C6,Backend_Bound.Memory_Bound,42.42,% Slots,,,0.00,5.28,<==
20.283852648,S0-C6,Backend_Bound.Core_Bound,17.12,% Slots,,,0.00,5.28,
20.283852648,S0-C6,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.11,
20.283852648,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.96,% Clocks,,,0.00,5.29,
20.283852648,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.14,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
20.283852648,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.05,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
20.283852648,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.283852648,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
20.283852648,S0-C7,Frontend_Bound,39.62,% Slots,,,0.00,5.28,
20.283852648,S0-C7,Backend_Bound,40.88,% Slots,,,0.00,5.28,
20.283852648,S0-C7,Retiring,13.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
20.283852648,S0-C7,Frontend_Bound.Frontend_Latency,20.82,% Slots,,rs_events.empty_end,0.00,5.28,
20.283852648,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.83,% Slots,,,0.00,5.28,
20.283852648,S0-C7,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.28,
20.283852648,S0-C7,Backend_Bound.Core_Bound,15.79,% Slots,,,0.00,5.28,
20.283852648,S0-C7,Retiring.Microcode_Sequencer,5.75,% Slots,,idq.ms_uops,0.00,5.11,
20.283852648,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.57,% Clocks,,,0.00,5.29,
20.283852648,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.91,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
20.283852648,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.81,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.03,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.04,% Core_Clocks,,,0.00,5.29,
20.283852648,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
20.283852648,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,19.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
20.283852648,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
20.283852648,S1-C0,Backend_Bound,60.58,% Slots,,,0.00,5.28,
20.283852648,S1-C0,Retiring,27.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
20.283852648,S1-C0,Backend_Bound.Memory_Bound,44.01,% Slots,,,0.00,5.28,
20.283852648,S1-C0,Backend_Bound.Core_Bound,16.57,% Slots,,,0.00,5.28,
20.283852648,S1-C0,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.1,
20.283852648,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.96,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
20.283852648,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
20.283852648,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.46,% Clocks,,,0.00,5.23,
20.283852648,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
20.283852648,S1-C1,Frontend_Bound,39.98,% Slots,,,0.00,5.28,
20.283852648,S1-C1,Backend_Bound,30.09,% Slots,,,0.00,5.28,
20.283852648,S1-C1,Retiring,12.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
20.283852648,S1-C1,Frontend_Bound.Frontend_Latency,40.66,% Slots,,rs_events.empty_end,0.00,5.28,<==
20.283852648,S1-C1,Backend_Bound.Memory_Bound,22.99,% Slots,,,0.00,5.28,
20.283852648,S1-C1,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.1,
20.283852648,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.43,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
20.283852648,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
20.283852648,S1-C2,Frontend_Bound,34.41,% Slots,,,0.00,5.28,
20.283852648,S1-C2,Backend_Bound,14.77,% Slots,,,0.00,5.28,
20.283852648,S1-C2,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.28,<==
20.283852648,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.28,
20.283852648,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.29,
20.283852648,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.52,% Core_Clocks,,,0.00,5.29,
20.283852648,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
20.283852648,S1-C3,Frontend_Bound,29.60,% Slots,,,0.00,5.28,
20.283852648,S1-C3,Backend_Bound,50.26,% Slots,,,0.00,5.28,
20.283852648,S1-C3,Retiring,15.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
20.283852648,S1-C3,Frontend_Bound.Frontend_Latency,32.61,% Slots,,rs_events.empty_end,0.00,5.28,
20.283852648,S1-C3,Backend_Bound.Memory_Bound,37.66,% Slots,,,0.00,5.28,<==
20.283852648,S1-C3,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.28,
20.283852648,S1-C3,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.1,
20.283852648,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,0.00,5.29,
20.283852648,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
20.283852648,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
20.283852648,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
20.283852648,S1-C4,Frontend_Bound,47.39,% Slots,,,0.00,5.29,
20.283852648,S1-C4,Backend_Bound,28.77,% Slots,,,0.00,5.29,
20.283852648,S1-C4,Retiring,13.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
20.283852648,S1-C4,Frontend_Bound.Frontend_Latency,37.41,% Slots,,rs_events.empty_end,0.00,5.29,<==
20.283852648,S1-C4,Backend_Bound.Memory_Bound,25.49,% Slots,,,0.00,5.29,
20.283852648,S1-C4,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.1,
20.283852648,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.09,% Clocks,,,0.00,5.29,
20.283852648,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,8.15,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
20.283852648,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,10.06,
20.283852648,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.45,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
20.283852648,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,14.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
20.283852648,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
20.283852648,S1-C5,Frontend_Bound,28.38,% Slots,,,0.00,5.28,
20.283852648,S1-C5,Backend_Bound,51.05,% Slots,,,0.00,5.28,
20.283852648,S1-C5,Retiring,15.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
20.283852648,S1-C5,Frontend_Bound.Frontend_Latency,22.41,% Slots,,rs_events.empty_end,0.00,5.28,
20.283852648,S1-C5,Backend_Bound.Memory_Bound,38.34,% Slots,,,0.00,5.28,<==
20.283852648,S1-C5,Backend_Bound.Core_Bound,12.71,% Slots,,,0.00,5.28,
20.283852648,S1-C5,Retiring.Microcode_Sequencer,6.04,% Slots,,idq.ms_uops,0.00,5.09,
20.283852648,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.66,% Clocks,,,0.00,5.29,
20.283852648,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.06,
20.283852648,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.49,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
20.283852648,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,18.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.283852648,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,23.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.3,
20.283852648,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.45,% Clocks,,,0.00,5.23,
20.283852648,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
20.283852648,S1-C6,Frontend_Bound,32.77,% Slots,,,0.00,5.28,
20.283852648,S1-C6,Backend_Bound,47.32,% Slots,,,0.00,5.28,
20.283852648,S1-C6,Retiring,15.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
20.283852648,S1-C6,Frontend_Bound.Frontend_Latency,27.40,% Slots,,rs_events.empty_end,0.00,5.28,
20.283852648,S1-C6,Backend_Bound.Memory_Bound,42.11,% Slots,,,0.00,5.28,
20.283852648,S1-C6,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.1,
20.283852648,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.46,% Clocks,,,0.00,5.3,
20.283852648,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.57,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
20.283852648,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.53,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
20.283852648,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
20.283852648,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
20.283852648,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,22.95,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
20.283852648,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
20.283852648,S1-C7,Frontend_Bound,30.22,% Slots,,,0.00,5.28,
20.283852648,S1-C7,Backend_Bound,43.68,% Slots,,,0.00,5.28,
20.283852648,S1-C7,Retiring,20.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
20.283852648,S1-C7,Frontend_Bound.Frontend_Latency,26.35,% Slots,,rs_events.empty_end,0.00,5.28,
20.283852648,S1-C7,Backend_Bound.Memory_Bound,33.33,% Slots,,,0.00,5.28,
20.283852648,S1-C7,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.28,
20.283852648,S1-C7,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.1,
20.283852648,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.29,
20.283852648,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.07,
20.283852648,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.62,% Clocks,,idq.ms_switches,0.00,5.29,
20.283852648,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
20.283852648,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.11,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.3,
20.283852648,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
20.283852648,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.24,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
20.283852648,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
20.283852648,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
20.283852648,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
20.283852648,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
20.283852648,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
20.283852648,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
20.283852648,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
20.283852648,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
20.283852648,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
20.283852648,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
20.283852648,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
20.283852648,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
20.283852648,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
20.283852648,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
20.283852648,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
20.283852648,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
20.283852648,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
21.803777047,S0-C0,Backend_Bound,70.54,% Slots,,,0.00,5.27,
21.803777047,S0-C0,Retiring,19.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S0-C0,Backend_Bound.Memory_Bound,21.13,% Slots,,,0.00,5.27,
21.803777047,S0-C0,Backend_Bound.Core_Bound,49.41,% Slots,,,0.00,5.27,
21.803777047,S0-C0,Retiring.Microcode_Sequencer,9.58,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.27,
21.803777047,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
21.803777047,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
21.803777047,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
21.803777047,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.15,% Clocks,,,0.00,5.2,<==
21.803777047,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
21.803777047,S0-C1,Frontend_Bound,25.39,% Slots,,,0.00,5.27,
21.803777047,S0-C1,Backend_Bound,60.85,% Slots,,,0.00,5.27,
21.803777047,S0-C1,Retiring,13.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S0-C1,Frontend_Bound.Frontend_Latency,20.46,% Slots,,rs_events.empty_end,0.00,5.27,
21.803777047,S0-C1,Backend_Bound.Memory_Bound,40.66,% Slots,,,0.00,5.27,<==
21.803777047,S0-C1,Backend_Bound.Core_Bound,20.19,% Slots,,,0.00,5.27,
21.803777047,S0-C1,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.70,% Clocks,,,0.00,5.27,
21.803777047,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.16,% Clocks,,itlb_misses.walk_completed,0.00,5.14,
21.803777047,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
21.803777047,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.19,% Clocks,,idq.ms_switches,0.00,5.27,
21.803777047,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
21.803777047,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
21.803777047,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
21.803777047,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
21.803777047,S0-C2,Frontend_Bound,41.01,% Slots,,,0.00,5.19,
21.803777047,S0-C2,Backend_Bound,38.05,% Slots,,,0.00,5.19,
21.803777047,S0-C2,Frontend_Bound.Frontend_Latency,32.04,% Slots,,rs_events.empty_end,0.00,5.19,
21.803777047,S0-C2,Backend_Bound.Memory_Bound,17.78,% Slots,,,0.00,5.19,
21.803777047,S0-C2,Backend_Bound.Core_Bound,20.27,% Slots,,,0.00,5.19,
21.803777047,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.27,
21.803777047,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,<==
21.803777047,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
21.803777047,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.75,% Clocks,,,0.00,5.2,
21.803777047,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
21.803777047,S0-C3,Frontend_Bound,38.67,% Slots,,,0.00,5.19,
21.803777047,S0-C3,Backend_Bound,42.19,% Slots,,,0.00,5.19,
21.803777047,S0-C3,Retiring,14.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S0-C3,Frontend_Bound.Frontend_Latency,28.75,% Slots,,rs_events.empty_end,0.00,5.19,
21.803777047,S0-C3,Backend_Bound.Memory_Bound,30.82,% Slots,,,0.00,5.19,<==
21.803777047,S0-C3,Backend_Bound.Core_Bound,11.37,% Slots,,,0.00,5.19,
21.803777047,S0-C3,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.00,% Clocks,,,0.00,5.27,
21.803777047,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.66,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
21.803777047,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
21.803777047,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.88,% Clocks,,idq.ms_switches,0.00,5.27,
21.803777047,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
21.803777047,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
21.803777047,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
21.803777047,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.05,% Clocks,,,0.00,5.2,
21.803777047,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
21.803777047,S0-C4,Frontend_Bound,28.78,% Slots,,,0.00,5.19,
21.803777047,S0-C4,Backend_Bound,53.09,% Slots,,,0.00,5.19,
21.803777047,S0-C4,Retiring,12.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S0-C4,Frontend_Bound.Frontend_Latency,40.10,% Slots,,rs_events.empty_end,0.00,5.19,
21.803777047,S0-C4,Backend_Bound.Memory_Bound,63.38,% Slots,,,0.00,5.19,
21.803777047,S0-C4,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.59,% Clocks,,,0.00,5.27,
21.803777047,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.49,% Clocks,,itlb_misses.walk_completed,0.00,5.16,
21.803777047,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
21.803777047,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.34,% Clocks,,idq.ms_switches,0.00,5.27,
21.803777047,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
21.803777047,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
21.803777047,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
21.803777047,S0-C5,Frontend_Bound,43.52,% Slots,,,0.00,5.2,
21.803777047,S0-C5,Backend_Bound,35.05,% Slots,,,0.00,5.2,
21.803777047,S0-C5,Retiring,14.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S0-C5,Frontend_Bound.Frontend_Latency,33.23,% Slots,,rs_events.empty_end,0.00,5.2,
21.803777047,S0-C5,Backend_Bound.Memory_Bound,26.39,% Slots,,,0.00,5.2,
21.803777047,S0-C5,Retiring.Microcode_Sequencer,8.53,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.06,% Clocks,,,0.00,5.27,
21.803777047,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,<==
21.803777047,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.41,% Clocks,,idq.ms_switches,0.00,5.27,
21.803777047,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
21.803777047,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
21.803777047,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
21.803777047,S0-C6,Frontend_Bound,33.06,% Slots,,,0.00,5.2,
21.803777047,S0-C6,Backend_Bound,43.59,% Slots,,,0.00,5.2,
21.803777047,S0-C6,Retiring,20.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S0-C6,Frontend_Bound.Frontend_Latency,23.76,% Slots,,rs_events.empty_end,0.00,5.2,
21.803777047,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.59,% Slots,,,0.00,5.23,
21.803777047,S0-C6,Backend_Bound.Memory_Bound,35.57,% Slots,,,0.00,5.2,<==
21.803777047,S0-C6,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.01,% Clocks,,,0.00,5.27,
21.803777047,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.35,% Clocks,,itlb_misses.walk_completed,0.00,5.16,
21.803777047,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
21.803777047,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.46,% Clocks,,idq.ms_switches,0.00,5.27,
21.803777047,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
21.803777047,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
21.803777047,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
21.803777047,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
21.803777047,S0-C7,Frontend_Bound,33.63,% Slots,,,0.00,5.2,
21.803777047,S0-C7,Backend_Bound,42.54,% Slots,,,0.00,5.2,
21.803777047,S0-C7,Retiring,20.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S0-C7,Frontend_Bound.Frontend_Latency,24.83,% Slots,,rs_events.empty_end,0.00,5.2,
21.803777047,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.17,% Slots,,,0.00,5.23,
21.803777047,S0-C7,Backend_Bound.Memory_Bound,38.60,% Slots,,,0.00,5.2,
21.803777047,S0-C7,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.27,
21.803777047,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
21.803777047,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.94,% Clocks,,idq.ms_switches,0.00,5.27,
21.803777047,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.19,% Core_Clocks,,,0.00,5.27,
21.803777047,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
21.803777047,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.12,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.27,
21.803777047,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
21.803777047,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.75,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
21.803777047,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
21.803777047,S1-C0,Frontend_Bound,20.55,% Slots,,,0.00,5.2,
21.803777047,S1-C0,Backend_Bound,60.80,% Slots,,,0.00,5.2,
21.803777047,S1-C0,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
21.803777047,S1-C0,Frontend_Bound.Frontend_Latency,17.18,% Slots,,rs_events.empty_end,0.00,5.2,
21.803777047,S1-C0,Backend_Bound.Memory_Bound,41.72,% Slots,,,0.00,5.2,
21.803777047,S1-C0,Backend_Bound.Core_Bound,19.08,% Slots,,,0.00,5.2,
21.803777047,S1-C0,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.26,
21.803777047,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.27,
21.803777047,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
21.803777047,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.09,% Clocks,,idq.ms_switches,0.00,5.27,
21.803777047,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
21.803777047,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.39,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
21.803777047,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
21.803777047,S1-C1,Frontend_Bound,25.50,% Slots,,,0.00,5.2,
21.803777047,S1-C1,Backend_Bound,56.56,% Slots,,,0.00,5.2,
21.803777047,S1-C1,Retiring,24.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S1-C1,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.2,
21.803777047,S1-C1,Backend_Bound.Memory_Bound,42.07,% Slots,,,0.00,5.2,
21.803777047,S1-C1,Backend_Bound.Core_Bound,14.50,% Slots,,,0.00,5.2,
21.803777047,S1-C1,Retiring.Microcode_Sequencer,7.52,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.28,
21.803777047,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,
21.803777047,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.55,% Clocks,,idq.ms_switches,0.00,5.28,
21.803777047,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,<==
21.803777047,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.41,% Clocks,,,0.00,5.2,
21.803777047,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
21.803777047,S1-C2,Frontend_Bound,36.43,% Slots,,,0.00,5.21,<==
21.803777047,S1-C2,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.21,
21.803777047,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.89,% Slots,,,0.00,5.23,
21.803777047,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.27,
21.803777047,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
21.803777047,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.58,% Core_Clocks,,,0.00,5.27,
21.803777047,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
21.803777047,S1-C3,Backend_Bound,61.74,% Slots,,,0.00,5.21,
21.803777047,S1-C3,Retiring,25.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S1-C3,Backend_Bound.Memory_Bound,36.30,% Slots,,,0.00,5.21,<==
21.803777047,S1-C3,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.21,
21.803777047,S1-C3,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.27,
21.803777047,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
21.803777047,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.10,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
21.803777047,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.89,% Clocks,,,0.00,5.2,
21.803777047,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
21.803777047,S1-C4,Frontend_Bound,52.91,% Slots,,,0.00,5.21,
21.803777047,S1-C4,Bad_Speculation,14.29,% Slots,,,0.00,5.21,
21.803777047,S1-C4,Retiring,10.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S1-C4,Frontend_Bound.Frontend_Latency,31.76,% Slots,,rs_events.empty_end,0.00,5.21,<==
21.803777047,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.64,% Slots,,,0.00,5.23,
21.803777047,S1-C4,Bad_Speculation.Branch_Mispredicts,13.69,% Slots,,br_misp_retired.all_branches,0.00,5.21,
21.803777047,S1-C4,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.28,
21.803777047,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
21.803777047,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.28,
21.803777047,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.08,% Core_Clocks,,,0.00,5.27,
21.803777047,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
21.803777047,S1-C5,Frontend_Bound,39.63,% Slots,,,0.00,5.21,
21.803777047,S1-C5,Backend_Bound,29.52,% Slots,,,0.00,5.21,
21.803777047,S1-C5,Retiring,15.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S1-C5,Frontend_Bound.Frontend_Latency,26.38,% Slots,,rs_events.empty_end,0.00,5.21,<==
21.803777047,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.09,% Slots,,,0.00,5.23,
21.803777047,S1-C5,Backend_Bound.Memory_Bound,17.58,% Slots,,,0.00,5.21,
21.803777047,S1-C5,Backend_Bound.Core_Bound,11.94,% Slots,,,0.00,5.21,
21.803777047,S1-C5,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.44,% Clocks,,,0.00,5.28,
21.803777047,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
21.803777047,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.62,% Clocks,,idq.ms_switches,0.00,5.28,
21.803777047,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.43,% Core_Clocks,,,0.00,5.27,
21.803777047,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
21.803777047,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
21.803777047,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
21.803777047,S1-C6,Frontend_Bound,50.37,% Slots,,,0.00,5.21,
21.803777047,S1-C6,Backend_Bound,20.94,% Slots,,,0.00,5.21,
21.803777047,S1-C6,Retiring,11.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S1-C6,Frontend_Bound.Frontend_Latency,44.47,% Slots,,rs_events.empty_end,0.00,5.21,
21.803777047,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.90,% Slots,,,0.00,5.23,
21.803777047,S1-C6,Backend_Bound.Memory_Bound,17.68,% Slots,,,0.00,5.21,
21.803777047,S1-C6,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.61,% Clocks,,,0.00,5.28,
21.803777047,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.92,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
21.803777047,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.54,<==
21.803777047,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.28,
21.803777047,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.81,% Core_Clocks,,,0.00,5.27,
21.803777047,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
21.803777047,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
21.803777047,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
21.803777047,S1-C7,Frontend_Bound,30.83,% Slots,,,0.00,5.21,
21.803777047,S1-C7,Backend_Bound,42.37,% Slots,,,0.00,5.21,
21.803777047,S1-C7,Retiring,19.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
21.803777047,S1-C7,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.21,
21.803777047,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.34,% Slots,,,0.00,5.24,
21.803777047,S1-C7,Backend_Bound.Memory_Bound,38.85,% Slots,,,0.00,5.21,
21.803777047,S1-C7,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.27,
21.803777047,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.28,
21.803777047,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.11,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
21.803777047,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.28,
21.803777047,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.87,% Core_Clocks,,,0.00,5.27,
21.803777047,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
21.803777047,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.00,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.27,
21.803777047,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
21.803777047,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.59,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
21.803777047,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
21.803777047,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
21.803777047,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
21.803777047,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
21.803777047,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
21.803777047,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
21.803777047,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
21.803777047,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
21.803777047,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
21.803777047,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
21.803777047,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
21.803777047,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
21.803777047,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
21.803777047,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
21.803777047,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
21.803777047,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
21.803777047,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
23.323744827,S0-C0,Backend_Bound,47.37,% Slots,,,0.00,5.26,
23.323744827,S0-C0,Backend_Bound.Memory_Bound,29.09,% Slots,,,0.00,5.26,
23.323744827,S0-C0,Backend_Bound.Core_Bound,18.28,% Slots,,,0.00,5.26,
23.323744827,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
23.323744827,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.55,% Clocks,,,0.00,5.25,
23.323744827,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S0-C1,Frontend_Bound,42.44,% Slots,,,0.00,5.26,
23.323744827,S0-C1,Backend_Bound,37.87,% Slots,,,0.00,5.26,
23.323744827,S0-C1,Retiring,14.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
23.323744827,S0-C1,Frontend_Bound.Frontend_Latency,35.30,% Slots,,rs_events.empty_end,0.00,5.26,<==
23.323744827,S0-C1,Backend_Bound.Memory_Bound,18.30,% Slots,,,0.00,5.26,
23.323744827,S0-C1,Backend_Bound.Core_Bound,19.57,% Slots,,,0.00,5.26,
23.323744827,S0-C1,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.27,
23.323744827,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.19,% Clocks,,,0.00,5.26,
23.323744827,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.60,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
23.323744827,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
23.323744827,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.26,
23.323744827,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
23.323744827,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.63,% Clocks,,,0.00,5.25,
23.323744827,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S0-C2,Frontend_Bound,38.50,% Slots,,,0.00,5.23,
23.323744827,S0-C2,Backend_Bound,43.33,% Slots,,,0.00,5.23,<==
23.323744827,S0-C2,Retiring,15.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S0-C2,Frontend_Bound.Frontend_Latency,31.61,% Slots,,rs_events.empty_end,0.00,5.24,
23.323744827,S0-C2,Backend_Bound.Memory_Bound,20.45,% Slots,,,0.00,5.23,
23.323744827,S0-C2,Backend_Bound.Core_Bound,22.87,% Slots,,,0.00,5.23,
23.323744827,S0-C2,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.86,% Clocks,,,0.00,5.27,
23.323744827,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.47,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
23.323744827,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
23.323744827,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.68,% Clocks,,idq.ms_switches,0.00,5.27,
23.323744827,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
23.323744827,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.24,% Clocks,,,0.00,5.25,
23.323744827,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S0-C3,Frontend_Bound,48.61,% Slots,,,0.00,5.24,
23.323744827,S0-C3,Backend_Bound,29.30,% Slots,,,0.00,5.24,
23.323744827,S0-C3,Retiring,11.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S0-C3,Frontend_Bound.Frontend_Latency,44.79,% Slots,,rs_events.empty_end,0.00,5.24,<==
23.323744827,S0-C3,Frontend_Bound.Frontend_Bandwidth,31.78,% Slots,,,0.00,5.24,
23.323744827,S0-C3,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.24,
23.323744827,S0-C3,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.24,
23.323744827,S0-C3,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.28,% Clocks,,,0.00,5.27,
23.323744827,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
23.323744827,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.49,% Clocks,,idq.ms_switches,0.00,5.27,
23.323744827,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.41,% Core_Clocks,,,0.00,5.26,
23.323744827,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
23.323744827,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
23.323744827,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S0-C4,Frontend_Bound,34.25,% Slots,,,0.00,5.23,
23.323744827,S0-C4,Backend_Bound,45.45,% Slots,,,0.00,5.23,
23.323744827,S0-C4,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S0-C4,Frontend_Bound.Frontend_Latency,29.04,% Slots,,rs_events.empty_end,0.00,5.24,
23.323744827,S0-C4,Backend_Bound.Memory_Bound,29.62,% Slots,,,0.00,5.23,
23.323744827,S0-C4,Backend_Bound.Core_Bound,15.82,% Slots,,,0.00,5.23,
23.323744827,S0-C4,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.22,% Clocks,,,0.00,5.26,
23.323744827,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.47,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
23.323744827,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
23.323744827,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.26,
23.323744827,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
23.323744827,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.35,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.26,
23.323744827,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,15.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
23.323744827,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.06,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
23.323744827,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.22,% Clocks,,,0.00,5.25,
23.323744827,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S0-C5,Frontend_Bound,38.99,% Slots,,,0.00,5.24,
23.323744827,S0-C5,Backend_Bound,37.72,% Slots,,,0.00,5.24,
23.323744827,S0-C5,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S0-C5,Frontend_Bound.Frontend_Latency,38.42,% Slots,,rs_events.empty_end,0.00,5.24,<==
23.323744827,S0-C5,Backend_Bound.Memory_Bound,16.02,% Slots,,,0.00,5.24,
23.323744827,S0-C5,Backend_Bound.Core_Bound,21.70,% Slots,,,0.00,5.24,
23.323744827,S0-C5,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.26,
23.323744827,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
23.323744827,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.26,
23.323744827,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
23.323744827,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S0-C6,Frontend_Bound,24.70,% Slots,,,0.00,5.24,
23.323744827,S0-C6,Backend_Bound,55.49,% Slots,,,0.00,5.23,<==
23.323744827,S0-C6,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S0-C6,Frontend_Bound.Frontend_Latency,22.44,% Slots,,rs_events.empty_end,0.00,5.24,
23.323744827,S0-C6,Backend_Bound.Memory_Bound,27.83,% Slots,,,0.00,5.23,
23.323744827,S0-C6,Backend_Bound.Core_Bound,27.66,% Slots,,,0.00,5.23,
23.323744827,S0-C6,Retiring.Microcode_Sequencer,6.76,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.51,% Clocks,,,0.00,5.26,
23.323744827,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
23.323744827,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.98,% Clocks,,idq.ms_switches,0.00,5.26,
23.323744827,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
23.323744827,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.17,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.26,
23.323744827,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
23.323744827,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,22.30,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
23.323744827,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.65,% Clocks,,,0.00,5.25,
23.323744827,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S0-C7,Frontend_Bound,32.75,% Slots,,,0.00,5.23,
23.323744827,S0-C7,Backend_Bound,38.45,% Slots,,,0.00,5.23,
23.323744827,S0-C7,Retiring,23.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S0-C7,Frontend_Bound.Frontend_Latency,25.73,% Slots,,rs_events.empty_end,0.00,5.24,
23.323744827,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.23,
23.323744827,S0-C7,Backend_Bound.Memory_Bound,26.97,% Slots,,,0.00,5.23,
23.323744827,S0-C7,Backend_Bound.Core_Bound,11.47,% Slots,,,0.00,5.23,
23.323744827,S0-C7,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.26,
23.323744827,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
23.323744827,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.26,
23.323744827,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.38,% Core_Clocks,,,0.00,5.26,
23.323744827,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
23.323744827,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.60,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.27,
23.323744827,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,15.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.19,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
23.323744827,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S1-C0,Backend_Bound,62.26,% Slots,,,0.00,5.23,
23.323744827,S1-C0,Retiring,23.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S1-C0,Backend_Bound.Memory_Bound,49.29,% Slots,,,0.00,5.23,<==
23.323744827,S1-C0,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.23,
23.323744827,S1-C0,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.27,
23.323744827,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
23.323744827,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
23.323744827,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.32,% Clocks,,,0.00,5.25,
23.323744827,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S1-C1,Frontend_Bound,42.06,% Slots,,,0.00,5.24,
23.323744827,S1-C1,Backend_Bound,38.99,% Slots,,,0.00,5.24,
23.323744827,S1-C1,Retiring,13.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S1-C1,Frontend_Bound.Frontend_Latency,38.69,% Slots,,rs_events.empty_end,0.00,5.24,
23.323744827,S1-C1,Backend_Bound.Memory_Bound,23.28,% Slots,,,0.00,5.24,
23.323744827,S1-C1,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.24,
23.323744827,S1-C1,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.01,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
23.323744827,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.02,% Clocks,,idq.ms_switches,0.00,5.27,<==
23.323744827,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.20,% Clocks,,,0.00,5.25,
23.323744827,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S1-C2,Frontend_Bound,33.09,% Slots,,,0.00,5.24,
23.323744827,S1-C2,Backend_Bound,21.10,% Slots,,,0.00,5.24,
23.323744827,S1-C2,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,0.00,5.24,<==
23.323744827,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.24,
23.323744827,S1-C2,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.24,
23.323744827,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.27,
23.323744827,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.52,
23.323744827,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.66,% Core_Clocks,,,0.00,5.26,
23.323744827,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S1-C3,Frontend_Bound,41.38,% Slots,,,0.00,5.23,
23.323744827,S1-C3,Backend_Bound,40.43,% Slots,,,0.00,5.23,
23.323744827,S1-C3,Retiring,13.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S1-C3,Frontend_Bound.Frontend_Latency,38.58,% Slots,,rs_events.empty_end,0.00,5.23,<==
23.323744827,S1-C3,Backend_Bound.Memory_Bound,25.71,% Slots,,,0.00,5.23,
23.323744827,S1-C3,Backend_Bound.Core_Bound,14.71,% Slots,,,0.00,5.23,
23.323744827,S1-C3,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.04,% Clocks,,,0.00,5.27,
23.323744827,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.36,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
23.323744827,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
23.323744827,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.02,% Clocks,,idq.ms_switches,0.00,5.27,
23.323744827,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
23.323744827,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S1-C4,Frontend_Bound,39.23,% Slots,,,0.00,5.24,
23.323744827,S1-C4,Backend_Bound,40.84,% Slots,,,0.00,5.24,
23.323744827,S1-C4,Retiring,19.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S1-C4,Frontend_Bound.Frontend_Latency,32.92,% Slots,,rs_events.empty_end,0.00,5.24,
23.323744827,S1-C4,Backend_Bound.Memory_Bound,34.56,% Slots,,,0.00,5.24,<==
23.323744827,S1-C4,Retiring.Microcode_Sequencer,9.13,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.97,% Clocks,,,0.00,5.27,
23.323744827,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.60,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
23.323744827,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
23.323744827,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.27,
23.323744827,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
23.323744827,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S1-C5,Frontend_Bound,32.53,% Slots,,,0.00,5.23,
23.323744827,S1-C5,Backend_Bound,44.12,% Slots,,,0.00,5.23,
23.323744827,S1-C5,Retiring,11.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S1-C5,Frontend_Bound.Frontend_Latency,26.14,% Slots,,rs_events.empty_end,0.00,5.23,
23.323744827,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.02,% Slots,,,0.00,5.23,
23.323744827,S1-C5,Backend_Bound.Memory_Bound,36.99,% Slots,,,0.00,5.23,
23.323744827,S1-C5,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.69,% Clocks,,,0.00,5.27,
23.323744827,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
23.323744827,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.27,
23.323744827,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.86,% Core_Clocks,,,0.00,5.26,
23.323744827,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
23.323744827,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
23.323744827,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,<==
23.323744827,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S1-C6,Frontend_Bound,26.61,% Slots,,,0.00,5.23,
23.323744827,S1-C6,Backend_Bound,57.91,% Slots,,,0.00,5.23,
23.323744827,S1-C6,Retiring,14.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S1-C6,Frontend_Bound.Frontend_Latency,25.27,% Slots,,rs_events.empty_end,0.00,5.23,
23.323744827,S1-C6,Backend_Bound.Memory_Bound,46.91,% Slots,,,0.00,5.23,<==
23.323744827,S1-C6,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.23,
23.323744827,S1-C6,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.33,% Clocks,,,0.00,5.27,
23.323744827,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.60,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
23.323744827,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.64,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
23.323744827,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.51,% Clocks,,idq.ms_switches,0.00,5.27,
23.323744827,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
23.323744827,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.56,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.26,
23.323744827,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,19.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,21.46,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,
23.323744827,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.50,% Clocks,,,0.00,5.25,
23.323744827,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S1-C7,Frontend_Bound,34.12,% Slots,,,0.00,5.24,
23.323744827,S1-C7,Backend_Bound,44.30,% Slots,,,0.00,5.24,
23.323744827,S1-C7,Retiring,20.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
23.323744827,S1-C7,Frontend_Bound.Frontend_Latency,21.94,% Slots,,rs_events.empty_end,0.00,5.24,
23.323744827,S1-C7,Backend_Bound.Memory_Bound,27.90,% Slots,,,0.00,5.24,
23.323744827,S1-C7,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.24,
23.323744827,S1-C7,Retiring.Microcode_Sequencer,12.50,% Slots,,idq.ms_uops,0.00,5.26,
23.323744827,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.26,
23.323744827,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,10.53,
23.323744827,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.26,
23.323744827,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
23.323744827,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
23.323744827,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.73,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,<==
23.323744827,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.15,% Clocks,,,0.00,5.25,
23.323744827,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
23.323744827,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
23.323744827,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
23.323744827,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
23.323744827,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
23.323744827,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
23.323744827,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
23.323744827,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
23.323744827,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
23.323744827,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
23.323744827,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
23.323744827,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
23.323744827,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
23.323744827,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
23.323744827,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
23.323744827,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
23.323744827,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
24.832688464,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.28,
24.832688464,S0-C0,Backend_Bound.Memory_Bound,15.99,% Slots,,,0.00,5.28,
24.832688464,S0-C0,Backend_Bound.Core_Bound,49.74,% Slots,,,0.00,5.28,<==
24.832688464,S0-C0,Retiring.Microcode_Sequencer,12.47,% Slots,,idq.ms_uops,0.00,5.03,
24.832688464,S0-C0,Backend_Bound,65.72,% Slots,,,0.00,5.28,
24.832688464,S0-C0,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
24.832688464,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.23,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.49,% Core_Clocks,,,0.00,5.29,
24.832688464,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C1,Frontend_Bound,50.11,% Slots,,,0.00,5.27,
24.832688464,S0-C1,Backend_Bound,26.21,% Slots,,,0.00,5.27,
24.832688464,S0-C1,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
24.832688464,S0-C1,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.27,<==
24.832688464,S0-C1,Backend_Bound.Memory_Bound,18.41,% Slots,,,0.00,5.27,
24.832688464,S0-C1,Retiring.Microcode_Sequencer,13.54,% Slots,,idq.ms_uops,0.00,5.03,
24.832688464,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.29,
24.832688464,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.78,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
24.832688464,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.832688464,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C2,Frontend_Bound,56.71,% Slots,,,0.00,5.11,
24.832688464,S0-C2,Bad_Speculation,13.83,% Slots,,,0.00,5.04,
24.832688464,S0-C2,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
24.832688464,S0-C2,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.13,
24.832688464,S0-C2,Frontend_Bound.Frontend_Bandwidth,52.82,% Slots,,,0.00,5.11,<==
24.832688464,S0-C2,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.04,
24.832688464,S0-C2,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.03,
24.832688464,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.29,
24.832688464,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S0-C3,Frontend_Bound,56.40,% Slots,,,0.00,5.11,
24.832688464,S0-C3,Backend_Bound,19.62,% Slots,,,0.00,5.04,
24.832688464,S0-C3,Retiring,14.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
24.832688464,S0-C3,Frontend_Bound.Frontend_Latency,50.65,% Slots,,rs_events.empty_end,0.00,5.13,<==
24.832688464,S0-C3,Frontend_Bound.Frontend_Bandwidth,24.81,% Slots,,,0.00,5.11,
24.832688464,S0-C3,Backend_Bound.Memory_Bound,26.72,% Slots,,,0.00,5.04,
24.832688464,S0-C3,Retiring.Microcode_Sequencer,10.22,% Slots,,idq.ms_uops,0.00,5.03,
24.832688464,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.29,
24.832688464,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
24.832688464,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.832688464,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C4,Frontend_Bound,35.75,% Slots,,,0.00,5.1,
24.832688464,S0-C4,Backend_Bound,45.53,% Slots,,,0.00,5.03,
24.832688464,S0-C4,Retiring,15.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
24.832688464,S0-C4,Frontend_Bound.Frontend_Latency,38.73,% Slots,,rs_events.empty_end,0.00,5.13,
24.832688464,S0-C4,Backend_Bound.Core_Bound,88.88,% Slots,,,0.00,5.03,
24.832688464,S0-C4,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.03,
24.832688464,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.29,
24.832688464,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.78,% Clocks,,,0.00,5.04,<==
24.832688464,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C5,Frontend_Bound,54.84,% Slots,,,0.00,5.11,
24.832688464,S0-C5,Backend_Bound,24.37,% Slots,,,0.00,5.04,
24.832688464,S0-C5,Retiring,15.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
24.832688464,S0-C5,Frontend_Bound.Frontend_Latency,46.18,% Slots,,rs_events.empty_end,0.00,5.13,<==
24.832688464,S0-C5,Retiring.Microcode_Sequencer,10.04,% Slots,,idq.ms_uops,0.00,5.03,
24.832688464,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.28,
24.832688464,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.28,
24.832688464,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
24.832688464,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.832688464,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S0-C6,Frontend_Bound,35.29,% Slots,,,0.00,5.1,
24.832688464,S0-C6,Backend_Bound,45.76,% Slots,,,0.00,5.03,
24.832688464,S0-C6,Retiring,15.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
24.832688464,S0-C6,Frontend_Bound.Frontend_Latency,38.82,% Slots,,rs_events.empty_end,0.00,5.12,
24.832688464,S0-C6,Retiring.Microcode_Sequencer,9.16,% Slots,,idq.ms_uops,0.00,5.03,
24.832688464,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.69,% Clocks,,,0.00,5.29,
24.832688464,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.32,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
24.832688464,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.832688464,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
24.832688464,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C7,Frontend_Bound,42.36,% Slots,,,0.00,5.09,
24.832688464,S0-C7,Backend_Bound,27.24,% Slots,,,0.00,5.03,
24.832688464,S0-C7,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
24.832688464,S0-C7,Frontend_Bound.Frontend_Latency,42.05,% Slots,,rs_events.empty_end,0.00,5.12,<==
24.832688464,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.27,% Slots,,,0.00,5.09,
24.832688464,S0-C7,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.02,
24.832688464,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.28,
24.832688464,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.28,
24.832688464,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
24.832688464,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
24.832688464,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C0,Frontend_Bound,20.18,% Slots,,,0.00,5.09,
24.832688464,S1-C0,Backend_Bound,57.91,% Slots,,,0.00,5.03,
24.832688464,S1-C0,Retiring,21.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
24.832688464,S1-C0,Frontend_Bound.Frontend_Latency,19.46,% Slots,,rs_events.empty_end,0.00,5.12,
24.832688464,S1-C0,Backend_Bound.Memory_Bound,36.50,% Slots,,,0.00,5.03,
24.832688464,S1-C0,Backend_Bound.Core_Bound,21.41,% Slots,,,0.00,5.03,
24.832688464,S1-C0,Retiring.Microcode_Sequencer,9.58,% Slots,,idq.ms_uops,0.00,5.02,
24.832688464,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.25,% Clocks,,,0.00,5.29,
24.832688464,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
24.832688464,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
24.832688464,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.50,% Clocks,,,0.00,5.04,
24.832688464,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.71,% Slots,,,0.00,5.09,
24.832688464,S1-C1,Backend_Bound.Memory_Bound,29.71,% Slots,,,0.00,5.03,
24.832688464,S1-C1,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.03,
24.832688464,S1-C1,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.02,
24.832688464,S1-C1,Backend_Bound,51.39,% Slots,,,0.00,5.03,
24.832688464,S1-C1,Retiring,27.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
24.832688464,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.74,% Clocks,,idq.ms_switches,0.00,5.28,
24.832688464,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.51,% Core_Clocks,,,0.00,5.29,
24.832688464,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
24.832688464,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
24.832688464,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C2,Frontend_Bound,35.58,% Slots,,,0.00,5.09,<==
24.832688464,S1-C2,Backend_Bound,10.51,% Slots,,,0.00,5.03,
24.832688464,S1-C2,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,0.00,5.12,
24.832688464,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.78,% Slots,,,0.00,5.09,
24.832688464,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.29,
24.832688464,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.80,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.06,% Core_Clocks,,,0.00,5.28,
24.832688464,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C3,Frontend_Bound,31.40,% Slots,,,0.00,5.09,
24.832688464,S1-C3,Backend_Bound,47.82,% Slots,,,0.00,5.03,
24.832688464,S1-C3,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
24.832688464,S1-C3,Frontend_Bound.Frontend_Latency,22.63,% Slots,,rs_events.empty_end,0.00,5.12,
24.832688464,S1-C3,Backend_Bound.Memory_Bound,33.80,% Slots,,,0.00,5.03,<==
24.832688464,S1-C3,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.03,
24.832688464,S1-C3,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.02,
24.832688464,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.74,% Clocks,,,0.00,5.29,
24.832688464,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.60,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
24.832688464,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.18,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
24.832688464,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,16.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
24.832688464,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.48,% Clocks,,,0.00,5.04,
24.832688464,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C4,Frontend_Bound,32.64,% Slots,,,0.00,5.09,
24.832688464,S1-C4,Backend_Bound,42.44,% Slots,,,0.00,5.02,
24.832688464,S1-C4,Retiring,21.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
24.832688464,S1-C4,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.11,
24.832688464,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.09,
24.832688464,S1-C4,Backend_Bound.Memory_Bound,30.35,% Slots,,,0.00,5.02,<==
24.832688464,S1-C4,Backend_Bound.Core_Bound,12.09,% Slots,,,0.00,5.02,
24.832688464,S1-C4,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.02,
24.832688464,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.51,% Clocks,,,0.00,5.28,
24.832688464,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.51,% Clocks,,idq.ms_switches,0.00,5.28,
24.832688464,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.51,% Core_Clocks,,,0.00,5.28,
24.832688464,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
24.832688464,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.41,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
24.832688464,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
24.832688464,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C5,Frontend_Bound,20.16,% Slots,,,0.00,5.09,
24.832688464,S1-C5,Backend_Bound,59.12,% Slots,,,0.00,5.02,<==
24.832688464,S1-C5,Retiring,33.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
24.832688464,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.25,% Slots,,,0.00,5.09,
24.832688464,S1-C5,Backend_Bound.Memory_Bound,28.00,% Slots,,,0.00,5.02,
24.832688464,S1-C5,Backend_Bound.Core_Bound,31.12,% Slots,,,0.00,5.02,
24.832688464,S1-C5,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.02,
24.832688464,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.70,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.99,% Core_Clocks,,,0.00,5.29,
24.832688464,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
24.832688464,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
24.832688464,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C6,Frontend_Bound,43.59,% Slots,,,0.00,5.08,
24.832688464,S1-C6,Backend_Bound,33.41,% Slots,,,0.00,5.02,
24.832688464,S1-C6,Retiring,12.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
24.832688464,S1-C6,Frontend_Bound.Frontend_Latency,27.17,% Slots,,rs_events.empty_end,0.00,5.11,<==
24.832688464,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.19,% Slots,,,0.00,5.08,
24.832688464,S1-C6,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.02,
24.832688464,S1-C6,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.02,
24.832688464,S1-C6,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.02,
24.832688464,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.29,
24.832688464,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.00,% Clocks,,itlb_misses.walk_completed,0.00,5.03,
24.832688464,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.93,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.22,% Core_Clocks,,,0.00,5.29,
24.832688464,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
24.832688464,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
24.832688464,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.08,% Clocks,,,0.00,5.04,
24.832688464,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C7,Frontend_Bound,41.39,% Slots,,,0.00,5.08,
24.832688464,S1-C7,Backend_Bound,26.85,% Slots,,,0.00,5.02,
24.832688464,S1-C7,Retiring,14.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
24.832688464,S1-C7,Frontend_Bound.Frontend_Latency,29.49,% Slots,,rs_events.empty_end,0.00,5.11,<==
24.832688464,S1-C7,Frontend_Bound.Frontend_Bandwidth,22.75,% Slots,,,0.00,5.08,
24.832688464,S1-C7,Backend_Bound.Memory_Bound,17.44,% Slots,,,0.00,5.02,
24.832688464,S1-C7,Retiring.Microcode_Sequencer,6.79,% Slots,,idq.ms_uops,0.00,5.02,
24.832688464,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.02,% Clocks,,,0.00,5.29,
24.832688464,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.87,% Clocks,,itlb_misses.walk_completed,0.00,5.03,
24.832688464,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
24.832688464,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.29,
24.832688464,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.50,% Core_Clocks,,,0.00,5.29,
24.832688464,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
24.832688464,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
24.832688464,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
24.832688464,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
24.832688464,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
24.832688464,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
24.832688464,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
24.832688464,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C0,Frontend_Bound,38.25,% Slots,,,0.00,5.29,
26.34669005,S0-C0,Bad_Speculation,17.53,% Slots,,,0.00,5.29,
26.34669005,S0-C0,Retiring,32.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
26.34669005,S0-C0,Frontend_Bound.Frontend_Latency,15.88,% Slots,,rs_events.empty_end,0.00,5.29,
26.34669005,S0-C0,Frontend_Bound.Frontend_Bandwidth,26.98,% Slots,,,0.00,5.29,<==
26.34669005,S0-C0,Bad_Speculation.Branch_Mispredicts,16.35,% Slots,,br_misp_retired.all_branches,0.00,5.29,
26.34669005,S0-C0,Retiring.Microcode_Sequencer,1.51,% Slots,,idq.ms_uops,0.00,5.28,
26.34669005,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
26.34669005,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.37,% Clocks,,idq.ms_switches,0.00,5.28,
26.34669005,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.52,% Core_Clocks,,,0.00,5.28,
26.34669005,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.58,% Core_Clocks,,,0.00,5.29,
26.34669005,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C1,Frontend_Bound.Frontend_Bandwidth,24.51,% Slots,,,0.00,5.23,
26.34669005,S0-C1,Backend_Bound.Memory_Bound,25.77,% Slots,,,0.00,5.29,
26.34669005,S0-C1,Backend_Bound.Core_Bound,30.57,% Slots,,,0.00,5.29,
26.34669005,S0-C1,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.28,
26.34669005,S0-C1,Backend_Bound,56.34,% Slots,,,0.00,5.29,<==
26.34669005,S0-C1,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
26.34669005,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.33,% Clocks,,idq.ms_switches,0.00,5.28,
26.34669005,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.04,% Core_Clocks,,,0.00,5.29,
26.34669005,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.48,% Core_Clocks,,,0.00,5.29,
26.34669005,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
26.34669005,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C2,Bad_Speculation,10.34,% Slots,,,0.00,5.28,
26.34669005,S0-C2,Bad_Speculation.Branch_Mispredicts,10.17,% Slots,,br_misp_retired.all_branches,0.00,5.28,
26.34669005,S0-C2,Backend_Bound,50.04,% Slots,,,0.00,5.28,
26.34669005,S0-C2,Backend_Bound.Memory_Bound,44.79,% Slots,,,0.00,5.28,<==
26.34669005,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
26.34669005,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,8.65,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
26.34669005,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
26.34669005,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C3,Frontend_Bound,21.28,% Slots,,,0.00,5.28,
26.34669005,S0-C3,Backend_Bound,33.91,% Slots,,,0.00,5.28,
26.34669005,S0-C3,Backend_Bound.Core_Bound,26.30,% Slots,,,0.00,5.28,<==
26.34669005,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C4,Frontend_Bound,37.59,% Slots,,,0.00,5.28,
26.34669005,S0-C4,Bad_Speculation,22.14,% Slots,,,0.00,5.28,
26.34669005,S0-C4,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.28,
26.34669005,S0-C4,Frontend_Bound.Frontend_Bandwidth,52.85,% Slots,,,0.00,5.23,
26.34669005,S0-C4,Bad_Speculation.Branch_Mispredicts,21.92,% Slots,,br_misp_retired.all_branches,0.00,5.28,
26.34669005,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
26.34669005,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.47,% Core_Clocks,,,0.00,5.29,<==
26.34669005,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C5,Frontend_Bound,21.51,% Slots,,,0.00,5.28,
26.34669005,S0-C5,Backend_Bound,53.09,% Slots,,,0.00,5.28,
26.34669005,S0-C5,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
26.34669005,S0-C5,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,0.00,5.28,
26.34669005,S0-C5,Backend_Bound.Memory_Bound,21.05,% Slots,,,0.00,5.28,
26.34669005,S0-C5,Backend_Bound.Core_Bound,32.04,% Slots,,,0.00,5.28,<==
26.34669005,S0-C5,Retiring.Microcode_Sequencer,1.47,% Slots,,idq.ms_uops,0.00,5.28,
26.34669005,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
26.34669005,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.29,
26.34669005,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
26.34669005,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C6,Frontend_Bound,24.71,% Slots,,,0.00,5.28,
26.34669005,S0-C6,Bad_Speculation,13.97,% Slots,,,0.00,5.28,
26.34669005,S0-C6,Backend_Bound,28.48,% Slots,,,0.00,5.28,<==
26.34669005,S0-C6,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.28,
26.34669005,S0-C6,Frontend_Bound.Frontend_Bandwidth,34.14,% Slots,,,0.00,5.24,
26.34669005,S0-C6,Bad_Speculation.Branch_Mispredicts,13.80,% Slots,,br_misp_retired.all_branches,0.00,5.28,
26.34669005,S0-C6,Backend_Bound.Memory_Bound,14.78,% Slots,,,0.00,5.28,
26.34669005,S0-C6,Backend_Bound.Core_Bound,13.70,% Slots,,,0.00,5.28,
26.34669005,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.29,
26.34669005,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
26.34669005,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.39,% Core_Clocks,,,0.00,5.29,
26.34669005,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.54,% Core_Clocks,,,0.00,5.29,
26.34669005,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
26.34669005,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
26.34669005,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C7,Backend_Bound,55.48,% Slots,,,0.00,5.28,
26.34669005,S0-C7,Backend_Bound.Memory_Bound,19.90,% Slots,,,0.00,5.28,
26.34669005,S0-C7,Backend_Bound.Core_Bound,35.58,% Slots,,,0.00,5.28,
26.34669005,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
26.34669005,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.02,% Clocks,,,0.00,5.02,<==
26.34669005,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C0,Frontend_Bound,22.08,% Slots,,,0.00,5.28,
26.34669005,S1-C0,Backend_Bound,56.98,% Slots,,,0.00,5.28,
26.34669005,S1-C0,Retiring,16.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
26.34669005,S1-C0,Frontend_Bound.Frontend_Latency,29.90,% Slots,,rs_events.empty_end,0.00,5.28,
26.34669005,S1-C0,Backend_Bound.Memory_Bound,33.07,% Slots,,,0.00,5.28,
26.34669005,S1-C0,Backend_Bound.Core_Bound,23.91,% Slots,,,0.00,5.28,
26.34669005,S1-C0,Retiring.Microcode_Sequencer,4.26,% Slots,,idq.ms_uops,0.00,5.28,
26.34669005,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.29,
26.34669005,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
26.34669005,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.23,% Clocks,,idq.ms_switches,0.00,5.29,
26.34669005,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
26.34669005,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C1,Backend_Bound,60.42,% Slots,,,0.00,5.28,
26.34669005,S1-C1,Retiring,23.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
26.34669005,S1-C1,Backend_Bound.Memory_Bound,59.25,% Slots,,,0.00,5.28,
26.34669005,S1-C1,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.28,
26.34669005,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.21,% Clocks,,idq.ms_switches,0.00,5.29,
26.34669005,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
26.34669005,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
26.34669005,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C2,Frontend_Bound,33.26,% Slots,,,0.00,5.29,
26.34669005,S1-C2,Backend_Bound,16.90,% Slots,,,0.00,5.29,
26.34669005,S1-C2,Frontend_Bound.Frontend_Latency,22.32,% Slots,,rs_events.empty_end,0.00,5.29,<==
26.34669005,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.42,% Slots,,,0.00,5.29,
26.34669005,S1-C2,Backend_Bound.Memory_Bound,23.55,% Slots,,,0.00,5.28,
26.34669005,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.29,
26.34669005,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
26.34669005,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.26,% Core_Clocks,,,0.00,5.28,
26.34669005,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C3,Backend_Bound,64.77,% Slots,,,0.00,5.28,
26.34669005,S1-C3,Retiring,25.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
26.34669005,S1-C3,Backend_Bound.Memory_Bound,39.22,% Slots,,,0.00,5.28,
26.34669005,S1-C3,Backend_Bound.Core_Bound,25.55,% Slots,,,0.00,5.28,
26.34669005,S1-C3,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.28,
26.34669005,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.98,% Clocks,,idq.ms_switches,0.00,5.29,
26.34669005,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
26.34669005,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
26.34669005,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.02,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
26.34669005,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.98,% Clocks,,,0.00,5.02,
26.34669005,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C4,Frontend_Bound,21.86,% Slots,,,0.00,5.28,
26.34669005,S1-C4,Backend_Bound,52.11,% Slots,,,0.00,5.28,
26.34669005,S1-C4,Retiring,19.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
26.34669005,S1-C4,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.28,
26.34669005,S1-C4,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.28,
26.34669005,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.40,% Clocks,,,0.00,5.29,
26.34669005,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.29,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
26.34669005,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
26.34669005,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.18,% Clocks,,idq.ms_switches,0.00,5.29,
26.34669005,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
26.34669005,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,15.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
26.34669005,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,23.23,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
26.34669005,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C5,Backend_Bound,39.16,% Slots,,,0.00,5.28,
26.34669005,S1-C5,Backend_Bound.Memory_Bound,45.95,% Slots,,,0.00,5.28,
26.34669005,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
26.34669005,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C6,Frontend_Bound,28.05,% Slots,,,0.00,5.28,
26.34669005,S1-C6,Backend_Bound,46.71,% Slots,,,0.00,5.28,
26.34669005,S1-C6,Retiring,11.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
26.34669005,S1-C6,Frontend_Bound.Frontend_Latency,27.43,% Slots,,rs_events.empty_end,0.00,5.28,
26.34669005,S1-C6,Backend_Bound.Memory_Bound,61.42,% Slots,,,0.00,5.28,
26.34669005,S1-C6,Retiring.Microcode_Sequencer,3.84,% Slots,,idq.ms_uops,0.00,5.28,
26.34669005,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.43,% Clocks,,,0.00,5.29,
26.34669005,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.31,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
26.34669005,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
26.34669005,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.39,% Clocks,,idq.ms_switches,0.00,5.29,
26.34669005,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
26.34669005,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.84,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
26.34669005,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,17.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
26.34669005,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,23.35,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
26.34669005,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C7,Frontend_Bound,28.93,% Slots,,,0.00,5.29,
26.34669005,S1-C7,Backend_Bound,51.08,% Slots,,,0.00,5.29,
26.34669005,S1-C7,Retiring,20.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
26.34669005,S1-C7,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.28,
26.34669005,S1-C7,Backend_Bound.Memory_Bound,47.65,% Slots,,,0.00,5.28,
26.34669005,S1-C7,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.28,
26.34669005,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.52,% Clocks,,,0.00,5.28,
26.34669005,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.97,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
26.34669005,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.90,% Clocks,,idq.ms_switches,0.00,5.28,
26.34669005,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
26.34669005,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.12,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
26.34669005,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
26.34669005,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.13,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
26.34669005,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
26.34669005,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
27.936253037,S0-C0,Backend_Bound,49.95,% Slots,,,0.00,5.28,<==
27.936253037,S0-C0,Retiring,26.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S0-C0,Backend_Bound.Memory_Bound,26.29,% Slots,,,0.00,5.28,
27.936253037,S0-C0,Backend_Bound.Core_Bound,23.66,% Slots,,,0.00,5.28,
27.936253037,S0-C0,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.59,% Clocks,,idq.ms_switches,0.00,5.29,
27.936253037,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.936253037,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
27.936253037,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
27.936253037,S0-C1,Backend_Bound,57.82,% Slots,,,0.00,5.27,<==
27.936253037,S0-C1,Retiring,28.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S0-C1,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.29,
27.936253037,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S0-C2,Backend_Bound,59.96,% Slots,,,0.00,5.28,<==
27.936253037,S0-C2,Retiring,19.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S0-C2,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.06,% Clocks,,idq.ms_switches,0.00,5.28,
27.936253037,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S0-C3,Backend_Bound,56.45,% Slots,,,0.00,5.28,
27.936253037,S0-C3,Retiring,27.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S0-C3,Backend_Bound.Memory_Bound,49.53,% Slots,,,0.00,5.28,
27.936253037,S0-C3,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.29,
27.936253037,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
27.936253037,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
27.936253037,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
27.936253037,S0-C4,Backend_Bound,49.99,% Slots,,,0.00,5.28,
27.936253037,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.936253037,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
27.936253037,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S0-C5,Frontend_Bound,25.46,% Slots,,,0.00,5.28,
27.936253037,S0-C5,Backend_Bound,46.74,% Slots,,,0.00,5.28,
27.936253037,S0-C5,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S0-C5,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.28,
27.936253037,S0-C5,Backend_Bound.Memory_Bound,65.19,% Slots,,,0.00,5.28,
27.936253037,S0-C5,Retiring.Microcode_Sequencer,4.19,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.50,% Clocks,,,0.00,5.28,
27.936253037,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.04,% Clocks,,idq.ms_switches,0.00,5.28,
27.936253037,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.936253037,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
27.936253037,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
27.936253037,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.49,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,<==
27.936253037,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.37,% Slots,,,0.00,5.08,
27.936253037,S0-C6,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.28,
27.936253037,S0-C6,Backend_Bound.Memory_Bound,46.80,% Slots,,,0.00,5.28,
27.936253037,S0-C6,Bad_Speculation,12.77,% Slots,,,0.00,5.28,
27.936253037,S0-C6,Backend_Bound,35.13,% Slots,,,0.00,5.28,
27.936253037,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.30,% Core_Clocks,,,0.00,5.29,
27.936253037,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.10,% Core_Clocks,,,0.00,5.04,
27.936253037,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
27.936253037,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
27.936253037,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
27.936253037,S0-C7,Backend_Bound,55.61,% Slots,,,0.00,5.28,
27.936253037,S0-C7,Backend_Bound.Memory_Bound,73.77,% Slots,,,0.00,5.28,
27.936253037,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
27.936253037,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
27.936253037,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C0,Frontend_Bound,24.54,% Slots,,,0.00,5.28,
27.936253037,S1-C0,Backend_Bound,56.71,% Slots,,,0.00,5.28,
27.936253037,S1-C0,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S1-C0,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,0.00,5.28,
27.936253037,S1-C0,Backend_Bound.Memory_Bound,40.85,% Slots,,,0.00,5.28,
27.936253037,S1-C0,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.28,
27.936253037,S1-C0,Retiring.Microcode_Sequencer,4.83,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,0.00,5.28,
27.936253037,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
27.936253037,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.70,% Clocks,,idq.ms_switches,0.00,5.28,
27.936253037,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.936253037,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.37,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
27.936253037,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
27.936253037,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
27.936253037,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.41,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,<==
27.936253037,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C1,Frontend_Bound,37.89,% Slots,,,0.00,5.28,
27.936253037,S1-C1,Backend_Bound,40.07,% Slots,,,0.00,5.28,
27.936253037,S1-C1,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S1-C1,Frontend_Bound.Frontend_Latency,22.11,% Slots,,rs_events.empty_end,0.00,5.28,
27.936253037,S1-C1,Frontend_Bound.Frontend_Bandwidth,24.12,% Slots,,,0.00,5.12,
27.936253037,S1-C1,Backend_Bound.Memory_Bound,29.04,% Slots,,,0.00,5.28,<==
27.936253037,S1-C1,Backend_Bound.Core_Bound,11.02,% Slots,,,0.00,5.28,
27.936253037,S1-C1,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.68,% Clocks,,,0.00,5.28,
27.936253037,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
27.936253037,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.77,% Clocks,,idq.ms_switches,0.00,5.28,
27.936253037,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.34,% Core_Clocks,,,0.00,5.28,
27.936253037,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.936253037,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.28,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.29,
27.936253037,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
27.936253037,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C2,Backend_Bound,60.64,% Slots,,,0.00,5.28,
27.936253037,S1-C2,Backend_Bound.Memory_Bound,33.37,% Slots,,,0.00,5.15,
27.936253037,S1-C2,Backend_Bound.Core_Bound,27.27,% Slots,,,0.00,5.15,
27.936253037,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
27.936253037,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.19,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
27.936253037,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,<==
27.936253037,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C3,Backend_Bound,60.69,% Slots,,,0.00,5.28,
27.936253037,S1-C3,Retiring,24.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S1-C3,Backend_Bound.Memory_Bound,37.97,% Slots,,,0.00,5.16,
27.936253037,S1-C3,Backend_Bound.Core_Bound,22.72,% Slots,,,0.00,5.16,
27.936253037,S1-C3,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.13,% Clocks,,idq.ms_switches,0.00,5.28,
27.936253037,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.936253037,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
27.936253037,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,23.37,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,<==
27.936253037,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C4,Frontend_Bound,20.01,% Slots,,,0.00,5.28,
27.936253037,S1-C4,Backend_Bound,58.29,% Slots,,,0.00,5.28,<==
27.936253037,S1-C4,Backend_Bound.Memory_Bound,30.48,% Slots,,,0.00,5.15,
27.936253037,S1-C4,Backend_Bound.Core_Bound,27.81,% Slots,,,0.00,5.15,
27.936253037,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.936253037,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
27.936253037,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C5,Backend_Bound,54.10,% Slots,,,0.00,5.28,
27.936253037,S1-C5,Retiring,29.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S1-C5,Backend_Bound.Memory_Bound,33.00,% Slots,,,0.00,5.16,
27.936253037,S1-C5,Backend_Bound.Core_Bound,21.10,% Slots,,,0.00,5.16,
27.936253037,S1-C5,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.47,% Clocks,,idq.ms_switches,0.00,5.29,
27.936253037,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.936253037,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
27.936253037,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
27.936253037,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.32,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,<==
27.936253037,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C6,Backend_Bound,65.61,% Slots,,,0.00,5.28,
27.936253037,S1-C6,Retiring,23.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
27.936253037,S1-C6,Backend_Bound.Memory_Bound,38.97,% Slots,,,0.00,5.15,<==
27.936253037,S1-C6,Backend_Bound.Core_Bound,26.64,% Slots,,,0.00,5.15,
27.936253037,S1-C6,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.28,
27.936253037,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.37,% Clocks,,idq.ms_switches,0.00,5.28,
27.936253037,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
27.936253037,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
27.936253037,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C7,Frontend_Bound,30.85,% Slots,,,0.00,5.28,
27.936253037,S1-C7,Backend_Bound,29.47,% Slots,,,0.00,5.28,
27.936253037,S1-C7,Frontend_Bound.Frontend_Latency,18.56,% Slots,,rs_events.empty_end,0.00,5.15,<==
27.936253037,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.28,
27.936253037,S1-C7,Backend_Bound.Memory_Bound,19.37,% Slots,,,0.00,5.15,
27.936253037,S1-C7,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.15,
27.936253037,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.28,
27.936253037,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.57,
27.936253037,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.85,% Core_Clocks,,,0.00,5.28,
27.936253037,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
27.936253037,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
27.936253037,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
27.936253037,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
27.936253037,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
27.936253037,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
27.936253037,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
27.936253037,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
27.936253037,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
27.936253037,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
27.936253037,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
27.936253037,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
27.936253037,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
27.936253037,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
27.936253037,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
27.936253037,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
29.450946342,S0-C0,Frontend_Bound,20.40,% Slots,,,0.00,5.11,
29.450946342,S0-C0,Backend_Bound,51.12,% Slots,,,0.00,5.11,
29.450946342,S0-C0,Retiring,25.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S0-C0,Frontend_Bound.Frontend_Latency,15.11,% Slots,,rs_events.empty_end,0.00,5.04,
29.450946342,S0-C0,Backend_Bound.Memory_Bound,31.67,% Slots,,,0.00,5.03,
29.450946342,S0-C0,Backend_Bound.Core_Bound,19.45,% Slots,,,0.00,5.03,
29.450946342,S0-C0,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.28,
29.450946342,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.53,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
29.450946342,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
29.450946342,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,27.11,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,<==
29.450946342,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.03,% Clocks,,,0.00,5.28,
29.450946342,S0-C0-T0,MUX,5.01,%,,,0.00,100.0,
29.450946342,S0-C1,Backend_Bound,65.97,% Slots,,,0.00,5.11,
29.450946342,S0-C1,Retiring,26.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S0-C1,Backend_Bound.Memory_Bound,14.09,% Slots,,,0.00,5.04,
29.450946342,S0-C1,Backend_Bound.Core_Bound,51.89,% Slots,,,0.00,5.04,
29.450946342,S0-C1,Retiring.Microcode_Sequencer,9.87,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.17,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
29.450946342,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.98,% Clocks,,,0.00,5.28,<==
29.450946342,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
29.450946342,S0-C2,Backend_Bound,67.85,% Slots,,,0.00,5.12,
29.450946342,S0-C2,Retiring,26.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S0-C2,Backend_Bound.Memory_Bound,21.01,% Slots,,,0.00,5.04,
29.450946342,S0-C2,Backend_Bound.Core_Bound,46.85,% Slots,,,0.00,5.04,
29.450946342,S0-C2,Retiring.Microcode_Sequencer,7.74,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.78,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
29.450946342,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.74,% Clocks,,,0.00,5.28,<==
29.450946342,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
29.450946342,S0-C3,Backend_Bound,50.83,% Slots,,,0.00,5.12,
29.450946342,S0-C3,Retiring,28.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S0-C3,Backend_Bound.Memory_Bound,19.42,% Slots,,,0.00,5.03,
29.450946342,S0-C3,Backend_Bound.Core_Bound,31.41,% Slots,,,0.00,5.03,<==
29.450946342,S0-C3,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.37,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
29.450946342,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
29.450946342,S0-C4,Frontend_Bound,21.73,% Slots,,,0.00,5.12,
29.450946342,S0-C4,Backend_Bound,54.02,% Slots,,,0.00,5.12,
29.450946342,S0-C4,Retiring,26.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S0-C4,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,0.00,5.03,
29.450946342,S0-C4,Backend_Bound.Memory_Bound,32.85,% Slots,,,0.00,5.02,<==
29.450946342,S0-C4,Backend_Bound.Core_Bound,21.17,% Slots,,,0.00,5.02,
29.450946342,S0-C4,Retiring.Microcode_Sequencer,9.04,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,21.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.96,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.29,
29.450946342,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.80,% Clocks,,,0.00,5.28,
29.450946342,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S0-C5,Frontend_Bound,26.07,% Slots,,,0.00,5.12,
29.450946342,S0-C5,Backend_Bound,46.80,% Slots,,,0.00,5.12,
29.450946342,S0-C5,Retiring,27.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S0-C5,Frontend_Bound.Frontend_Latency,20.46,% Slots,,rs_events.empty_end,0.00,5.04,
29.450946342,S0-C5,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.03,
29.450946342,S0-C5,Backend_Bound.Core_Bound,26.46,% Slots,,,0.00,5.03,
29.450946342,S0-C5,Retiring.Microcode_Sequencer,8.94,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.46,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.79,% Clocks,,,0.00,5.28,<==
29.450946342,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S0-C6,Backend_Bound,59.21,% Slots,,,0.00,5.12,
29.450946342,S0-C6,Retiring,26.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S0-C6,Backend_Bound.Memory_Bound,21.93,% Slots,,,0.00,5.04,
29.450946342,S0-C6,Backend_Bound.Core_Bound,37.28,% Slots,,,0.00,5.04,
29.450946342,S0-C6,Retiring.Microcode_Sequencer,7.67,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.83,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
29.450946342,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.14,% Clocks,,,0.00,5.28,<==
29.450946342,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S0-C7,Backend_Bound,66.26,% Slots,,,0.00,5.12,
29.450946342,S0-C7,Retiring,28.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S0-C7,Backend_Bound.Memory_Bound,30.31,% Slots,,,0.00,5.02,
29.450946342,S0-C7,Backend_Bound.Core_Bound,35.95,% Slots,,,0.00,5.02,<==
29.450946342,S0-C7,Retiring.Microcode_Sequencer,9.54,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.68,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.450946342,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
29.450946342,S1-C0,Frontend_Bound,25.46,% Slots,,,0.00,5.13,
29.450946342,S1-C0,Backend_Bound,61.08,% Slots,,,0.00,5.13,
29.450946342,S1-C0,Retiring,15.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S1-C0,Frontend_Bound.Frontend_Latency,22.65,% Slots,,rs_events.empty_end,0.00,5.03,
29.450946342,S1-C0,Backend_Bound.Memory_Bound,36.83,% Slots,,,0.00,5.03,<==
29.450946342,S1-C0,Backend_Bound.Core_Bound,24.26,% Slots,,,0.00,5.03,
29.450946342,S1-C0,Retiring.Microcode_Sequencer,4.03,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.28,
29.450946342,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.86,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
29.450946342,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,21.13,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,
29.450946342,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C1,Backend_Bound,54.15,% Slots,,,0.00,5.13,
29.450946342,S1-C1,Retiring,21.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S1-C1,Backend_Bound.Memory_Bound,41.37,% Slots,,,0.00,5.03,
29.450946342,S1-C1,Backend_Bound.Core_Bound,12.79,% Slots,,,0.00,5.03,
29.450946342,S1-C1,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
29.450946342,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,26.10,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,<==
29.450946342,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C2,Backend_Bound,60.18,% Slots,,,0.00,5.13,
29.450946342,S1-C2,Retiring,22.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S1-C2,Backend_Bound.Memory_Bound,41.40,% Slots,,,0.00,5.04,
29.450946342,S1-C2,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.04,
29.450946342,S1-C2,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
29.450946342,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,29.16,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.28,<==
29.450946342,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.72,% Clocks,,,0.00,5.28,
29.450946342,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C3,Frontend_Bound,29.44,% Slots,,,0.00,5.13,
29.450946342,S1-C3,Backend_Bound,31.88,% Slots,,,0.00,5.13,<==
29.450946342,S1-C3,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.03,
29.450946342,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.02,
29.450946342,S1-C3,Backend_Bound.Memory_Bound,17.30,% Slots,,,0.00,5.02,
29.450946342,S1-C3,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.02,
29.450946342,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.28,
29.450946342,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
29.450946342,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.38,% Core_Clocks,,,0.00,5.28,
29.450946342,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C4,Frontend_Bound,26.21,% Slots,,,0.00,5.13,
29.450946342,S1-C4,Backend_Bound,48.06,% Slots,,,0.00,5.13,
29.450946342,S1-C4,Retiring,21.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S1-C4,Frontend_Bound.Frontend_Latency,19.51,% Slots,,rs_events.empty_end,0.00,5.03,
29.450946342,S1-C4,Backend_Bound.Memory_Bound,28.60,% Slots,,,0.00,5.03,<==
29.450946342,S1-C4,Backend_Bound.Core_Bound,19.46,% Slots,,,0.00,5.03,
29.450946342,S1-C4,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.18,% Clocks,,,0.00,5.28,
29.450946342,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.20,% Clocks,,itlb_misses.walk_completed,0.00,5.28,
29.450946342,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
29.450946342,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.98,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,17.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
29.450946342,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.73,% Clocks,,,0.00,5.28,
29.450946342,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C5,Backend_Bound,61.46,% Slots,,,0.00,5.14,
29.450946342,S1-C5,Retiring,27.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S1-C5,Backend_Bound.Memory_Bound,42.86,% Slots,,,0.00,5.02,<==
29.450946342,S1-C5,Backend_Bound.Core_Bound,18.60,% Slots,,,0.00,5.02,
29.450946342,S1-C5,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.45,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
29.450946342,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.95,% Clocks,,,0.00,5.28,
29.450946342,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C6,Backend_Bound,59.48,% Slots,,,0.00,5.13,
29.450946342,S1-C6,Retiring,21.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
29.450946342,S1-C6,Backend_Bound.Memory_Bound,42.46,% Slots,,,0.00,5.04,<==
29.450946342,S1-C6,Backend_Bound.Core_Bound,17.02,% Slots,,,0.00,5.04,
29.450946342,S1-C6,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.29,
29.450946342,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.94,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
29.450946342,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
29.450946342,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.43,% Clocks,,,0.00,5.28,
29.450946342,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C7,Backend_Bound,58.39,% Slots,,,0.00,5.28,
29.450946342,S1-C7,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.450946342,S1-C7,Backend_Bound.Memory_Bound,62.64,% Slots,,,0.00,5.03,
29.450946342,S1-C7,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.28,
29.450946342,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.28,
29.450946342,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
29.450946342,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.17,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
29.450946342,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
29.450946342,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
29.450946342,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
29.450946342,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
29.450946342,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
29.450946342,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
29.450946342,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
29.450946342,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
29.450946342,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
29.450946342,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
29.450946342,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
29.450946342,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
29.450946342,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
29.450946342,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
31.030188456,S0-C0,Frontend_Bound,31.30,% Slots,,,0.00,5.22,
31.030188456,S0-C0,Backend_Bound,50.18,% Slots,,,0.00,5.15,
31.030188456,S0-C0,Retiring,24.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
31.030188456,S0-C0,Frontend_Bound.Frontend_Latency,16.02,% Slots,,rs_events.empty_end,0.00,5.25,
31.030188456,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.22,
31.030188456,S0-C0,Backend_Bound.Core_Bound,89.14,% Slots,,,0.00,5.15,<==
31.030188456,S0-C0,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.33,
31.030188456,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.33,
31.030188456,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.18,% Core_Clocks,,,0.00,5.07,
31.030188456,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.92,% Core_Clocks,,,0.00,5.33,
31.030188456,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C1,Frontend_Bound,48.71,% Slots,,,0.00,5.22,
31.030188456,S0-C1,Backend_Bound,26.87,% Slots,,,0.00,5.15,
31.030188456,S0-C1,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
31.030188456,S0-C1,Frontend_Bound.Frontend_Latency,36.32,% Slots,,rs_events.empty_end,0.00,5.25,<==
31.030188456,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.22,
31.030188456,S0-C1,Backend_Bound.Core_Bound,32.18,% Slots,,,0.00,5.15,
31.030188456,S0-C1,Retiring.Microcode_Sequencer,11.53,% Slots,,idq.ms_uops,0.00,5.34,
31.030188456,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.07,% Clocks,,,0.00,5.33,
31.030188456,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.07,% Core_Clocks,,,0.00,5.07,
31.030188456,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.61,% Core_Clocks,,,0.00,5.33,
31.030188456,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
31.030188456,S0-C2,Frontend_Bound,25.61,% Slots,,,0.00,5.22,
31.030188456,S0-C2,Backend_Bound,60.39,% Slots,,,0.00,5.15,
31.030188456,S0-C2,Retiring,24.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
31.030188456,S0-C2,Frontend_Bound.Frontend_Latency,36.50,% Slots,,rs_events.empty_end,0.00,5.24,
31.030188456,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.22,
31.030188456,S0-C2,Backend_Bound.Core_Bound,72.62,% Slots,,,0.00,5.15,
31.030188456,S0-C2,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.33,
31.030188456,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.33,
31.030188456,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.65,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.34,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.51,% Core_Clocks,,,0.00,5.07,
31.030188456,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.90,% Core_Clocks,,,0.00,5.33,
31.030188456,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.35,% Clocks,,,0.00,5.32,<==
31.030188456,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C3,Frontend_Bound,28.10,% Slots,,,0.00,5.21,
31.030188456,S0-C3,Backend_Bound,47.48,% Slots,,,0.00,5.15,
31.030188456,S0-C3,Retiring,10.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
31.030188456,S0-C3,Frontend_Bound.Frontend_Latency,33.77,% Slots,,rs_events.empty_end,0.00,5.24,
31.030188456,S0-C3,Backend_Bound.Core_Bound,77.37,% Slots,,,0.00,5.15,<==
31.030188456,S0-C3,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.33,
31.030188456,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.33,
31.030188456,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
31.030188456,S0-C4,Backend_Bound,56.87,% Slots,,,0.00,5.15,
31.030188456,S0-C4,Backend_Bound.Memory_Bound,50.62,% Slots,,,0.00,5.15,
31.030188456,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.030188456,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
31.030188456,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
31.030188456,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.41,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.07,<==
31.030188456,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C5,Frontend_Bound,29.09,% Slots,,,0.00,5.21,
31.030188456,S0-C5,Backend_Bound,49.25,% Slots,,,0.00,5.14,
31.030188456,S0-C5,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
31.030188456,S0-C5,Frontend_Bound.Frontend_Latency,18.62,% Slots,,rs_events.empty_end,0.00,5.24,
31.030188456,S0-C5,Backend_Bound.Core_Bound,64.94,% Slots,,,0.00,5.14,
31.030188456,S0-C5,Retiring.Microcode_Sequencer,12.95,% Slots,,idq.ms_uops,0.00,5.33,
31.030188456,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.32,
31.030188456,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.32,
31.030188456,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.11,% Clocks,,,0.00,5.32,<==
31.030188456,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C6,Frontend_Bound,29.62,% Slots,,,0.00,5.21,
31.030188456,S0-C6,Backend_Bound,52.51,% Slots,,,0.00,5.14,
31.030188456,S0-C6,Retiring,27.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
31.030188456,S0-C6,Frontend_Bound.Frontend_Latency,70.33,% Slots,,rs_events.empty_end,0.00,5.24,
31.030188456,S0-C6,Backend_Bound.Core_Bound,59.57,% Slots,,,0.00,5.14,
31.030188456,S0-C6,Retiring.Microcode_Sequencer,12.27,% Slots,,idq.ms_uops,0.00,5.34,
31.030188456,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.33,
31.030188456,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.86,% Clocks,,,0.00,5.32,<==
31.030188456,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C7,Frontend_Bound,40.42,% Slots,,,0.00,5.21,
31.030188456,S0-C7,Backend_Bound,40.63,% Slots,,,0.00,5.14,
31.030188456,S0-C7,Retiring,13.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
31.030188456,S0-C7,Frontend_Bound.Frontend_Latency,45.10,% Slots,,rs_events.empty_end,0.00,5.24,
31.030188456,S0-C7,Backend_Bound.Core_Bound,48.16,% Slots,,,0.00,5.14,
31.030188456,S0-C7,Retiring.Microcode_Sequencer,10.50,% Slots,,idq.ms_uops,0.00,5.34,
31.030188456,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.33,
31.030188456,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.64,% Clocks,,,0.00,5.32,<==
31.030188456,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
31.030188456,S1-C0,Backend_Bound,84.51,% Slots,,,0.00,5.14,
31.030188456,S1-C0,Retiring,22.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
31.030188456,S1-C0,Backend_Bound.Memory_Bound,53.45,% Slots,,,0.00,5.14,
31.030188456,S1-C0,Backend_Bound.Core_Bound,31.06,% Slots,,,0.00,5.14,
31.030188456,S1-C0,Retiring.Microcode_Sequencer,6.73,% Slots,,idq.ms_uops,0.00,5.34,
31.030188456,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.86,% Clocks,,idq.ms_switches,0.00,5.34,
31.030188456,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
31.030188456,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
31.030188456,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C1,Frontend_Bound,29.22,% Slots,,,0.00,5.21,
31.030188456,S1-C1,Backend_Bound,46.93,% Slots,,,0.00,5.14,
31.030188456,S1-C1,Retiring,20.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
31.030188456,S1-C1,Frontend_Bound.Frontend_Latency,28.63,% Slots,,rs_events.empty_end,0.00,5.23,
31.030188456,S1-C1,Backend_Bound.Core_Bound,71.05,% Slots,,,0.00,5.14,<==
31.030188456,S1-C1,Retiring.Microcode_Sequencer,10.43,% Slots,,idq.ms_uops,0.00,5.33,
31.030188456,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.33,
31.030188456,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C2,Frontend_Bound,36.36,% Slots,,,0.00,5.21,
31.030188456,S1-C2,Backend_Bound,18.27,% Slots,,,0.00,5.14,
31.030188456,S1-C2,Retiring,38.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
31.030188456,S1-C2,Frontend_Bound.Frontend_Latency,21.83,% Slots,,rs_events.empty_end,0.00,5.23,
31.030188456,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.21,
31.030188456,S1-C2,Backend_Bound.Memory_Bound,13.68,% Slots,,,0.00,5.14,
31.030188456,S1-C2,Retiring.Microcode_Sequencer,2.40,% Slots,,idq.ms_uops,0.00,5.34,<==
31.030188456,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.36,% Clocks,,,0.00,5.33,
31.030188456,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.46,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,22.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.030188456,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,9.28,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.32,
31.030188456,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,19.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
31.030188456,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,33.43,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.14,
31.030188456,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C3,Frontend_Bound,22.05,% Slots,,,0.00,5.21,
31.030188456,S1-C3,Backend_Bound,62.69,% Slots,,,0.00,5.14,<==
31.030188456,S1-C3,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
31.030188456,S1-C3,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.23,
31.030188456,S1-C3,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.34,
31.030188456,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.33,
31.030188456,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C4,Frontend_Bound,28.36,% Slots,,,0.00,5.21,
31.030188456,S1-C4,Backend_Bound,52.91,% Slots,,,0.00,5.14,<==
31.030188456,S1-C4,Retiring,42.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
31.030188456,S1-C4,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.23,
31.030188456,S1-C4,Retiring.Microcode_Sequencer,12.19,% Slots,,idq.ms_uops,0.00,5.34,
31.030188456,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.33,
31.030188456,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.65,
31.030188456,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
31.030188456,S1-C5,Frontend_Bound,20.21,% Slots,,,0.00,5.21,
31.030188456,S1-C5,Backend_Bound,63.08,% Slots,,,0.00,5.14,
31.030188456,S1-C5,Retiring,24.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
31.030188456,S1-C5,Backend_Bound.Memory_Bound,50.11,% Slots,,,0.00,5.14,<==
31.030188456,S1-C5,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.14,
31.030188456,S1-C5,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.34,
31.030188456,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.57,% Clocks,,idq.ms_switches,0.00,5.34,
31.030188456,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.030188456,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
31.030188456,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C6,Backend_Bound,50.44,% Slots,,,0.00,5.13,
31.030188456,S1-C6,Retiring,35.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
31.030188456,S1-C6,Backend_Bound.Memory_Bound,32.50,% Slots,,,0.00,5.13,<==
31.030188456,S1-C6,Backend_Bound.Core_Bound,17.94,% Slots,,,0.00,5.13,
31.030188456,S1-C6,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.34,
31.030188456,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.34,
31.030188456,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.030188456,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
31.030188456,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
31.030188456,S1-C7,Backend_Bound,65.66,% Slots,,,0.00,5.08,
31.030188456,S1-C7,Retiring,25.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
31.030188456,S1-C7,Backend_Bound.Memory_Bound,36.07,% Slots,,,0.00,5.08,<==
31.030188456,S1-C7,Backend_Bound.Core_Bound,29.59,% Slots,,,0.00,5.08,
31.030188456,S1-C7,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.33,
31.030188456,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.02,% Clocks,,idq.ms_switches,0.00,5.33,
31.030188456,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
31.030188456,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
31.030188456,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.87,% Clocks,,,0.00,5.32,
31.030188456,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
31.030188456,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
31.030188456,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
32.56608515,S0-C0,Backend_Bound,63.38,% Slots,,,0.00,5.18,
32.56608515,S0-C0,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S0-C0,Backend_Bound.Memory_Bound,20.35,% Slots,,,0.00,5.18,
32.56608515,S0-C0,Backend_Bound.Core_Bound,43.03,% Slots,,,0.00,5.18,
32.56608515,S0-C0,Retiring.Microcode_Sequencer,10.27,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,34.61,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
32.56608515,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.43,% Clocks,,,0.00,5.2,<==
32.56608515,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
32.56608515,S0-C1,Frontend_Bound,39.50,% Slots,,,0.00,5.19,
32.56608515,S0-C1,Backend_Bound,33.85,% Slots,,,0.00,5.19,
32.56608515,S0-C1,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S0-C1,Frontend_Bound.Frontend_Latency,34.26,% Slots,,rs_events.empty_end,0.00,5.19,<==
32.56608515,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.19,
32.56608515,S0-C1,Backend_Bound.Memory_Bound,20.42,% Slots,,,0.00,5.19,
32.56608515,S0-C1,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.19,
32.56608515,S0-C1,Retiring.Microcode_Sequencer,14.38,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.2,
32.56608515,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.4,
32.56608515,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.51,% Core_Clocks,,,0.00,5.46,
32.56608515,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
32.56608515,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
32.56608515,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.46,% Clocks,,,0.00,5.21,
32.56608515,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C2,Frontend_Bound,34.47,% Slots,,,0.00,5.19,
32.56608515,S0-C2,Backend_Bound,41.13,% Slots,,,0.00,5.19,
32.56608515,S0-C2,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S0-C2,Frontend_Bound.Frontend_Latency,34.32,% Slots,,rs_events.empty_end,0.00,5.2,
32.56608515,S0-C2,Backend_Bound.Memory_Bound,31.15,% Slots,,,0.00,5.19,
32.56608515,S0-C2,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.2,
32.56608515,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
32.56608515,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
32.56608515,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C3,Frontend_Bound,46.67,% Slots,,,0.00,5.19,
32.56608515,S0-C3,Retiring,26.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
32.56608515,S0-C3,Frontend_Bound.Frontend_Latency,20.22,% Slots,,rs_events.empty_end,0.00,5.19,
32.56608515,S0-C3,Frontend_Bound.Frontend_Bandwidth,34.98,% Slots,,,0.00,5.18,<==
32.56608515,S0-C3,Retiring.Microcode_Sequencer,8.53,% Slots,,idq.ms_uops,0.00,5.18,
32.56608515,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.2,
32.56608515,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
32.56608515,S0-C4,Frontend_Bound,20.49,% Slots,,,0.00,5.19,
32.56608515,S0-C4,Backend_Bound,63.86,% Slots,,,0.00,5.19,<==
32.56608515,S0-C4,Retiring,26.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S0-C4,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.19,
32.56608515,S0-C4,Backend_Bound.Memory_Bound,29.64,% Slots,,,0.00,5.19,
32.56608515,S0-C4,Backend_Bound.Core_Bound,34.23,% Slots,,,0.00,5.19,
32.56608515,S0-C4,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.2,
32.56608515,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.68,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
32.56608515,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
32.56608515,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.23,% Clocks,,,0.00,5.21,
32.56608515,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C5,Frontend_Bound,41.27,% Slots,,,0.00,5.19,
32.56608515,S0-C5,Backend_Bound,31.85,% Slots,,,0.00,5.19,
32.56608515,S0-C5,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S0-C5,Frontend_Bound.Frontend_Latency,36.25,% Slots,,rs_events.empty_end,0.00,5.2,<==
32.56608515,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.19,
32.56608515,S0-C5,Backend_Bound.Memory_Bound,24.43,% Slots,,,0.00,5.19,
32.56608515,S0-C5,Retiring.Microcode_Sequencer,14.28,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.2,
32.56608515,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.85,% Core_Clocks,,,0.00,5.46,
32.56608515,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
32.56608515,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
32.56608515,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C6,Frontend_Bound,35.55,% Slots,,,0.00,5.19,
32.56608515,S0-C6,Backend_Bound,38.64,% Slots,,,0.00,5.19,
32.56608515,S0-C6,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S0-C6,Frontend_Bound.Frontend_Latency,37.29,% Slots,,rs_events.empty_end,0.00,5.2,
32.56608515,S0-C6,Backend_Bound.Memory_Bound,25.46,% Slots,,,0.00,5.19,
32.56608515,S0-C6,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.19,
32.56608515,S0-C6,Retiring.Microcode_Sequencer,14.19,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.2,
32.56608515,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.03,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
32.56608515,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
32.56608515,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.85,% Clocks,,,0.00,5.21,
32.56608515,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C7,Frontend_Bound,38.86,% Slots,,,0.00,5.19,
32.56608515,S0-C7,Backend_Bound,35.13,% Slots,,,0.00,5.19,
32.56608515,S0-C7,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S0-C7,Frontend_Bound.Frontend_Latency,44.57,% Slots,,rs_events.empty_end,0.00,5.2,<==
32.56608515,S0-C7,Backend_Bound.Memory_Bound,27.97,% Slots,,,0.00,5.19,
32.56608515,S0-C7,Retiring.Microcode_Sequencer,13.08,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.2,
32.56608515,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.53,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
32.56608515,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
32.56608515,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
32.56608515,S1-C0,Frontend_Bound,38.98,% Slots,,,0.00,5.2,
32.56608515,S1-C0,Backend_Bound,14.68,% Slots,,,0.00,5.19,
32.56608515,S1-C0,Frontend_Bound.Frontend_Latency,23.96,% Slots,,rs_events.empty_end,0.00,5.2,<==
32.56608515,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.65,% Slots,,,0.00,5.18,
32.56608515,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.2,
32.56608515,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.91,% Core_Clocks,,,0.00,5.47,
32.56608515,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
32.56608515,S1-C1,Frontend_Bound,45.26,% Slots,,,0.00,5.19,
32.56608515,S1-C1,Backend_Bound,27.92,% Slots,,,0.00,5.19,
32.56608515,S1-C1,Retiring,19.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S1-C1,Frontend_Bound.Frontend_Latency,27.25,% Slots,,rs_events.empty_end,0.00,5.2,<==
32.56608515,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.96,% Slots,,,0.00,5.18,
32.56608515,S1-C1,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.19,
32.56608515,S1-C1,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.19,
32.56608515,S1-C1,Retiring.Microcode_Sequencer,15.75,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.2,
32.56608515,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.59,% Core_Clocks,,,0.00,5.46,
32.56608515,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
32.56608515,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.80,% Clocks,,,0.00,5.21,
32.56608515,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
32.56608515,S1-C2,Frontend_Bound,34.97,% Slots,,,0.00,5.19,
32.56608515,S1-C2,Backend_Bound,37.99,% Slots,,,0.00,5.19,
32.56608515,S1-C2,Retiring,18.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S1-C2,Frontend_Bound.Frontend_Latency,28.87,% Slots,,rs_events.empty_end,0.00,5.19,
32.56608515,S1-C2,Backend_Bound.Memory_Bound,23.74,% Slots,,,0.00,5.19,
32.56608515,S1-C2,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.19,
32.56608515,S1-C2,Retiring.Microcode_Sequencer,15.41,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.2,
32.56608515,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
32.56608515,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
32.56608515,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.50,% Clocks,,,0.00,5.21,
32.56608515,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
32.56608515,S1-C3,Frontend_Bound,36.37,% Slots,,,0.00,5.2,
32.56608515,S1-C3,Backend_Bound,36.22,% Slots,,,0.00,5.19,
32.56608515,S1-C3,Retiring,18.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S1-C3,Frontend_Bound.Frontend_Latency,25.97,% Slots,,rs_events.empty_end,0.00,5.19,
32.56608515,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.84,% Slots,,,0.00,5.19,
32.56608515,S1-C3,Backend_Bound.Memory_Bound,21.00,% Slots,,,0.00,5.19,
32.56608515,S1-C3,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.19,
32.56608515,S1-C3,Retiring.Microcode_Sequencer,15.01,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.2,
32.56608515,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.41,% Clocks,,idq.ms_switches,0.00,5.2,<==
32.56608515,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.72,% Core_Clocks,,,0.00,5.47,
32.56608515,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
32.56608515,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
32.56608515,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.10,% Clocks,,,0.00,5.21,
32.56608515,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
32.56608515,S1-C4,Frontend_Bound,34.79,% Slots,,,0.00,5.19,
32.56608515,S1-C4,Backend_Bound,38.90,% Slots,,,0.00,5.19,
32.56608515,S1-C4,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S1-C4,Frontend_Bound.Frontend_Latency,27.34,% Slots,,rs_events.empty_end,0.00,5.2,
32.56608515,S1-C4,Backend_Bound.Memory_Bound,24.26,% Slots,,,0.00,5.19,
32.56608515,S1-C4,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.19,
32.56608515,S1-C4,Retiring.Microcode_Sequencer,15.71,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.26,% Clocks,,,0.00,5.2,
32.56608515,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.48,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
32.56608515,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
32.56608515,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.87,% Clocks,,,0.00,5.21,
32.56608515,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
32.56608515,S1-C5,Frontend_Bound,30.36,% Slots,,,0.00,5.19,
32.56608515,S1-C5,Backend_Bound,44.50,% Slots,,,0.00,5.19,
32.56608515,S1-C5,Retiring,22.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S1-C5,Frontend_Bound.Frontend_Latency,24.05,% Slots,,rs_events.empty_end,0.00,5.2,
32.56608515,S1-C5,Backend_Bound.Memory_Bound,27.28,% Slots,,,0.00,5.19,
32.56608515,S1-C5,Backend_Bound.Core_Bound,17.22,% Slots,,,0.00,5.19,
32.56608515,S1-C5,Retiring.Microcode_Sequencer,14.31,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.2,
32.56608515,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,<==
32.56608515,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
32.56608515,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.67,% Clocks,,,0.00,5.21,
32.56608515,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
32.56608515,S1-C6,Frontend_Bound,27.38,% Slots,,,0.00,5.2,
32.56608515,S1-C6,Backend_Bound,39.31,% Slots,,,0.00,5.19,
32.56608515,S1-C6,Retiring,14.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S1-C6,Frontend_Bound.Frontend_Latency,22.61,% Slots,,rs_events.empty_end,0.00,5.19,
32.56608515,S1-C6,Backend_Bound.Memory_Bound,22.43,% Slots,,,0.00,5.19,<==
32.56608515,S1-C6,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.19,
32.56608515,S1-C6,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.56,% Clocks,,idq.ms_switches,0.00,5.2,
32.56608515,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
32.56608515,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
32.56608515,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
32.56608515,S1-C7,Frontend_Bound,23.32,% Slots,,,0.00,5.19,
32.56608515,S1-C7,Backend_Bound,57.70,% Slots,,,0.00,5.19,
32.56608515,S1-C7,Retiring,43.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
32.56608515,S1-C7,Frontend_Bound.Frontend_Latency,18.10,% Slots,,rs_events.empty_end,0.00,5.2,
32.56608515,S1-C7,Backend_Bound.Memory_Bound,37.92,% Slots,,,0.00,5.19,
32.56608515,S1-C7,Backend_Bound.Core_Bound,19.78,% Slots,,,0.00,5.19,
32.56608515,S1-C7,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.19,
32.56608515,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.19,
32.56608515,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
32.56608515,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.19,
32.56608515,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
32.56608515,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
32.56608515,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
32.56608515,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
32.56608515,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
32.56608515,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
32.56608515,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
32.56608515,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
32.56608515,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
32.56608515,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
34.092244364,S0-C0,Backend_Bound,77.58,% Slots,,,0.00,5.25,
34.092244364,S0-C0,Retiring,19.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S0-C0,Backend_Bound.Memory_Bound,17.13,% Slots,,,0.00,5.25,
34.092244364,S0-C0,Backend_Bound.Core_Bound,60.45,% Slots,,,0.00,5.25,
34.092244364,S0-C0,Retiring.Microcode_Sequencer,10.21,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.24,
34.092244364,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
34.092244364,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.76,% Clocks,,,0.00,5.25,<==
34.092244364,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C1,Frontend_Bound,37.10,% Slots,,,0.00,5.24,
34.092244364,S0-C1,Backend_Bound,39.15,% Slots,,,0.00,5.24,
34.092244364,S0-C1,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
34.092244364,S0-C1,Frontend_Bound.Frontend_Latency,45.80,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S0-C1,Backend_Bound.Memory_Bound,36.58,% Slots,,,0.00,5.24,
34.092244364,S0-C1,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.25,
34.092244364,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.24,
34.092244364,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.78,% Clocks,,idq.ms_switches,0.00,5.24,
34.092244364,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
34.092244364,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
34.092244364,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C2,Frontend_Bound,38.19,% Slots,,,0.00,5.24,
34.092244364,S0-C2,Backend_Bound,39.33,% Slots,,,0.00,5.24,<==
34.092244364,S0-C2,Retiring,13.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
34.092244364,S0-C2,Frontend_Bound.Frontend_Latency,40.03,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S0-C2,Backend_Bound.Memory_Bound,21.81,% Slots,,,0.00,5.24,
34.092244364,S0-C2,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.24,
34.092244364,S0-C2,Retiring.Microcode_Sequencer,10.35,% Slots,,idq.ms_uops,0.00,5.25,
34.092244364,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.48,
34.092244364,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.29,% Clocks,,idq.ms_switches,0.00,5.24,
34.092244364,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
34.092244364,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
34.092244364,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.62,% Clocks,,,0.00,5.24,
34.092244364,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C3,Backend_Bound,74.08,% Slots,,,0.00,5.24,
34.092244364,S0-C3,Retiring,27.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S0-C3,Retiring.Microcode_Sequencer,11.78,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.24,
34.092244364,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
34.092244364,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
34.092244364,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C4,Frontend_Bound,35.28,% Slots,,,0.00,5.24,
34.092244364,S0-C4,Backend_Bound,42.09,% Slots,,,0.00,5.24,
34.092244364,S0-C4,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S0-C4,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S0-C4,Backend_Bound.Memory_Bound,24.44,% Slots,,,0.00,5.24,
34.092244364,S0-C4,Backend_Bound.Core_Bound,17.65,% Slots,,,0.00,5.24,
34.092244364,S0-C4,Retiring.Microcode_Sequencer,13.73,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.25,
34.092244364,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.25,
34.092244364,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
34.092244364,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
34.092244364,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.35,% Clocks,,,0.00,5.25,
34.092244364,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C5,Frontend_Bound,35.38,% Slots,,,0.00,5.24,
34.092244364,S0-C5,Backend_Bound,42.38,% Slots,,,0.00,5.24,
34.092244364,S0-C5,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S0-C5,Frontend_Bound.Frontend_Latency,23.46,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S0-C5,Backend_Bound.Memory_Bound,24.99,% Slots,,,0.00,5.24,
34.092244364,S0-C5,Backend_Bound.Core_Bound,17.38,% Slots,,,0.00,5.24,
34.092244364,S0-C5,Retiring.Microcode_Sequencer,14.86,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.25,
34.092244364,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.23,% Clocks,,idq.ms_switches,0.00,5.25,
34.092244364,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
34.092244364,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
34.092244364,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.40,% Clocks,,,0.00,5.24,
34.092244364,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C6,Frontend_Bound,38.85,% Slots,,,0.00,5.24,
34.092244364,S0-C6,Backend_Bound,37.87,% Slots,,,0.00,5.24,
34.092244364,S0-C6,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S0-C6,Frontend_Bound.Frontend_Latency,31.33,% Slots,,rs_events.empty_end,0.00,5.24,<==
34.092244364,S0-C6,Backend_Bound.Memory_Bound,26.09,% Slots,,,0.00,5.24,
34.092244364,S0-C6,Backend_Bound.Core_Bound,11.78,% Slots,,,0.00,5.24,
34.092244364,S0-C6,Retiring.Microcode_Sequencer,15.37,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.25,
34.092244364,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.97,% Clocks,,idq.ms_switches,0.00,5.25,
34.092244364,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
34.092244364,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
34.092244364,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.09,% Clocks,,,0.00,5.24,
34.092244364,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C7,Frontend_Bound,35.45,% Slots,,,0.00,5.24,
34.092244364,S0-C7,Backend_Bound,42.53,% Slots,,,0.00,5.24,
34.092244364,S0-C7,Retiring,18.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S0-C7,Frontend_Bound.Frontend_Latency,26.52,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S0-C7,Backend_Bound.Memory_Bound,28.94,% Slots,,,0.00,5.24,<==
34.092244364,S0-C7,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.24,
34.092244364,S0-C7,Retiring.Microcode_Sequencer,14.64,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.57,% Clocks,,,0.00,5.24,
34.092244364,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.02,% Clocks,,idq.ms_switches,0.00,5.24,
34.092244364,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
34.092244364,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.092244364,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.01,% Clocks,,,0.00,5.24,
34.092244364,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C0,Frontend_Bound,36.40,% Slots,,,0.00,5.24,
34.092244364,S1-C0,Backend_Bound,17.30,% Slots,,,0.00,5.24,
34.092244364,S1-C0,Frontend_Bound.Frontend_Latency,23.11,% Slots,,rs_events.empty_end,0.00,5.24,<==
34.092244364,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.05,% Slots,,,0.00,5.24,
34.092244364,S1-C0,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.24,
34.092244364,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.25,
34.092244364,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.50,% Core_Clocks,,,0.00,5.24,
34.092244364,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C1,Frontend_Bound,34.61,% Slots,,,0.00,5.24,
34.092244364,S1-C1,Backend_Bound,42.01,% Slots,,,0.00,5.24,
34.092244364,S1-C1,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S1-C1,Frontend_Bound.Frontend_Latency,30.36,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S1-C1,Backend_Bound.Memory_Bound,28.74,% Slots,,,0.00,5.24,
34.092244364,S1-C1,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.24,
34.092244364,S1-C1,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.63,% Clocks,,,0.00,5.24,
34.092244364,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.24,
34.092244364,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
34.092244364,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C2,Frontend_Bound,33.64,% Slots,,,0.00,5.24,
34.092244364,S1-C2,Backend_Bound,43.43,% Slots,,,0.00,5.24,
34.092244364,S1-C2,Retiring,18.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S1-C2,Frontend_Bound.Frontend_Latency,27.38,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S1-C2,Backend_Bound.Memory_Bound,27.88,% Slots,,,0.00,5.24,
34.092244364,S1-C2,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.24,
34.092244364,S1-C2,Retiring.Microcode_Sequencer,15.75,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.25,
34.092244364,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.41,% Clocks,,idq.ms_switches,0.00,5.25,
34.092244364,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
34.092244364,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.092244364,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.64,% Clocks,,,0.00,5.24,
34.092244364,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C3,Frontend_Bound,34.84,% Slots,,,0.00,5.24,
34.092244364,S1-C3,Backend_Bound,41.84,% Slots,,,0.00,5.24,
34.092244364,S1-C3,Retiring,19.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S1-C3,Frontend_Bound.Frontend_Latency,25.31,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S1-C3,Backend_Bound.Memory_Bound,23.88,% Slots,,,0.00,5.24,
34.092244364,S1-C3,Backend_Bound.Core_Bound,17.97,% Slots,,,0.00,5.24,
34.092244364,S1-C3,Retiring.Microcode_Sequencer,15.71,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.25,
34.092244364,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.25,
34.092244364,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
34.092244364,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.092244364,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.54,% Clocks,,,0.00,5.24,
34.092244364,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C4,Frontend_Bound,34.17,% Slots,,,0.00,5.24,
34.092244364,S1-C4,Backend_Bound,43.30,% Slots,,,0.00,5.24,
34.092244364,S1-C4,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S1-C4,Frontend_Bound.Frontend_Latency,23.77,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S1-C4,Backend_Bound.Memory_Bound,38.16,% Slots,,,0.00,5.24,
34.092244364,S1-C4,Retiring.Microcode_Sequencer,14.59,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.25,
34.092244364,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.25,
34.092244364,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
34.092244364,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.092244364,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C5,Frontend_Bound,37.58,% Slots,,,0.00,5.24,
34.092244364,S1-C5,Backend_Bound,38.67,% Slots,,,0.00,5.24,
34.092244364,S1-C5,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S1-C5,Frontend_Bound.Frontend_Latency,24.40,% Slots,,rs_events.empty_end,0.00,5.24,
34.092244364,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.24,
34.092244364,S1-C5,Backend_Bound.Memory_Bound,24.02,% Slots,,,0.00,5.24,
34.092244364,S1-C5,Backend_Bound.Core_Bound,14.66,% Slots,,,0.00,5.24,
34.092244364,S1-C5,Retiring.Microcode_Sequencer,15.12,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.25,
34.092244364,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.13,% Clocks,,idq.ms_switches,0.00,5.25,
34.092244364,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.91,% Core_Clocks,,,0.00,5.24,
34.092244364,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
34.092244364,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.092244364,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.36,% Clocks,,,0.00,5.24,
34.092244364,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C6,Frontend_Bound,25.56,% Slots,,,0.00,5.23,
34.092244364,S1-C6,Backend_Bound,47.60,% Slots,,,0.00,5.23,
34.092244364,S1-C6,Retiring,22.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S1-C6,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.23,
34.092244364,S1-C6,Backend_Bound.Memory_Bound,34.61,% Slots,,,0.00,5.23,
34.092244364,S1-C6,Backend_Bound.Core_Bound,12.99,% Slots,,,0.00,5.23,
34.092244364,S1-C6,Retiring.Microcode_Sequencer,9.62,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.00,% Clocks,,,0.00,5.24,
34.092244364,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.49,
34.092244364,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.86,% Clocks,,idq.ms_switches,0.00,5.24,
34.092244364,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
34.092244364,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.092244364,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C7,Backend_Bound,72.83,% Slots,,,0.00,5.22,
34.092244364,S1-C7,Retiring,61.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
34.092244364,S1-C7,Backend_Bound.Memory_Bound,60.11,% Slots,,,0.00,5.22,
34.092244364,S1-C7,Backend_Bound.Core_Bound,12.72,% Slots,,,0.00,5.22,
34.092244364,S1-C7,Retiring.Microcode_Sequencer,10.11,% Slots,,idq.ms_uops,0.00,5.24,
34.092244364,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.27,% Clocks,,idq.ms_switches,0.00,5.24,
34.092244364,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
34.092244364,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.092244364,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
34.092244364,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
34.092244364,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
34.092244364,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
35.645247133,S0-C0,Frontend_Bound,37.86,% Slots,,,0.00,5.14,
35.645247133,S0-C0,Backend_Bound,36.21,% Slots,,,0.00,5.14,
35.645247133,S0-C0,Retiring,19.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
35.645247133,S0-C0,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.14,
35.645247133,S0-C0,Backend_Bound.Memory_Bound,19.77,% Slots,,,0.00,5.14,
35.645247133,S0-C0,Backend_Bound.Core_Bound,16.44,% Slots,,,0.00,5.14,
35.645247133,S0-C0,Retiring.Microcode_Sequencer,13.11,% Slots,,idq.ms_uops,0.00,5.41,
35.645247133,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
35.645247133,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.58,% Clocks,,idq.ms_switches,0.00,5.15,<==
35.645247133,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
35.645247133,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.78,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.16,
35.645247133,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.34,% Clocks,,,0.00,5.41,
35.645247133,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
35.645247133,S0-C1,Frontend_Bound,30.58,% Slots,,,0.00,5.14,
35.645247133,S0-C1,Backend_Bound,24.79,% Slots,,,0.00,5.14,
35.645247133,S0-C1,Frontend_Bound.Frontend_Latency,17.09,% Slots,,rs_events.empty_end,0.00,5.14,<==
35.645247133,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.29,% Slots,,,0.00,5.14,
35.645247133,S0-C1,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.14,
35.645247133,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.15,
35.645247133,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
35.645247133,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.21,% Core_Clocks,,,0.00,5.15,
35.645247133,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
35.645247133,S0-C2,Frontend_Bound,35.21,% Slots,,,0.00,5.15,
35.645247133,S0-C2,Backend_Bound,41.80,% Slots,,,0.00,5.15,<==
35.645247133,S0-C2,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
35.645247133,S0-C2,Frontend_Bound.Frontend_Latency,28.93,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S0-C2,Backend_Bound.Memory_Bound,23.34,% Slots,,,0.00,5.15,
35.645247133,S0-C2,Backend_Bound.Core_Bound,18.47,% Slots,,,0.00,5.15,
35.645247133,S0-C2,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.15,
35.645247133,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.15,
35.645247133,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
35.645247133,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
35.645247133,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S0-C3,Frontend_Bound,28.30,% Slots,,,0.00,5.15,
35.645247133,S0-C3,Backend_Bound,43.18,% Slots,,,0.00,5.15,
35.645247133,S0-C3,Retiring,13.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
35.645247133,S0-C3,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S0-C3,Retiring.Microcode_Sequencer,7.64,% Slots,,idq.ms_uops,0.00,5.14,
35.645247133,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.15,
35.645247133,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
35.645247133,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
35.645247133,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
35.645247133,S0-C4,Frontend_Bound,28.11,% Slots,,,0.00,5.15,
35.645247133,S0-C4,Backend_Bound,47.40,% Slots,,,0.00,5.15,
35.645247133,S0-C4,Retiring,27.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
35.645247133,S0-C4,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.52,% Slots,,,0.00,5.15,
35.645247133,S0-C4,Retiring.Microcode_Sequencer,12.26,% Slots,,idq.ms_uops,0.00,5.41,
35.645247133,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.15,
35.645247133,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
35.645247133,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.05,% Core_Clocks,,,0.00,5.15,
35.645247133,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
35.645247133,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
35.645247133,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
35.645247133,S0-C5,Frontend_Bound,30.72,% Slots,,,0.00,5.15,
35.645247133,S0-C5,Backend_Bound,46.27,% Slots,,,0.00,5.15,<==
35.645247133,S0-C5,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
35.645247133,S0-C5,Frontend_Bound.Frontend_Latency,28.54,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S0-C5,Backend_Bound.Memory_Bound,25.53,% Slots,,,0.00,5.15,
35.645247133,S0-C5,Backend_Bound.Core_Bound,20.73,% Slots,,,0.00,5.15,
35.645247133,S0-C5,Retiring.Microcode_Sequencer,14.58,% Slots,,idq.ms_uops,0.00,5.41,
35.645247133,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.15,
35.645247133,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,10.78,
35.645247133,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
35.645247133,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.94,% Clocks,,,0.00,5.41,
35.645247133,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S0-C6,Frontend_Bound,33.29,% Slots,,,0.00,5.15,
35.645247133,S0-C6,Backend_Bound,42.41,% Slots,,,0.00,5.15,<==
35.645247133,S0-C6,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
35.645247133,S0-C6,Frontend_Bound.Frontend_Latency,30.85,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S0-C6,Backend_Bound.Memory_Bound,22.21,% Slots,,,0.00,5.15,
35.645247133,S0-C6,Backend_Bound.Core_Bound,20.19,% Slots,,,0.00,5.15,
35.645247133,S0-C6,Retiring.Microcode_Sequencer,15.13,% Slots,,idq.ms_uops,0.00,5.41,
35.645247133,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.15,
35.645247133,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
35.645247133,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.72,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
35.645247133,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.96,% Clocks,,,0.00,5.41,
35.645247133,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S0-C7,Frontend_Bound,40.86,% Slots,,,0.00,5.15,
35.645247133,S0-C7,Backend_Bound,34.19,% Slots,,,0.00,5.15,
35.645247133,S0-C7,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
35.645247133,S0-C7,Frontend_Bound.Frontend_Latency,27.55,% Slots,,rs_events.empty_end,0.00,5.15,<==
35.645247133,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.80,% Slots,,,0.00,5.15,
35.645247133,S0-C7,Backend_Bound.Memory_Bound,20.70,% Slots,,,0.00,5.15,
35.645247133,S0-C7,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.15,
35.645247133,S0-C7,Retiring.Microcode_Sequencer,13.93,% Slots,,idq.ms_uops,0.00,5.41,
35.645247133,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.15,
35.645247133,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
35.645247133,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.75,% Core_Clocks,,,0.00,5.15,
35.645247133,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
35.645247133,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.72,% Clocks,,,0.00,5.41,
35.645247133,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C0,Frontend_Bound,36.48,% Slots,,,0.00,5.15,<==
35.645247133,S1-C0,Backend_Bound,13.47,% Slots,,,0.00,5.15,
35.645247133,S1-C0,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.91,% Slots,,,0.00,5.15,
35.645247133,S1-C0,Backend_Bound.Memory_Bound,13.03,% Slots,,,0.00,5.15,
35.645247133,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.15,
35.645247133,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
35.645247133,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.50,% Core_Clocks,,,0.00,5.15,
35.645247133,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C1,Frontend_Bound,36.28,% Slots,,,0.00,5.15,
35.645247133,S1-C1,Backend_Bound,38.89,% Slots,,,0.00,5.15,<==
35.645247133,S1-C1,Retiring,16.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
35.645247133,S1-C1,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.80,% Slots,,,0.00,5.15,
35.645247133,S1-C1,Backend_Bound.Memory_Bound,19.81,% Slots,,,0.00,5.15,
35.645247133,S1-C1,Backend_Bound.Core_Bound,19.07,% Slots,,,0.00,5.15,
35.645247133,S1-C1,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.4,
35.645247133,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.15,
35.645247133,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
35.645247133,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.47,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.12,% Core_Clocks,,,0.00,5.15,
35.645247133,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
35.645247133,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.79,% Clocks,,,0.00,5.41,
35.645247133,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C2,Frontend_Bound,33.08,% Slots,,,0.00,5.15,
35.645247133,S1-C2,Backend_Bound,42.21,% Slots,,,0.00,5.15,
35.645247133,S1-C2,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
35.645247133,S1-C2,Frontend_Bound.Frontend_Latency,26.53,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S1-C2,Backend_Bound.Memory_Bound,25.06,% Slots,,,0.00,5.15,
35.645247133,S1-C2,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.15,
35.645247133,S1-C2,Retiring.Microcode_Sequencer,15.84,% Slots,,idq.ms_uops,0.00,5.4,
35.645247133,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.15,
35.645247133,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,10.79,
35.645247133,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.36,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
35.645247133,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.99,% Clocks,,,0.00,5.41,
35.645247133,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C3,Frontend_Bound,33.89,% Slots,,,0.00,5.15,
35.645247133,S1-C3,Backend_Bound,41.60,% Slots,,,0.00,5.15,
35.645247133,S1-C3,Retiring,18.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
35.645247133,S1-C3,Frontend_Bound.Frontend_Latency,30.70,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S1-C3,Backend_Bound.Memory_Bound,29.00,% Slots,,,0.00,5.15,
35.645247133,S1-C3,Backend_Bound.Core_Bound,12.59,% Slots,,,0.00,5.15,
35.645247133,S1-C3,Retiring.Microcode_Sequencer,15.51,% Slots,,idq.ms_uops,0.00,5.4,
35.645247133,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.15,
35.645247133,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
35.645247133,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.91,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
35.645247133,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.20,% Clocks,,,0.00,5.41,
35.645247133,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C4,Backend_Bound,79.92,% Slots,,,0.00,5.15,
35.645247133,S1-C4,Retiring,20.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
35.645247133,S1-C4,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.15,
35.645247133,S1-C4,Backend_Bound.Core_Bound,62.76,% Slots,,,0.00,5.15,
35.645247133,S1-C4,Retiring.Microcode_Sequencer,10.01,% Slots,,idq.ms_uops,0.00,5.4,
35.645247133,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.82,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
35.645247133,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.61,% Clocks,,,0.00,5.41,<==
35.645247133,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C5,Frontend_Bound,32.77,% Slots,,,0.00,5.15,
35.645247133,S1-C5,Backend_Bound,42.70,% Slots,,,0.00,5.15,
35.645247133,S1-C5,Retiring,19.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
35.645247133,S1-C5,Frontend_Bound.Frontend_Latency,27.31,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S1-C5,Backend_Bound.Memory_Bound,28.09,% Slots,,,0.00,5.15,
35.645247133,S1-C5,Backend_Bound.Core_Bound,14.61,% Slots,,,0.00,5.15,
35.645247133,S1-C5,Retiring.Microcode_Sequencer,15.89,% Slots,,idq.ms_uops,0.00,5.4,
35.645247133,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.15,
35.645247133,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
35.645247133,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.79,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
35.645247133,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.48,% Clocks,,,0.00,5.41,
35.645247133,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C6,Frontend_Bound,32.78,% Slots,,,0.00,5.15,
35.645247133,S1-C6,Backend_Bound,42.84,% Slots,,,0.00,5.15,
35.645247133,S1-C6,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
35.645247133,S1-C6,Frontend_Bound.Frontend_Latency,26.43,% Slots,,rs_events.empty_end,0.00,5.15,
35.645247133,S1-C6,Backend_Bound.Memory_Bound,24.08,% Slots,,,0.00,5.15,
35.645247133,S1-C6,Backend_Bound.Core_Bound,18.76,% Slots,,,0.00,5.15,
35.645247133,S1-C6,Retiring.Microcode_Sequencer,15.06,% Slots,,idq.ms_uops,0.00,5.4,
35.645247133,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.15,
35.645247133,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.8,
35.645247133,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
35.645247133,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.16,% Clocks,,,0.00,5.41,
35.645247133,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
35.645247133,S1-C7,Backend_Bound,78.35,% Slots,,,0.00,5.15,
35.645247133,S1-C7,Retiring,58.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
35.645247133,S1-C7,Backend_Bound.Memory_Bound,33.33,% Slots,,,0.00,5.14,
35.645247133,S1-C7,Backend_Bound.Core_Bound,45.02,% Slots,,,0.00,5.14,
35.645247133,S1-C7,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.41,
35.645247133,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.87,% Clocks,,idq.ms_switches,0.00,5.15,
35.645247133,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
35.645247133,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
35.645247133,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.34,% Clocks,,,0.00,5.41,<==
35.645247133,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
35.645247133,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
35.645247133,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
35.645247133,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
35.645247133,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
35.645247133,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C0,Frontend_Bound,33.03,% Slots,,,0.00,5.15,
37.201761686,S0-C0,Backend_Bound,43.71,% Slots,,,0.00,5.15,
37.201761686,S0-C0,Retiring,19.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
37.201761686,S0-C0,Frontend_Bound.Frontend_Latency,51.76,% Slots,,rs_events.empty_end,0.00,5.14,
37.201761686,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.15,
37.201761686,S0-C0,Backend_Bound.Memory_Bound,44.36,% Slots,,,0.00,5.14,
37.201761686,S0-C0,Retiring.Microcode_Sequencer,9.36,% Slots,,idq.ms_uops,0.00,5.15,
37.201761686,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.74,% Clocks,,idq.ms_switches,0.00,5.4,
37.201761686,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.02,% Core_Clocks,,,0.00,5.39,
37.201761686,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
37.201761686,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C1,Backend_Bound,43.16,% Slots,,,0.00,5.15,
37.201761686,S0-C1,Retiring,35.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
37.201761686,S0-C1,Backend_Bound.Memory_Bound,39.50,% Slots,,,0.00,5.14,
37.201761686,S0-C1,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.15,
37.201761686,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.62,% Clocks,,idq.ms_switches,0.00,5.41,
37.201761686,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
37.201761686,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C2,Frontend_Bound,41.38,% Slots,,,0.00,5.15,
37.201761686,S0-C2,Backend_Bound,33.74,% Slots,,,0.00,5.15,
37.201761686,S0-C2,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
37.201761686,S0-C2,Frontend_Bound.Frontend_Latency,48.99,% Slots,,rs_events.empty_end,0.00,5.14,<==
37.201761686,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.50,% Slots,,,0.00,5.15,
37.201761686,S0-C2,Backend_Bound.Memory_Bound,32.91,% Slots,,,0.00,5.14,
37.201761686,S0-C2,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.15,
37.201761686,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.41,
37.201761686,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.41,
37.201761686,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.80,% Core_Clocks,,,0.00,5.4,
37.201761686,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
37.201761686,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C3,Frontend_Bound,30.19,% Slots,,,0.00,5.15,
37.201761686,S0-C3,Backend_Bound,38.96,% Slots,,,0.00,5.15,<==
37.201761686,S0-C3,Retiring,24.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
37.201761686,S0-C3,Frontend_Bound.Frontend_Latency,15.42,% Slots,,rs_events.empty_end,0.00,5.14,
37.201761686,S0-C3,Frontend_Bound.Frontend_Bandwidth,42.01,% Slots,,,0.00,5.15,
37.201761686,S0-C3,Backend_Bound.Memory_Bound,19.26,% Slots,,,0.00,5.14,
37.201761686,S0-C3,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.14,
37.201761686,S0-C3,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.15,
37.201761686,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.4,
37.201761686,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.08,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
37.201761686,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.97,% Clocks,,idq.ms_switches,0.00,5.4,
37.201761686,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.17,% Core_Clocks,,,0.00,5.4,
37.201761686,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
37.201761686,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.25,% Clocks,,,0.00,5.14,
37.201761686,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C4,Frontend_Bound,34.62,% Slots,,,0.00,5.14,
37.201761686,S0-C4,Backend_Bound,41.12,% Slots,,,0.00,5.14,
37.201761686,S0-C4,Retiring,16.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
37.201761686,S0-C4,Frontend_Bound.Frontend_Latency,79.79,% Slots,,rs_events.empty_end,0.00,5.14,
37.201761686,S0-C4,Backend_Bound.Memory_Bound,61.69,% Slots,,,0.00,5.14,
37.201761686,S0-C4,Retiring.Microcode_Sequencer,12.39,% Slots,,idq.ms_uops,0.00,5.14,
37.201761686,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.41,
37.201761686,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.41,
37.201761686,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
37.201761686,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C5,Frontend_Bound,47.22,% Slots,,,0.00,5.15,
37.201761686,S0-C5,Bad_Speculation,11.62,% Slots,,,0.00,5.15,
37.201761686,S0-C5,Frontend_Bound.Frontend_Latency,28.39,% Slots,,rs_events.empty_end,0.00,5.15,<==
37.201761686,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.84,% Slots,,,0.00,5.15,
37.201761686,S0-C5,Bad_Speculation.Branch_Mispredicts,11.17,% Slots,,br_misp_retired.all_branches,0.00,5.15,
37.201761686,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.4,
37.201761686,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.44,% Core_Clocks,,,0.00,5.4,
37.201761686,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C6,Frontend_Bound,36.00,% Slots,,,0.00,5.15,
37.201761686,S0-C6,Backend_Bound,39.51,% Slots,,,0.00,5.15,
37.201761686,S0-C6,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
37.201761686,S0-C6,Frontend_Bound.Frontend_Latency,67.07,% Slots,,rs_events.empty_end,0.00,5.14,
37.201761686,S0-C6,Backend_Bound.Memory_Bound,60.69,% Slots,,,0.00,5.14,
37.201761686,S0-C6,Retiring.Microcode_Sequencer,13.01,% Slots,,idq.ms_uops,0.00,5.14,
37.201761686,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.41,
37.201761686,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
37.201761686,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.41,
37.201761686,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
37.201761686,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C7,Frontend_Bound,35.91,% Slots,,,0.00,5.15,
37.201761686,S0-C7,Backend_Bound,40.45,% Slots,,,0.00,5.15,
37.201761686,S0-C7,Retiring,16.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
37.201761686,S0-C7,Frontend_Bound.Frontend_Latency,44.60,% Slots,,rs_events.empty_end,0.00,5.14,
37.201761686,S0-C7,Backend_Bound.Memory_Bound,39.44,% Slots,,,0.00,5.14,
37.201761686,S0-C7,Retiring.Microcode_Sequencer,12.36,% Slots,,idq.ms_uops,0.00,5.14,
37.201761686,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.4,
37.201761686,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.4,
37.201761686,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
37.201761686,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
37.201761686,S1-C0,Frontend_Bound,37.12,% Slots,,,0.00,5.15,
37.201761686,S1-C0,Backend_Bound,17.90,% Slots,,,0.00,5.15,
37.201761686,S1-C0,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.15,<==
37.201761686,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.14,
37.201761686,S1-C0,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.15,
37.201761686,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.41,
37.201761686,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.67,% Core_Clocks,,,0.00,5.4,
37.201761686,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C1,Frontend_Bound,37.35,% Slots,,,0.00,5.15,
37.201761686,S1-C1,Backend_Bound,37.33,% Slots,,,0.00,5.15,
37.201761686,S1-C1,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
37.201761686,S1-C1,Frontend_Bound.Frontend_Latency,39.65,% Slots,,rs_events.empty_end,0.00,5.15,<==
37.201761686,S1-C1,Backend_Bound.Memory_Bound,24.86,% Slots,,,0.00,5.15,
37.201761686,S1-C1,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.15,
37.201761686,S1-C1,Retiring.Microcode_Sequencer,14.46,% Slots,,idq.ms_uops,0.00,5.14,
37.201761686,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.4,
37.201761686,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.4,
37.201761686,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
37.201761686,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C2,Frontend_Bound,32.86,% Slots,,,0.00,5.15,
37.201761686,S1-C2,Backend_Bound,42.53,% Slots,,,0.00,5.15,
37.201761686,S1-C2,Retiring,19.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
37.201761686,S1-C2,Frontend_Bound.Frontend_Latency,29.18,% Slots,,rs_events.empty_end,0.00,5.15,
37.201761686,S1-C2,Backend_Bound.Memory_Bound,27.14,% Slots,,,0.00,5.15,
37.201761686,S1-C2,Backend_Bound.Core_Bound,15.39,% Slots,,,0.00,5.15,
37.201761686,S1-C2,Retiring.Microcode_Sequencer,15.50,% Slots,,idq.ms_uops,0.00,5.14,
37.201761686,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.4,
37.201761686,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.4,
37.201761686,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
37.201761686,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.04,% Clocks,,,0.00,5.14,
37.201761686,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C3,Frontend_Bound,39.76,% Slots,,,0.00,5.15,
37.201761686,S1-C3,Backend_Bound,35.06,% Slots,,,0.00,5.15,
37.201761686,S1-C3,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
37.201761686,S1-C3,Frontend_Bound.Frontend_Latency,29.62,% Slots,,rs_events.empty_end,0.00,5.15,<==
37.201761686,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.15,
37.201761686,S1-C3,Backend_Bound.Memory_Bound,23.92,% Slots,,,0.00,5.15,
37.201761686,S1-C3,Backend_Bound.Core_Bound,11.14,% Slots,,,0.00,5.15,
37.201761686,S1-C3,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.14,
37.201761686,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.41,
37.201761686,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,10.27,
37.201761686,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.68,% Clocks,,idq.ms_switches,0.00,5.41,
37.201761686,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.41,% Core_Clocks,,,0.00,5.4,
37.201761686,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
37.201761686,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.23,% Clocks,,,0.00,5.14,
37.201761686,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C4,Backend_Bound,79.56,% Slots,,,0.00,5.15,
37.201761686,S1-C4,Retiring,19.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
37.201761686,S1-C4,Backend_Bound.Memory_Bound,17.14,% Slots,,,0.00,5.15,
37.201761686,S1-C4,Backend_Bound.Core_Bound,62.41,% Slots,,,0.00,5.15,
37.201761686,S1-C4,Retiring.Microcode_Sequencer,10.05,% Slots,,idq.ms_uops,0.00,5.14,
37.201761686,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.4,
37.201761686,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
37.201761686,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.09,% Clocks,,,0.00,5.14,<==
37.201761686,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C5,Frontend_Bound,33.74,% Slots,,,0.00,5.15,
37.201761686,S1-C5,Backend_Bound,41.24,% Slots,,,0.00,5.15,
37.201761686,S1-C5,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
37.201761686,S1-C5,Frontend_Bound.Frontend_Latency,30.43,% Slots,,rs_events.empty_end,0.00,5.15,
37.201761686,S1-C5,Backend_Bound.Memory_Bound,27.20,% Slots,,,0.00,5.15,
37.201761686,S1-C5,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.15,
37.201761686,S1-C5,Retiring.Microcode_Sequencer,15.40,% Slots,,idq.ms_uops,0.00,5.14,
37.201761686,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.4,
37.201761686,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.4,
37.201761686,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
37.201761686,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.58,% Clocks,,,0.00,5.14,
37.201761686,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C6,Frontend_Bound,33.66,% Slots,,,0.00,5.15,
37.201761686,S1-C6,Backend_Bound,41.38,% Slots,,,0.00,5.15,
37.201761686,S1-C6,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
37.201761686,S1-C6,Frontend_Bound.Frontend_Latency,70.60,% Slots,,rs_events.empty_end,0.00,5.15,
37.201761686,S1-C6,Backend_Bound.Memory_Bound,33.73,% Slots,,,0.00,5.15,
37.201761686,S1-C6,Retiring.Microcode_Sequencer,15.80,% Slots,,idq.ms_uops,0.00,5.14,
37.201761686,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.4,
37.201761686,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.28,
37.201761686,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.4,
37.201761686,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
37.201761686,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C7,Backend_Bound,69.57,% Slots,,,0.00,5.15,
37.201761686,S1-C7,Backend_Bound.Memory_Bound,42.78,% Slots,,,0.00,5.14,
37.201761686,S1-C7,Backend_Bound.Core_Bound,26.78,% Slots,,,0.00,5.14,
37.201761686,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
37.201761686,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
37.201761686,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
37.201761686,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
37.201761686,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
37.201761686,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
37.201761686,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
38.732362112,S0-C0,Backend_Bound,67.70,% Slots,,,0.00,5.23,<==
38.732362112,S0-C0,Retiring,20.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
38.732362112,S0-C0,Retiring.Microcode_Sequencer,9.40,% Slots,,idq.ms_uops,0.00,5.23,
38.732362112,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.27,% Clocks,,idq.ms_switches,0.00,5.23,
38.732362112,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C1,Frontend_Bound,34.28,% Slots,,,0.00,5.23,
38.732362112,S0-C1,Bad_Speculation,10.57,% Slots,,,0.00,5.23,
38.732362112,S0-C1,Backend_Bound,19.57,% Slots,,,0.00,5.23,
38.732362112,S0-C1,Frontend_Bound.Frontend_Latency,21.99,% Slots,,rs_events.empty_end,0.00,5.23,<==
38.732362112,S0-C1,Bad_Speculation.Branch_Mispredicts,10.15,% Slots,,br_misp_retired.all_branches,0.00,5.23,
38.732362112,S0-C1,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.23,
38.732362112,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.22,
38.732362112,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.46,
38.732362112,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C2,Backend_Bound,56.95,% Slots,,,0.00,5.23,
38.732362112,S0-C2,Retiring,31.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
38.732362112,S0-C2,Backend_Bound.Memory_Bound,19.59,% Slots,,,0.00,5.23,
38.732362112,S0-C2,Backend_Bound.Core_Bound,37.36,% Slots,,,0.00,5.23,<==
38.732362112,S0-C2,Retiring.Microcode_Sequencer,13.20,% Slots,,idq.ms_uops,0.00,5.23,
38.732362112,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.48,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
38.732362112,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C3,Frontend_Bound.Frontend_Bandwidth,30.19,% Slots,,,0.00,5.22,
38.732362112,S0-C3,Backend_Bound.Memory_Bound,72.96,% Slots,,,0.00,5.22,
38.732362112,S0-C3,Retiring.Microcode_Sequencer,11.95,% Slots,,idq.ms_uops,0.00,5.22,
38.732362112,S0-C3,Backend_Bound,69.68,% Slots,,,0.00,5.22,
38.732362112,S0-C3,Retiring,34.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
38.732362112,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.79,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.78,% Core_Clocks,,,0.00,5.22,
38.732362112,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
38.732362112,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C4,Frontend_Bound,23.06,% Slots,,,0.00,5.23,
38.732362112,S0-C4,Backend_Bound,47.00,% Slots,,,0.00,5.23,
38.732362112,S0-C4,Retiring,28.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
38.732362112,S0-C4,Frontend_Bound.Frontend_Bandwidth,36.28,% Slots,,,0.00,5.23,
38.732362112,S0-C4,Backend_Bound.Memory_Bound,31.38,% Slots,,,0.00,5.23,
38.732362112,S0-C4,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.23,
38.732362112,S0-C4,Retiring.Microcode_Sequencer,12.23,% Slots,,idq.ms_uops,0.00,5.23,
38.732362112,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.64,% Core_Clocks,,,0.00,5.22,
38.732362112,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
38.732362112,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C5,Frontend_Bound,22.26,% Slots,,,0.00,5.23,
38.732362112,S0-C5,Backend_Bound,46.85,% Slots,,,0.00,5.23,
38.732362112,S0-C5,Retiring,28.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
38.732362112,S0-C5,Frontend_Bound.Frontend_Bandwidth,33.96,% Slots,,,0.00,5.23,
38.732362112,S0-C5,Backend_Bound.Memory_Bound,16.38,% Slots,,,0.00,5.23,
38.732362112,S0-C5,Backend_Bound.Core_Bound,30.47,% Slots,,,0.00,5.23,<==
38.732362112,S0-C5,Retiring.Microcode_Sequencer,11.88,% Slots,,idq.ms_uops,0.00,5.23,
38.732362112,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.49,% Core_Clocks,,,0.00,5.23,
38.732362112,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
38.732362112,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.23,
38.732362112,S0-C6,Backend_Bound.Memory_Bound,25.61,% Slots,,,0.00,5.23,
38.732362112,S0-C6,Backend_Bound.Core_Bound,45.55,% Slots,,,0.00,5.23,<==
38.732362112,S0-C6,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.23,
38.732362112,S0-C6,Backend_Bound,71.16,% Slots,,,0.00,5.23,
38.732362112,S0-C6,Retiring,33.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
38.732362112,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.56,% Core_Clocks,,,0.00,5.23,
38.732362112,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
38.732362112,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C7,Frontend_Bound.Frontend_Bandwidth,22.26,% Slots,,,0.00,5.22,
38.732362112,S0-C7,Backend_Bound.Memory_Bound,22.93,% Slots,,,0.00,5.22,
38.732362112,S0-C7,Backend_Bound.Core_Bound,42.41,% Slots,,,0.00,5.22,<==
38.732362112,S0-C7,Retiring.Microcode_Sequencer,12.97,% Slots,,idq.ms_uops,0.00,5.22,
38.732362112,S0-C7,Backend_Bound,65.34,% Slots,,,0.00,5.22,
38.732362112,S0-C7,Retiring,31.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
38.732362112,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.60,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.53,% Core_Clocks,,,0.00,5.22,
38.732362112,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
38.732362112,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C0,Frontend_Bound,36.86,% Slots,,,0.00,5.23,
38.732362112,S1-C0,Backend_Bound,37.91,% Slots,,,0.00,5.23,
38.732362112,S1-C0,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
38.732362112,S1-C0,Frontend_Bound.Frontend_Latency,41.70,% Slots,,rs_events.empty_end,0.00,5.23,
38.732362112,S1-C0,Backend_Bound.Memory_Bound,67.11,% Slots,,,0.00,5.23,
38.732362112,S1-C0,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.22,
38.732362112,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.22,
38.732362112,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
38.732362112,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.80,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
38.732362112,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C1,Frontend_Bound,32.61,% Slots,,,0.00,5.23,
38.732362112,S1-C1,Backend_Bound,42.87,% Slots,,,0.00,5.23,
38.732362112,S1-C1,Retiring,12.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
38.732362112,S1-C1,Frontend_Bound.Frontend_Latency,27.22,% Slots,,rs_events.empty_end,0.00,5.23,
38.732362112,S1-C1,Backend_Bound.Memory_Bound,25.38,% Slots,,,0.00,5.23,<==
38.732362112,S1-C1,Backend_Bound.Core_Bound,17.48,% Slots,,,0.00,5.23,
38.732362112,S1-C1,Retiring.Microcode_Sequencer,10.27,% Slots,,idq.ms_uops,0.00,5.23,
38.732362112,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,22.71,% Clocks,,,0.00,5.23,
38.732362112,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
38.732362112,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.67,% Clocks,,idq.ms_switches,0.00,5.23,
38.732362112,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
38.732362112,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
38.732362112,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
38.732362112,S1-C2,Frontend_Bound,30.90,% Slots,,,0.00,5.24,
38.732362112,S1-C2,Backend_Bound,49.67,% Slots,,,0.00,5.24,
38.732362112,S1-C2,Retiring,9.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
38.732362112,S1-C2,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.24,
38.732362112,S1-C2,Backend_Bound.Memory_Bound,40.60,% Slots,,,0.00,5.23,
38.732362112,S1-C2,Retiring.Microcode_Sequencer,3.86,% Slots,,idq.ms_uops,0.00,5.22,
38.732362112,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.37,% Clocks,,,0.00,5.22,
38.732362112,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
38.732362112,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.88,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
38.732362112,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,7.47,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.23,
38.732362112,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,20.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,34.63,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
38.732362112,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C3,Frontend_Bound,20.29,% Slots,,,0.00,5.23,
38.732362112,S1-C3,Backend_Bound,61.84,% Slots,,,0.00,5.23,
38.732362112,S1-C3,Retiring,15.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
38.732362112,S1-C3,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.23,
38.732362112,S1-C3,Backend_Bound.Memory_Bound,40.44,% Slots,,,0.00,5.23,
38.732362112,S1-C3,Backend_Bound.Core_Bound,21.40,% Slots,,,0.00,5.23,
38.732362112,S1-C3,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.22,
38.732362112,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,0.00,5.22,
38.732362112,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.23,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
38.732362112,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.32,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
38.732362112,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.41,% Clocks,,,0.00,5.23,
38.732362112,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C4,Backend_Bound,56.48,% Slots,,,0.00,5.23,
38.732362112,S1-C4,Retiring,20.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
38.732362112,S1-C4,Backend_Bound.Memory_Bound,31.77,% Slots,,,0.00,5.23,<==
38.732362112,S1-C4,Backend_Bound.Core_Bound,24.71,% Slots,,,0.00,5.23,
38.732362112,S1-C4,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.22,
38.732362112,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.72,% Clocks,,idq.ms_switches,0.00,5.22,
38.732362112,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
38.732362112,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
38.732362112,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C5,Frontend_Bound,34.22,% Slots,,,0.00,5.23,<==
38.732362112,S1-C5,Backend_Bound,14.37,% Slots,,,0.00,5.23,
38.732362112,S1-C5,Frontend_Bound.Frontend_Latency,17.58,% Slots,,rs_events.empty_end,0.00,5.23,
38.732362112,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.80,% Slots,,,0.00,5.23,
38.732362112,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.22,
38.732362112,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
38.732362112,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.35,% Core_Clocks,,,0.00,5.23,
38.732362112,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C6,Frontend_Bound,37.10,% Slots,,,0.00,5.23,
38.732362112,S1-C6,Backend_Bound,37.87,% Slots,,,0.00,5.23,
38.732362112,S1-C6,Retiring,13.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
38.732362112,S1-C6,Frontend_Bound.Frontend_Latency,26.39,% Slots,,rs_events.empty_end,0.00,5.23,
38.732362112,S1-C6,Backend_Bound.Memory_Bound,22.52,% Slots,,,0.00,5.23,
38.732362112,S1-C6,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.23,
38.732362112,S1-C6,Retiring.Microcode_Sequencer,11.06,% Slots,,idq.ms_uops,0.00,5.23,
38.732362112,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.23,% Clocks,,,0.00,5.23,
38.732362112,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.45,
38.732362112,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.23,
38.732362112,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
38.732362112,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.97,% Clocks,,,0.00,5.23,
38.732362112,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
38.732362112,S1-C7,Frontend_Bound,20.32,% Slots,,,0.00,5.23,
38.732362112,S1-C7,Backend_Bound,49.69,% Slots,,,0.00,5.23,
38.732362112,S1-C7,Backend_Bound.Memory_Bound,45.32,% Slots,,,0.00,5.23,
38.732362112,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
38.732362112,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.11,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.23,
38.732362112,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.732362112,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
38.732362112,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,29.50,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
38.732362112,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
38.732362112,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
40.161116362,S0-C0,Frontend_Bound,43.48,% Slots,,,0.00,5.03,
40.161116362,S0-C0,Backend_Bound,15.84,% Slots,,,0.00,5.03,
40.161116362,S0-C0,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S0-C0,Frontend_Bound.Frontend_Latency,18.10,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S0-C0,Frontend_Bound.Frontend_Bandwidth,27.26,% Slots,,,0.00,5.03,
40.161116362,S0-C0,Retiring.Microcode_Sequencer,13.17,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
40.161116362,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.90,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.55,% Core_Clocks,,,0.00,5.31,<==
40.161116362,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C1,Frontend_Bound,30.61,% Slots,,,0.00,5.03,
40.161116362,S0-C1,Backend_Bound,48.84,% Slots,,,0.00,5.03,
40.161116362,S0-C1,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S0-C1,Frontend_Bound.Frontend_Latency,30.90,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S0-C1,Backend_Bound.Memory_Bound,44.99,% Slots,,,0.00,5.03,
40.161116362,S0-C1,Retiring.Microcode_Sequencer,13.59,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.31,
40.161116362,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
40.161116362,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.00,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C2,Frontend_Bound,34.32,% Slots,,,0.00,5.03,
40.161116362,S0-C2,Backend_Bound,42.45,% Slots,,,0.00,5.03,
40.161116362,S0-C2,Retiring,9.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S0-C2,Frontend_Bound.Frontend_Latency,28.40,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S0-C2,Backend_Bound.Memory_Bound,32.73,% Slots,,,0.00,5.03,
40.161116362,S0-C2,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
40.161116362,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C3,Frontend_Bound,39.40,% Slots,,,0.00,5.03,
40.161116362,S0-C3,Backend_Bound,36.69,% Slots,,,0.00,5.03,
40.161116362,S0-C3,Retiring,41.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S0-C3,Frontend_Bound.Frontend_Latency,36.30,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S0-C3,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.02,
40.161116362,S0-C3,Backend_Bound.Core_Bound,23.21,% Slots,,,0.00,5.02,
40.161116362,S0-C3,Retiring.Microcode_Sequencer,11.84,% Slots,,idq.ms_uops,0.00,5.3,<==
40.161116362,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.31,
40.161116362,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
40.161116362,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
40.161116362,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
40.161116362,S0-C4,Frontend_Bound,34.93,% Slots,,,0.00,5.03,
40.161116362,S0-C4,Backend_Bound,41.37,% Slots,,,0.00,5.03,
40.161116362,S0-C4,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S0-C4,Frontend_Bound.Frontend_Latency,28.36,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S0-C4,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.03,
40.161116362,S0-C4,Backend_Bound.Core_Bound,15.36,% Slots,,,0.00,5.03,
40.161116362,S0-C4,Retiring.Microcode_Sequencer,13.05,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.31,
40.161116362,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.79,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
40.161116362,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.09,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C5,Frontend_Bound,31.87,% Slots,,,0.00,5.03,
40.161116362,S0-C5,Backend_Bound,45.17,% Slots,,,0.00,5.03,
40.161116362,S0-C5,Retiring,5.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S0-C5,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S0-C5,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.03,
40.161116362,S0-C5,Backend_Bound.Core_Bound,33.25,% Slots,,,0.00,5.03,<==
40.161116362,S0-C5,Retiring.Microcode_Sequencer,4.39,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.65,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
40.161116362,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C6,Frontend_Bound,33.75,% Slots,,,0.00,5.03,
40.161116362,S0-C6,Backend_Bound,43.17,% Slots,,,0.00,5.03,
40.161116362,S0-C6,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S0-C6,Frontend_Bound.Frontend_Latency,29.23,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S0-C6,Backend_Bound.Memory_Bound,30.44,% Slots,,,0.00,5.03,
40.161116362,S0-C6,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.03,
40.161116362,S0-C6,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.59,% Clocks,,,0.00,5.31,
40.161116362,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
40.161116362,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.69,% Clocks,,,0.00,5.32,
40.161116362,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C7,Frontend_Bound,34.00,% Slots,,,0.00,5.03,
40.161116362,S0-C7,Backend_Bound,43.27,% Slots,,,0.00,5.03,
40.161116362,S0-C7,Retiring,16.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S0-C7,Frontend_Bound.Frontend_Latency,31.60,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S0-C7,Backend_Bound.Memory_Bound,32.10,% Slots,,,0.00,5.03,
40.161116362,S0-C7,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.03,
40.161116362,S0-C7,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.31,
40.161116362,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
40.161116362,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.07,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.32,% Clocks,,,0.00,5.32,
40.161116362,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C0,Frontend_Bound,38.48,% Slots,,,0.00,5.02,
40.161116362,S1-C0,Backend_Bound,15.49,% Slots,,,0.00,5.02,
40.161116362,S1-C0,Frontend_Bound.Frontend_Latency,23.91,% Slots,,rs_events.empty_end,0.00,5.02,<==
40.161116362,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.86,% Slots,,,0.00,5.02,
40.161116362,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.31,
40.161116362,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.14,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
40.161116362,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.81,% Core_Clocks,,,0.00,5.31,
40.161116362,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
40.161116362,S1-C1,Frontend_Bound,34.60,% Slots,,,0.00,5.03,
40.161116362,S1-C1,Backend_Bound,40.50,% Slots,,,0.00,5.03,
40.161116362,S1-C1,Retiring,16.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S1-C1,Frontend_Bound.Frontend_Latency,35.51,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S1-C1,Backend_Bound.Memory_Bound,26.58,% Slots,,,0.00,5.03,
40.161116362,S1-C1,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.03,
40.161116362,S1-C1,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.31,
40.161116362,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
40.161116362,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C2,Frontend_Bound,34.84,% Slots,,,0.00,5.03,
40.161116362,S1-C2,Backend_Bound,40.25,% Slots,,,0.00,5.03,
40.161116362,S1-C2,Retiring,18.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S1-C2,Frontend_Bound.Frontend_Latency,34.27,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S1-C2,Backend_Bound.Memory_Bound,29.61,% Slots,,,0.00,5.03,
40.161116362,S1-C2,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.03,
40.161116362,S1-C2,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.08,% Clocks,,,0.00,5.31,
40.161116362,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
40.161116362,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.45,% Clocks,,,0.00,5.32,
40.161116362,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C3,Frontend_Bound,33.72,% Slots,,,0.00,5.02,
40.161116362,S1-C3,Backend_Bound,41.64,% Slots,,,0.00,5.02,
40.161116362,S1-C3,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S1-C3,Frontend_Bound.Frontend_Latency,37.52,% Slots,,rs_events.empty_end,0.00,5.02,
40.161116362,S1-C3,Backend_Bound.Memory_Bound,31.21,% Slots,,,0.00,5.02,
40.161116362,S1-C3,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.02,
40.161116362,S1-C3,Retiring.Microcode_Sequencer,14.88,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.31,
40.161116362,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
40.161116362,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.24,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.89,% Clocks,,,0.00,5.32,
40.161116362,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
40.161116362,S1-C4,Frontend_Bound,34.04,% Slots,,,0.00,5.03,
40.161116362,S1-C4,Backend_Bound,40.96,% Slots,,,0.00,5.03,
40.161116362,S1-C4,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S1-C4,Frontend_Bound.Frontend_Latency,33.75,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S1-C4,Backend_Bound.Memory_Bound,29.19,% Slots,,,0.00,5.03,
40.161116362,S1-C4,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.03,
40.161116362,S1-C4,Retiring.Microcode_Sequencer,15.91,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.31,
40.161116362,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
40.161116362,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.07,% Clocks,,,0.00,5.32,
40.161116362,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C5,Frontend_Bound,32.53,% Slots,,,0.00,5.03,
40.161116362,S1-C5,Backend_Bound,43.45,% Slots,,,0.00,5.03,
40.161116362,S1-C5,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S1-C5,Frontend_Bound.Frontend_Latency,34.28,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S1-C5,Backend_Bound.Memory_Bound,29.79,% Slots,,,0.00,5.03,
40.161116362,S1-C5,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.03,
40.161116362,S1-C5,Retiring.Microcode_Sequencer,15.12,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.31,
40.161116362,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.64,
40.161116362,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
40.161116362,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.12,% Clocks,,,0.00,5.32,
40.161116362,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C6,Frontend_Bound,33.87,% Slots,,,0.00,5.03,
40.161116362,S1-C6,Backend_Bound,42.05,% Slots,,,0.00,5.03,
40.161116362,S1-C6,Retiring,19.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S1-C6,Frontend_Bound.Frontend_Latency,33.28,% Slots,,rs_events.empty_end,0.00,5.03,
40.161116362,S1-C6,Backend_Bound.Memory_Bound,29.59,% Slots,,,0.00,5.03,
40.161116362,S1-C6,Backend_Bound.Core_Bound,12.46,% Slots,,,0.00,5.03,
40.161116362,S1-C6,Retiring.Microcode_Sequencer,15.22,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.62,% Clocks,,,0.00,5.31,
40.161116362,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,10.63,
40.161116362,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.56,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
40.161116362,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
40.161116362,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.12,% Clocks,,,0.00,5.32,
40.161116362,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C7,Backend_Bound,46.47,% Slots,,,0.00,5.3,
40.161116362,S1-C7,Retiring,35.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
40.161116362,S1-C7,Backend_Bound.Memory_Bound,19.94,% Slots,,,0.00,5.03,
40.161116362,S1-C7,Backend_Bound.Core_Bound,26.53,% Slots,,,0.00,5.03,<==
40.161116362,S1-C7,Retiring.Microcode_Sequencer,5.64,% Slots,,idq.ms_uops,0.00,5.3,
40.161116362,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.44,% Clocks,,idq.ms_switches,0.00,5.31,
40.161116362,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
40.161116362,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
40.161116362,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
40.161116362,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
41.5969218,S0-C0,Frontend_Bound,22.61,% Slots,,,0.00,5.29,
41.5969218,S0-C0,Backend_Bound,58.96,% Slots,,,0.00,5.29,
41.5969218,S0-C0,Retiring,16.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
41.5969218,S0-C0,Frontend_Bound.Frontend_Latency,17.73,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S0-C0,Backend_Bound.Memory_Bound,21.39,% Slots,,,0.00,5.29,
41.5969218,S0-C0,Backend_Bound.Core_Bound,37.57,% Slots,,,0.00,5.29,
41.5969218,S0-C0,Retiring.Microcode_Sequencer,8.01,% Slots,,idq.ms_uops,0.00,5.29,
41.5969218,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.50,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
41.5969218,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.66,% Clocks,,idq.ms_switches,0.00,5.31,
41.5969218,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
41.5969218,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
41.5969218,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.35,% Clocks,,,0.00,5.29,<==
41.5969218,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C1,Frontend_Bound,42.86,% Slots,,,0.00,5.29,
41.5969218,S0-C1,Bad_Speculation,10.48,% Slots,,,0.00,5.29,
41.5969218,S0-C1,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.29,<==
41.5969218,S0-C1,Bad_Speculation.Branch_Mispredicts,10.04,% Slots,,br_misp_retired.all_branches,0.00,5.02,
41.5969218,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.3,
41.5969218,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.36,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
41.5969218,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C2,Frontend_Bound,39.51,% Slots,,,0.00,5.29,
41.5969218,S0-C2,Backend_Bound,29.69,% Slots,,,0.00,5.29,
41.5969218,S0-C2,Retiring,10.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
41.5969218,S0-C2,Frontend_Bound.Frontend_Bandwidth,40.01,% Slots,,,0.00,5.29,
41.5969218,S0-C2,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.29,
41.5969218,S0-C2,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.29,
41.5969218,S0-C2,Retiring.Microcode_Sequencer,8.17,% Slots,,idq.ms_uops,0.00,5.29,
41.5969218,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.43,% Core_Clocks,,,0.00,5.02,<==
41.5969218,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
41.5969218,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C3,Frontend_Bound,29.18,% Slots,,,0.00,5.29,
41.5969218,S0-C3,Backend_Bound,44.00,% Slots,,,0.00,5.29,
41.5969218,S0-C3,Retiring,31.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
41.5969218,S0-C3,Frontend_Bound.Frontend_Bandwidth,49.52,% Slots,,,0.00,5.29,
41.5969218,S0-C3,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.29,
41.5969218,S0-C3,Backend_Bound.Core_Bound,28.85,% Slots,,,0.00,5.29,
41.5969218,S0-C3,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.29,
41.5969218,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.81,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.82,% Core_Clocks,,,0.00,5.02,
41.5969218,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
41.5969218,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
41.5969218,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.05,% Clocks,,,0.00,5.29,<==
41.5969218,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C4,Frontend_Bound,34.98,% Slots,,,0.00,5.29,
41.5969218,S0-C4,Backend_Bound,41.74,% Slots,,,0.00,5.29,<==
41.5969218,S0-C4,Retiring,17.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
41.5969218,S0-C4,Frontend_Bound.Frontend_Latency,23.34,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S0-C4,Backend_Bound.Memory_Bound,21.34,% Slots,,,0.00,5.29,
41.5969218,S0-C4,Backend_Bound.Core_Bound,20.40,% Slots,,,0.00,5.29,
41.5969218,S0-C4,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.3,
41.5969218,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.3,
41.5969218,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
41.5969218,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
41.5969218,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.41,% Clocks,,,0.00,5.29,
41.5969218,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C5,Frontend_Bound,33.12,% Slots,,,0.00,5.29,
41.5969218,S0-C5,Backend_Bound,43.46,% Slots,,,0.00,5.29,<==
41.5969218,S0-C5,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
41.5969218,S0-C5,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S0-C5,Backend_Bound.Memory_Bound,23.02,% Slots,,,0.00,5.29,
41.5969218,S0-C5,Backend_Bound.Core_Bound,20.43,% Slots,,,0.00,5.29,
41.5969218,S0-C5,Retiring.Microcode_Sequencer,13.89,% Slots,,idq.ms_uops,0.00,5.29,
41.5969218,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.3,
41.5969218,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
41.5969218,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
41.5969218,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.63,% Clocks,,,0.00,5.29,
41.5969218,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C6,Frontend_Bound,33.59,% Slots,,,0.00,5.29,
41.5969218,S0-C6,Backend_Bound,42.91,% Slots,,,0.00,5.29,<==
41.5969218,S0-C6,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
41.5969218,S0-C6,Frontend_Bound.Frontend_Latency,26.53,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S0-C6,Backend_Bound.Memory_Bound,22.78,% Slots,,,0.00,5.29,
41.5969218,S0-C6,Backend_Bound.Core_Bound,20.13,% Slots,,,0.00,5.29,
41.5969218,S0-C6,Retiring.Microcode_Sequencer,13.98,% Slots,,idq.ms_uops,0.00,5.29,
41.5969218,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.3,
41.5969218,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
41.5969218,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
41.5969218,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.01,% Clocks,,,0.00,5.29,
41.5969218,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C7,Frontend_Bound,38.28,% Slots,,,0.00,5.29,
41.5969218,S0-C7,Backend_Bound,37.95,% Slots,,,0.00,5.29,
41.5969218,S0-C7,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
41.5969218,S0-C7,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.29,<==
41.5969218,S0-C7,Backend_Bound.Memory_Bound,14.95,% Slots,,,0.00,5.29,
41.5969218,S0-C7,Backend_Bound.Core_Bound,23.00,% Slots,,,0.00,5.29,
41.5969218,S0-C7,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.29,
41.5969218,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.3,
41.5969218,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
41.5969218,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
41.5969218,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
41.5969218,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.13,% Clocks,,,0.00,5.29,
41.5969218,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C0,Frontend_Bound,38.87,% Slots,,,0.00,5.29,
41.5969218,S1-C0,Backend_Bound,14.18,% Slots,,,0.00,5.29,
41.5969218,S1-C0,Frontend_Bound.Frontend_Latency,25.35,% Slots,,rs_events.empty_end,0.00,5.29,<==
41.5969218,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.29,
41.5969218,S1-C0,Backend_Bound.Memory_Bound,12.72,% Slots,,,0.00,5.29,
41.5969218,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.29,
41.5969218,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.27,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
41.5969218,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.92,% Core_Clocks,,,0.00,5.02,
41.5969218,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
41.5969218,S1-C1,Frontend_Bound,31.70,% Slots,,,0.00,5.29,
41.5969218,S1-C1,Backend_Bound,45.67,% Slots,,,0.00,5.29,
41.5969218,S1-C1,Retiring,17.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
41.5969218,S1-C1,Frontend_Bound.Frontend_Latency,29.86,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S1-C1,Backend_Bound.Memory_Bound,35.07,% Slots,,,0.00,5.29,
41.5969218,S1-C1,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.29,
41.5969218,S1-C1,Retiring.Microcode_Sequencer,13.11,% Slots,,idq.ms_uops,0.00,5.3,
41.5969218,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.3,
41.5969218,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
41.5969218,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
41.5969218,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
41.5969218,S1-C2,Frontend_Bound,34.86,% Slots,,,0.00,5.29,
41.5969218,S1-C2,Backend_Bound,40.45,% Slots,,,0.00,5.29,
41.5969218,S1-C2,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
41.5969218,S1-C2,Frontend_Bound.Frontend_Latency,26.37,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S1-C2,Backend_Bound.Memory_Bound,25.49,% Slots,,,0.00,5.29,
41.5969218,S1-C2,Backend_Bound.Core_Bound,14.96,% Slots,,,0.00,5.29,
41.5969218,S1-C2,Retiring.Microcode_Sequencer,15.27,% Slots,,idq.ms_uops,0.00,5.29,
41.5969218,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.3,
41.5969218,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
41.5969218,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.08,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
41.5969218,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.76,% Clocks,,,0.00,5.29,
41.5969218,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
41.5969218,S1-C3,Frontend_Bound,34.94,% Slots,,,0.00,5.29,
41.5969218,S1-C3,Backend_Bound,40.93,% Slots,,,0.00,5.29,
41.5969218,S1-C3,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
41.5969218,S1-C3,Frontend_Bound.Frontend_Latency,27.47,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S1-C3,Backend_Bound.Memory_Bound,27.00,% Slots,,,0.00,5.29,
41.5969218,S1-C3,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.29,
41.5969218,S1-C3,Retiring.Microcode_Sequencer,14.15,% Slots,,idq.ms_uops,0.00,5.3,
41.5969218,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.3,
41.5969218,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,10.58,
41.5969218,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
41.5969218,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.09,% Clocks,,,0.00,5.29,
41.5969218,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
41.5969218,S1-C4,Frontend_Bound,34.73,% Slots,,,0.00,5.29,
41.5969218,S1-C4,Backend_Bound,40.75,% Slots,,,0.00,5.29,
41.5969218,S1-C4,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
41.5969218,S1-C4,Frontend_Bound.Frontend_Latency,27.08,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S1-C4,Backend_Bound.Memory_Bound,24.60,% Slots,,,0.00,5.29,
41.5969218,S1-C4,Backend_Bound.Core_Bound,16.15,% Slots,,,0.00,5.29,
41.5969218,S1-C4,Retiring.Microcode_Sequencer,15.61,% Slots,,idq.ms_uops,0.00,5.3,
41.5969218,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.3,
41.5969218,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
41.5969218,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
41.5969218,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.64,% Clocks,,,0.00,5.29,
41.5969218,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
41.5969218,S1-C5,Frontend_Bound,33.03,% Slots,,,0.00,5.29,
41.5969218,S1-C5,Backend_Bound,43.32,% Slots,,,0.00,5.29,
41.5969218,S1-C5,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
41.5969218,S1-C5,Frontend_Bound.Frontend_Latency,26.21,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S1-C5,Backend_Bound.Memory_Bound,28.05,% Slots,,,0.00,5.29,
41.5969218,S1-C5,Backend_Bound.Core_Bound,15.27,% Slots,,,0.00,5.29,
41.5969218,S1-C5,Retiring.Microcode_Sequencer,14.96,% Slots,,idq.ms_uops,0.00,5.29,
41.5969218,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.3,
41.5969218,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
41.5969218,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
41.5969218,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.67,% Clocks,,,0.00,5.29,
41.5969218,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
41.5969218,S1-C6,Frontend_Bound,29.93,% Slots,,,0.00,5.29,
41.5969218,S1-C6,Backend_Bound,48.61,% Slots,,,0.00,5.29,
41.5969218,S1-C6,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
41.5969218,S1-C6,Frontend_Bound.Frontend_Latency,19.97,% Slots,,rs_events.empty_end,0.00,5.29,
41.5969218,S1-C6,Backend_Bound.Memory_Bound,29.10,% Slots,,,0.00,5.29,
41.5969218,S1-C6,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.29,
41.5969218,S1-C6,Retiring.Microcode_Sequencer,13.81,% Slots,,idq.ms_uops,0.00,5.3,
41.5969218,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.3,
41.5969218,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.59,
41.5969218,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.52,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,<==
41.5969218,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.00,% Clocks,,,0.00,5.29,
41.5969218,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C7,Backend_Bound,71.03,% Slots,,,0.00,5.01,
41.5969218,S1-C7,Retiring,46.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
41.5969218,S1-C7,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.3,
41.5969218,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.16,% Clocks,,idq.ms_switches,0.00,5.3,
41.5969218,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
41.5969218,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
41.5969218,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
41.5969218,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
41.5969218,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
41.5969218,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
44.223816541,S0-C0,Frontend_Bound,35.20,% Slots,,,0.00,5.18,
44.223816541,S0-C0,Backend_Bound,14.62,% Slots,,,0.00,5.18,
44.223816541,S0-C0,Retiring,40.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
44.223816541,S0-C0,Frontend_Bound.Frontend_Latency,18.54,% Slots,,rs_events.empty_end,0.00,5.18,
44.223816541,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.23,% Slots,,,0.00,5.18,
44.223816541,S0-C0,Retiring.Microcode_Sequencer,2.56,% Slots,,idq.ms_uops,0.00,5.33,<==
44.223816541,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.59,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C1,Frontend_Bound,38.90,% Slots,,,0.00,5.18,
44.223816541,S0-C1,Bad_Speculation,15.86,% Slots,,,0.00,5.18,
44.223816541,S0-C1,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
44.223816541,S0-C1,Frontend_Bound.Frontend_Latency,19.33,% Slots,,rs_events.empty_end,0.00,5.18,
44.223816541,S0-C1,Frontend_Bound.Frontend_Bandwidth,34.64,% Slots,,,0.00,5.18,
44.223816541,S0-C1,Bad_Speculation.Branch_Mispredicts,14.50,% Slots,,br_misp_retired.all_branches,0.00,5.18,
44.223816541,S0-C1,Retiring.Microcode_Sequencer,14.97,% Slots,,idq.ms_uops,0.00,5.33,
44.223816541,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.18,
44.223816541,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.44,% Core_Clocks,,,0.00,5.34,<==
44.223816541,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C2,Frontend_Bound,38.33,% Slots,,,0.00,5.34,
44.223816541,S0-C2,Backend_Bound,38.10,% Slots,,,0.00,5.34,
44.223816541,S0-C2,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S0-C2,Frontend_Bound.Frontend_Latency,34.46,% Slots,,rs_events.empty_end,0.00,5.34,<==
44.223816541,S0-C2,Backend_Bound.Memory_Bound,26.11,% Slots,,,0.00,5.18,
44.223816541,S0-C2,Backend_Bound.Core_Bound,11.99,% Slots,,,0.00,5.18,
44.223816541,S0-C2,Retiring.Microcode_Sequencer,12.51,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.18,
44.223816541,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
44.223816541,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C3,Frontend_Bound,23.78,% Slots,,,0.00,5.33,
44.223816541,S0-C3,Backend_Bound,59.49,% Slots,,,0.00,5.33,
44.223816541,S0-C3,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S0-C3,Frontend_Bound.Frontend_Latency,35.84,% Slots,,rs_events.empty_end,0.00,5.33,
44.223816541,S0-C3,Backend_Bound.Memory_Bound,39.52,% Slots,,,0.00,5.18,
44.223816541,S0-C3,Backend_Bound.Core_Bound,19.97,% Slots,,,0.00,5.18,
44.223816541,S0-C3,Retiring.Microcode_Sequencer,12.62,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.18,
44.223816541,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,<==
44.223816541,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.69,% Clocks,,,0.00,5.24,
44.223816541,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C4,Frontend_Bound,36.31,% Slots,,,0.00,5.34,
44.223816541,S0-C4,Backend_Bound,40.00,% Slots,,,0.00,5.34,
44.223816541,S0-C4,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S0-C4,Frontend_Bound.Frontend_Latency,50.75,% Slots,,rs_events.empty_end,0.00,5.34,
44.223816541,S0-C4,Backend_Bound.Memory_Bound,26.43,% Slots,,,0.00,5.18,
44.223816541,S0-C4,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.18,
44.223816541,S0-C4,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.18,
44.223816541,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.71,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
44.223816541,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.66,% Clocks,,,0.00,5.25,
44.223816541,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C5,Frontend_Bound,35.49,% Slots,,,0.00,5.33,
44.223816541,S0-C5,Backend_Bound,40.24,% Slots,,,0.00,5.33,
44.223816541,S0-C5,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S0-C5,Frontend_Bound.Frontend_Latency,39.28,% Slots,,rs_events.empty_end,0.00,5.33,
44.223816541,S0-C5,Backend_Bound.Memory_Bound,32.55,% Slots,,,0.00,5.18,
44.223816541,S0-C5,Retiring.Microcode_Sequencer,13.76,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.18,
44.223816541,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.33,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
44.223816541,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C6,Frontend_Bound,35.70,% Slots,,,0.00,5.33,
44.223816541,S0-C6,Backend_Bound,40.59,% Slots,,,0.00,5.33,
44.223816541,S0-C6,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S0-C6,Frontend_Bound.Frontend_Latency,30.62,% Slots,,rs_events.empty_end,0.00,5.33,
44.223816541,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.09,% Slots,,,0.00,5.33,
44.223816541,S0-C6,Backend_Bound.Memory_Bound,28.38,% Slots,,,0.00,5.18,
44.223816541,S0-C6,Backend_Bound.Core_Bound,12.21,% Slots,,,0.00,5.18,
44.223816541,S0-C6,Retiring.Microcode_Sequencer,13.74,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.18,
44.223816541,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.50,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.88,% Core_Clocks,,,0.00,5.34,
44.223816541,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
44.223816541,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.99,% Clocks,,,0.00,5.25,
44.223816541,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C7,Frontend_Bound,36.05,% Slots,,,0.00,5.33,
44.223816541,S0-C7,Backend_Bound,40.25,% Slots,,,0.00,5.33,
44.223816541,S0-C7,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
44.223816541,S0-C7,Frontend_Bound.Frontend_Latency,35.45,% Slots,,rs_events.empty_end,0.00,5.33,
44.223816541,S0-C7,Backend_Bound.Memory_Bound,28.41,% Slots,,,0.00,5.19,<==
44.223816541,S0-C7,Backend_Bound.Core_Bound,11.84,% Slots,,,0.00,5.19,
44.223816541,S0-C7,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.19,
44.223816541,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.18,
44.223816541,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,10.37,
44.223816541,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
44.223816541,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.50,% Clocks,,,0.00,5.25,
44.223816541,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C0,Frontend_Bound,32.49,% Slots,,,0.00,5.33,
44.223816541,S1-C0,Backend_Bound,37.89,% Slots,,,0.00,5.33,
44.223816541,S1-C0,Retiring,34.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S1-C0,Frontend_Bound.Frontend_Latency,22.83,% Slots,,rs_events.empty_end,0.00,5.33,
44.223816541,S1-C0,Backend_Bound.Core_Bound,52.81,% Slots,,,0.00,5.18,
44.223816541,S1-C0,Retiring.Microcode_Sequencer,4.06,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.18,
44.223816541,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.63,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.65,% Clocks,,,0.00,5.25,<==
44.223816541,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C1,Frontend_Bound,31.87,% Slots,,,0.00,5.34,
44.223816541,S1-C1,Backend_Bound,46.43,% Slots,,,0.00,5.34,
44.223816541,S1-C1,Retiring,14.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S1-C1,Frontend_Bound.Frontend_Latency,25.51,% Slots,,rs_events.empty_end,0.00,5.34,
44.223816541,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.45,% Slots,,,0.00,5.33,
44.223816541,S1-C1,Backend_Bound.Memory_Bound,35.37,% Slots,,,0.00,5.19,
44.223816541,S1-C1,Backend_Bound.Core_Bound,11.07,% Slots,,,0.00,5.19,
44.223816541,S1-C1,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.93,% Clocks,,,0.00,5.18,
44.223816541,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.44,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.69,% Core_Clocks,,,0.00,5.34,
44.223816541,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
44.223816541,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.17,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
44.223816541,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,15.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.82,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.18,<==
44.223816541,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.90,% Clocks,,,0.00,5.25,
44.223816541,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C2,Backend_Bound,66.49,% Slots,,,0.00,5.34,
44.223816541,S1-C2,Retiring,16.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S1-C2,Backend_Bound.Memory_Bound,37.62,% Slots,,,0.00,5.18,
44.223816541,S1-C2,Backend_Bound.Core_Bound,28.87,% Slots,,,0.00,5.18,
44.223816541,S1-C2,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.66,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
44.223816541,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C3,Frontend_Bound,34.60,% Slots,,,0.00,5.33,
44.223816541,S1-C3,Backend_Bound,41.44,% Slots,,,0.00,5.33,
44.223816541,S1-C3,Retiring,18.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S1-C3,Frontend_Bound.Frontend_Latency,32.51,% Slots,,rs_events.empty_end,0.00,5.33,
44.223816541,S1-C3,Backend_Bound.Memory_Bound,28.86,% Slots,,,0.00,5.19,
44.223816541,S1-C3,Backend_Bound.Core_Bound,12.59,% Slots,,,0.00,5.19,
44.223816541,S1-C3,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.18,
44.223816541,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.61,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
44.223816541,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.76,% Clocks,,,0.00,5.25,
44.223816541,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C4,Backend_Bound,59.71,% Slots,,,0.00,5.33,
44.223816541,S1-C4,Retiring,23.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S1-C4,Backend_Bound.Memory_Bound,34.83,% Slots,,,0.00,5.18,<==
44.223816541,S1-C4,Backend_Bound.Core_Bound,24.88,% Slots,,,0.00,5.18,
44.223816541,S1-C4,Retiring.Microcode_Sequencer,6.84,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.53,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
44.223816541,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
44.223816541,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C5,Frontend_Bound,35.39,% Slots,,,0.00,5.34,
44.223816541,S1-C5,Backend_Bound,43.86,% Slots,,,0.00,5.34,
44.223816541,S1-C5,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S1-C5,Frontend_Bound.Frontend_Latency,31.62,% Slots,,rs_events.empty_end,0.00,5.33,
44.223816541,S1-C5,Backend_Bound.Memory_Bound,31.69,% Slots,,,0.00,5.19,
44.223816541,S1-C5,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.19,
44.223816541,S1-C5,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.18,
44.223816541,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.35,% Clocks_est,,br_misp_retired.all_branches,0.00,10.36,
44.223816541,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
44.223816541,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.72,% Clocks,,,0.00,5.3,
44.223816541,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C6,Backend_Bound,55.89,% Slots,,,0.00,5.33,
44.223816541,S1-C6,Retiring,23.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
44.223816541,S1-C6,Backend_Bound.Memory_Bound,41.55,% Slots,,,0.00,5.19,
44.223816541,S1-C6,Backend_Bound.Core_Bound,14.34,% Slots,,,0.00,5.19,
44.223816541,S1-C6,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.18,
44.223816541,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.18,
44.223816541,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
44.223816541,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.49,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
44.223816541,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
44.223816541,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
44.223816541,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,26.20,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.18,<==
44.223816541,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C7,Backend_Bound,66.41,% Slots,,,0.00,5.33,
44.223816541,S1-C7,Backend_Bound.Memory_Bound,46.07,% Slots,,,0.00,5.19,<==
44.223816541,S1-C7,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.19,
44.223816541,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
44.223816541,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
44.223816541,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
44.223816541,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
45.776850161,S0-C0,Frontend_Bound,32.07,% Slots,,,0.00,5.14,
45.776850161,S0-C0,Backend_Bound,26.65,% Slots,,,0.00,5.14,
45.776850161,S0-C0,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S0-C0,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S0-C0,Backend_Bound.Memory_Bound,18.16,% Slots,,,0.00,5.14,
45.776850161,S0-C0,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.41,<==
45.776850161,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,
45.776850161,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C1,Frontend_Bound,29.78,% Slots,,,0.00,5.14,
45.776850161,S0-C1,Backend_Bound,49.79,% Slots,,,0.00,5.14,
45.776850161,S0-C1,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S0-C1,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,5.14,
45.776850161,S0-C1,Backend_Bound.Memory_Bound,32.87,% Slots,,,0.00,5.14,
45.776850161,S0-C1,Backend_Bound.Core_Bound,16.93,% Slots,,,0.00,5.14,
45.776850161,S0-C1,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.41,
45.776850161,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.07,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.67,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.10,% Core_Clocks,,,0.00,5.14,
45.776850161,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
45.776850161,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C2,Backend_Bound,69.15,% Slots,,,0.00,5.14,
45.776850161,S0-C2,Retiring,28.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S0-C2,Backend_Bound.Memory_Bound,58.73,% Slots,,,0.00,5.14,
45.776850161,S0-C2,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.14,
45.776850161,S0-C2,Retiring.Microcode_Sequencer,7.09,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
45.776850161,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
45.776850161,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.19,% Clocks,,,0.00,5.15,
45.776850161,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C3,Frontend_Bound,47.12,% Slots,,,0.00,5.14,
45.776850161,S0-C3,Retiring,23.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S0-C3,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.14,<==
45.776850161,S0-C3,Retiring.Microcode_Sequencer,8.11,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.41,
45.776850161,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C4,Frontend_Bound,40.98,% Slots,,,0.00,5.14,
45.776850161,S0-C4,Backend_Bound,35.10,% Slots,,,0.00,5.14,
45.776850161,S0-C4,Retiring,17.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S0-C4,Frontend_Bound.Frontend_Latency,20.31,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S0-C4,Backend_Bound.Memory_Bound,26.15,% Slots,,,0.00,5.14,
45.776850161,S0-C4,Retiring.Microcode_Sequencer,12.52,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.41,
45.776850161,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,<==
45.776850161,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.29,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
45.776850161,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
45.776850161,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C5,Frontend_Bound,24.17,% Slots,,,0.00,5.14,
45.776850161,S0-C5,Backend_Bound,58.79,% Slots,,,0.00,5.14,
45.776850161,S0-C5,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S0-C5,Frontend_Bound.Frontend_Latency,15.96,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.80,% Slots,,,0.00,5.14,
45.776850161,S0-C5,Backend_Bound.Memory_Bound,43.39,% Slots,,,0.00,5.14,
45.776850161,S0-C5,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.14,
45.776850161,S0-C5,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.00,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.88,% Clocks,,idq.ms_switches,0.00,5.4,
45.776850161,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.82,% Core_Clocks,,,0.00,5.14,
45.776850161,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
45.776850161,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
45.776850161,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C6,Backend_Bound,67.84,% Slots,,,0.00,5.14,
45.776850161,S0-C6,Retiring,30.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S0-C6,Backend_Bound.Memory_Bound,62.37,% Slots,,,0.00,5.14,<==
45.776850161,S0-C6,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.89,% Clocks,,idq.ms_switches,0.00,5.4,
45.776850161,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
45.776850161,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
45.776850161,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C7,Frontend_Bound,36.35,% Slots,,,0.00,5.14,
45.776850161,S0-C7,Backend_Bound,40.32,% Slots,,,0.00,5.14,
45.776850161,S0-C7,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S0-C7,Frontend_Bound.Frontend_Latency,26.62,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S0-C7,Backend_Bound.Memory_Bound,28.42,% Slots,,,0.00,5.14,
45.776850161,S0-C7,Backend_Bound.Core_Bound,11.90,% Slots,,,0.00,5.14,
45.776850161,S0-C7,Retiring.Microcode_Sequencer,13.00,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.4,
45.776850161,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.54,% Clocks,,idq.ms_switches,0.00,5.4,
45.776850161,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
45.776850161,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
45.776850161,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C0,Frontend_Bound,37.01,% Slots,,,0.00,5.14,
45.776850161,S1-C0,Backend_Bound,16.90,% Slots,,,0.00,5.14,
45.776850161,S1-C0,Frontend_Bound.Frontend_Latency,22.78,% Slots,,rs_events.empty_end,0.00,5.14,<==
45.776850161,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.14,
45.776850161,S1-C0,Backend_Bound.Memory_Bound,10.19,% Slots,,,0.00,5.14,
45.776850161,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.4,
45.776850161,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.72,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.06,% Core_Clocks,,,0.00,5.14,
45.776850161,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C1,Frontend_Bound,30.29,% Slots,,,0.00,5.14,
45.776850161,S1-C1,Backend_Bound,47.77,% Slots,,,0.00,5.14,
45.776850161,S1-C1,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
45.776850161,S1-C1,Frontend_Bound.Frontend_Latency,24.71,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S1-C1,Backend_Bound.Memory_Bound,33.74,% Slots,,,0.00,5.14,
45.776850161,S1-C1,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.14,
45.776850161,S1-C1,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.14,
45.776850161,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.41,
45.776850161,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
45.776850161,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.776850161,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.05,% Clocks,,,0.00,5.15,
45.776850161,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C2,Frontend_Bound,33.49,% Slots,,,0.00,5.14,
45.776850161,S1-C2,Backend_Bound,42.74,% Slots,,,0.00,5.14,
45.776850161,S1-C2,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S1-C2,Frontend_Bound.Frontend_Latency,29.70,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S1-C2,Backend_Bound.Memory_Bound,28.33,% Slots,,,0.00,5.14,
45.776850161,S1-C2,Backend_Bound.Core_Bound,14.41,% Slots,,,0.00,5.14,
45.776850161,S1-C2,Retiring.Microcode_Sequencer,15.37,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.41,
45.776850161,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
45.776850161,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.776850161,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.73,% Clocks,,,0.00,5.15,
45.776850161,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C3,Frontend_Bound,34.46,% Slots,,,0.00,5.14,
45.776850161,S1-C3,Backend_Bound,41.26,% Slots,,,0.00,5.14,
45.776850161,S1-C3,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S1-C3,Frontend_Bound.Frontend_Latency,29.54,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S1-C3,Backend_Bound.Memory_Bound,24.87,% Slots,,,0.00,5.14,
45.776850161,S1-C3,Backend_Bound.Core_Bound,16.39,% Slots,,,0.00,5.14,
45.776850161,S1-C3,Retiring.Microcode_Sequencer,15.56,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.41,
45.776850161,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.43,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
45.776850161,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.776850161,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C4,Frontend_Bound,31.30,% Slots,,,0.00,5.14,
45.776850161,S1-C4,Backend_Bound,45.71,% Slots,,,0.00,5.14,
45.776850161,S1-C4,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S1-C4,Frontend_Bound.Frontend_Latency,25.99,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S1-C4,Backend_Bound.Memory_Bound,30.45,% Slots,,,0.00,5.14,
45.776850161,S1-C4,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.14,
45.776850161,S1-C4,Retiring.Microcode_Sequencer,15.29,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.41,
45.776850161,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.40,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
45.776850161,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
45.776850161,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.75,% Clocks,,,0.00,5.15,
45.776850161,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C5,Frontend_Bound,32.79,% Slots,,,0.00,5.14,
45.776850161,S1-C5,Backend_Bound,42.68,% Slots,,,0.00,5.14,
45.776850161,S1-C5,Retiring,18.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S1-C5,Frontend_Bound.Frontend_Latency,26.78,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S1-C5,Backend_Bound.Memory_Bound,26.55,% Slots,,,0.00,5.14,
45.776850161,S1-C5,Backend_Bound.Core_Bound,16.13,% Slots,,,0.00,5.14,
45.776850161,S1-C5,Retiring.Microcode_Sequencer,15.43,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.41,
45.776850161,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
45.776850161,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.88,% Clocks,,,0.00,5.15,
45.776850161,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C6,Frontend_Bound,29.22,% Slots,,,0.00,5.14,
45.776850161,S1-C6,Backend_Bound,48.27,% Slots,,,0.00,5.14,
45.776850161,S1-C6,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S1-C6,Frontend_Bound.Frontend_Latency,28.45,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S1-C6,Backend_Bound.Memory_Bound,34.44,% Slots,,,0.00,5.14,
45.776850161,S1-C6,Backend_Bound.Core_Bound,13.84,% Slots,,,0.00,5.14,
45.776850161,S1-C6,Retiring.Microcode_Sequencer,14.11,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.41,
45.776850161,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.62,% Clocks_est,,br_misp_retired.all_branches,0.00,10.81,
45.776850161,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
45.776850161,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
45.776850161,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.08,% Clocks,,,0.00,5.15,
45.776850161,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C7,Frontend_Bound,23.15,% Slots,,,0.00,5.14,
45.776850161,S1-C7,Backend_Bound,49.32,% Slots,,,0.00,5.14,
45.776850161,S1-C7,Retiring,12.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
45.776850161,S1-C7,Frontend_Bound.Frontend_Latency,28.41,% Slots,,rs_events.empty_end,0.00,5.14,
45.776850161,S1-C7,Backend_Bound.Memory_Bound,32.76,% Slots,,,0.00,5.14,
45.776850161,S1-C7,Backend_Bound.Core_Bound,16.56,% Slots,,,0.00,5.14,
45.776850161,S1-C7,Retiring.Microcode_Sequencer,4.53,% Slots,,idq.ms_uops,0.00,5.15,
45.776850161,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.41,
45.776850161,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.68,% Clocks,,idq.ms_switches,0.00,5.41,
45.776850161,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
45.776850161,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
45.776850161,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
45.776850161,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
45.776850161,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
47.822115682,S0-C0,Frontend_Bound,33.98,% Slots,,,0.00,5.28,<==
47.822115682,S0-C0,Bad_Speculation,10.11,% Slots,,,0.00,5.28,
47.822115682,S0-C0,Backend_Bound,25.51,% Slots,,,0.00,5.28,
47.822115682,S0-C0,Frontend_Bound.Frontend_Latency,16.96,% Slots,,rs_events.empty_end,0.00,5.27,
47.822115682,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.28,
47.822115682,S0-C0,Bad_Speculation.Branch_Mispredicts,9.96,% Slots,,br_misp_retired.all_branches,0.00,5.28,
47.822115682,S0-C0,Backend_Bound.Memory_Bound,17.53,% Slots,,,0.00,5.18,
47.822115682,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.79,% Clocks,,,0.00,5.28,
47.822115682,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.68,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
47.822115682,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.00,% Core_Clocks,,,0.00,5.28,
47.822115682,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
47.822115682,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
47.822115682,S0-C1,Frontend_Bound,50.85,% Slots,,,0.00,5.28,
47.822115682,S0-C1,Bad_Speculation,21.52,% Slots,,,0.00,5.28,
47.822115682,S0-C1,Retiring,31.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
47.822115682,S0-C1,Frontend_Bound.Frontend_Latency,18.51,% Slots,,rs_events.empty_end,0.00,5.27,
47.822115682,S0-C1,Frontend_Bound.Frontend_Bandwidth,39.32,% Slots,,,0.00,5.28,
47.822115682,S0-C1,Bad_Speculation.Branch_Mispredicts,21.26,% Slots,,br_misp_retired.all_branches,0.00,5.28,
47.822115682,S0-C1,Retiring.Microcode_Sequencer,2.15,% Slots,,idq.ms_uops,0.00,5.28,
47.822115682,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
47.822115682,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.46,% Clocks,,idq.ms_switches,0.00,5.28,
47.822115682,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.51,% Core_Clocks,,,0.00,5.28,<==
47.822115682,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
47.822115682,S0-C2,Frontend_Bound,28.52,% Slots,,,0.00,5.28,
47.822115682,S0-C2,Bad_Speculation,12.22,% Slots,,,0.00,5.28,
47.822115682,S0-C2,Backend_Bound,38.10,% Slots,,,0.00,5.28,
47.822115682,S0-C2,Frontend_Bound.Frontend_Bandwidth,21.93,% Slots,,,0.00,5.28,
47.822115682,S0-C2,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,5.28,
47.822115682,S0-C2,Backend_Bound.Memory_Bound,12.02,% Slots,,,0.00,5.18,
47.822115682,S0-C2,Backend_Bound.Core_Bound,26.08,% Slots,,,0.00,5.18,<==
47.822115682,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.21,% Core_Clocks,,,0.00,5.27,
47.822115682,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.17,% Core_Clocks,,,0.00,5.28,
47.822115682,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
47.822115682,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
47.822115682,S0-C3,Frontend_Bound,43.72,% Slots,,,0.00,5.28,
47.822115682,S0-C3,Bad_Speculation,18.20,% Slots,,,0.00,5.28,
47.822115682,S0-C3,Frontend_Bound.Frontend_Latency,25.55,% Slots,,rs_events.empty_end,0.00,5.27,
47.822115682,S0-C3,Frontend_Bound.Frontend_Bandwidth,52.97,% Slots,,,0.00,5.28,<==
47.822115682,S0-C3,Bad_Speculation.Branch_Mispredicts,17.99,% Slots,,br_misp_retired.all_branches,0.00,5.28,
47.822115682,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.28,
47.822115682,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
47.822115682,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
47.822115682,S0-C4,Backend_Bound,69.17,% Slots,,,0.00,5.28,
47.822115682,S0-C4,Retiring,22.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
47.822115682,S0-C4,Backend_Bound.Memory_Bound,16.01,% Slots,,,0.00,5.18,
47.822115682,S0-C4,Backend_Bound.Core_Bound,53.16,% Slots,,,0.00,5.18,
47.822115682,S0-C4,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.28,
47.822115682,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.52,% Clocks,,idq.ms_switches,0.00,5.28,
47.822115682,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
47.822115682,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.93,% Clocks,,,0.00,5.28,<==
47.822115682,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
47.822115682,S0-C5,Frontend_Bound,29.07,% Slots,,,0.00,5.28,
47.822115682,S0-C5,Bad_Speculation,11.62,% Slots,,,0.00,5.28,
47.822115682,S0-C5,Backend_Bound,41.16,% Slots,,,0.00,5.28,<==
47.822115682,S0-C5,Retiring,26.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
47.822115682,S0-C5,Frontend_Bound.Frontend_Latency,37.02,% Slots,,rs_events.empty_end,0.00,5.27,
47.822115682,S0-C5,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.27,
47.822115682,S0-C5,Retiring.Microcode_Sequencer,3.26,% Slots,,idq.ms_uops,0.00,5.28,
47.822115682,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.65,% Clocks,,,0.00,5.28,
47.822115682,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.93,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
47.822115682,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.49,% Clocks,,idq.ms_switches,0.00,5.28,
47.822115682,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
47.822115682,S0-C6,Frontend_Bound,33.83,% Slots,,,0.00,5.28,
47.822115682,S0-C6,Bad_Speculation,12.27,% Slots,,,0.00,5.28,
47.822115682,S0-C6,Backend_Bound,19.32,% Slots,,,0.00,5.28,
47.822115682,S0-C6,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.27,<==
47.822115682,S0-C6,Bad_Speculation.Branch_Mispredicts,11.94,% Slots,,br_misp_retired.all_branches,0.00,5.28,
47.822115682,S0-C6,Backend_Bound.Memory_Bound,13.71,% Slots,,,0.00,5.19,
47.822115682,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.94,% Clocks,,,0.00,5.28,
47.822115682,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
47.822115682,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
47.822115682,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
47.822115682,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
47.822115682,S0-C7,Frontend_Bound,51.91,% Slots,,,0.00,5.28,<==
47.822115682,S0-C7,Bad_Speculation,16.61,% Slots,,,0.00,5.28,
47.822115682,S0-C7,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.27,
47.822115682,S0-C7,Frontend_Bound.Frontend_Bandwidth,30.87,% Slots,,,0.00,5.28,
47.822115682,S0-C7,Bad_Speculation.Branch_Mispredicts,16.35,% Slots,,br_misp_retired.all_branches,0.00,5.27,
47.822115682,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.28,
47.822115682,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.55,
47.822115682,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.84,% Core_Clocks,,,0.00,5.27,
47.822115682,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C0,Frontend_Bound,34.65,% Slots,,,0.00,5.28,
47.822115682,S1-C0,Backend_Bound,22.20,% Slots,,,0.00,5.28,
47.822115682,S1-C0,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.28,<==
47.822115682,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.17,% Slots,,,0.00,5.28,
47.822115682,S1-C0,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.18,
47.822115682,S1-C0,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.18,
47.822115682,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.28,
47.822115682,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
47.822115682,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.48,% Core_Clocks,,,0.00,5.28,
47.822115682,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C1,Frontend_Bound,34.82,% Slots,,,0.00,5.28,
47.822115682,S1-C1,Bad_Speculation,12.06,% Slots,,,0.00,5.28,
47.822115682,S1-C1,Backend_Bound,36.88,% Slots,,,0.00,5.28,
47.822115682,S1-C1,Frontend_Bound.Frontend_Latency,27.45,% Slots,,rs_events.empty_end,0.00,5.27,
47.822115682,S1-C1,Frontend_Bound.Frontend_Bandwidth,46.66,% Slots,,,0.00,5.28,
47.822115682,S1-C1,Bad_Speculation.Branch_Mispredicts,11.70,% Slots,,br_misp_retired.all_branches,0.00,5.27,
47.822115682,S1-C1,Backend_Bound.Core_Bound,71.81,% Slots,,,0.00,5.18,<==
47.822115682,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.83,% Clocks,,,0.00,5.28,
47.822115682,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.21,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
47.822115682,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.44,% Core_Clocks,,,0.00,5.28,
47.822115682,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C2,Frontend_Bound,20.12,% Slots,,,0.00,5.28,
47.822115682,S1-C2,Backend_Bound,64.71,% Slots,,,0.00,5.28,
47.822115682,S1-C2,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.27,
47.822115682,S1-C2,Backend_Bound.Memory_Bound,22.76,% Slots,,,0.00,5.19,
47.822115682,S1-C2,Backend_Bound.Core_Bound,41.95,% Slots,,,0.00,5.19,<==
47.822115682,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.28,
47.822115682,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
47.822115682,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C3,Frontend_Bound,38.99,% Slots,,,0.00,5.28,
47.822115682,S1-C3,Bad_Speculation,14.82,% Slots,,,0.00,5.28,
47.822115682,S1-C3,Backend_Bound,17.08,% Slots,,,0.00,5.28,
47.822115682,S1-C3,Frontend_Bound.Frontend_Bandwidth,46.79,% Slots,,,0.00,5.28,
47.822115682,S1-C3,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.28,
47.822115682,S1-C3,Backend_Bound.Core_Bound,12.13,% Slots,,,0.00,5.19,
47.822115682,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.31,% Core_Clocks,,,0.00,5.28,<==
47.822115682,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C4,Frontend_Bound,31.50,% Slots,,,0.00,5.28,
47.822115682,S1-C4,Bad_Speculation,11.07,% Slots,,,0.00,5.28,
47.822115682,S1-C4,Backend_Bound,33.09,% Slots,,,0.00,5.28,
47.822115682,S1-C4,Frontend_Bound.Frontend_Latency,20.91,% Slots,,rs_events.empty_end,0.00,5.27,
47.822115682,S1-C4,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.28,
47.822115682,S1-C4,Backend_Bound.Memory_Bound,33.83,% Slots,,,0.00,5.19,
47.822115682,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.17,% Clocks,,,0.00,5.28,
47.822115682,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.29,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
47.822115682,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
47.822115682,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
47.822115682,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C5,Frontend_Bound,53.41,% Slots,,,0.00,5.28,
47.822115682,S1-C5,Bad_Speculation,14.58,% Slots,,,0.00,5.28,
47.822115682,S1-C5,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
47.822115682,S1-C5,Frontend_Bound.Frontend_Latency,47.55,% Slots,,rs_events.empty_end,0.00,5.27,
47.822115682,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.01,% Slots,,,0.00,5.28,
47.822115682,S1-C5,Bad_Speculation.Branch_Mispredicts,14.28,% Slots,,br_misp_retired.all_branches,0.00,5.28,
47.822115682,S1-C5,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.28,
47.822115682,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.28,
47.822115682,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.61,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,<==
47.822115682,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.06,% Clocks,,idq.ms_switches,0.00,5.28,
47.822115682,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.62,% Core_Clocks,,,0.00,5.28,
47.822115682,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C6,Frontend_Bound,25.93,% Slots,,,0.00,5.28,
47.822115682,S1-C6,Bad_Speculation,11.03,% Slots,,,0.00,5.28,
47.822115682,S1-C6,Backend_Bound,43.16,% Slots,,,0.00,5.28,<==
47.822115682,S1-C6,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.28,
47.822115682,S1-C6,Bad_Speculation.Branch_Mispredicts,10.80,% Slots,,br_misp_retired.all_branches,0.00,5.28,
47.822115682,S1-C6,Backend_Bound.Memory_Bound,20.02,% Slots,,,0.00,5.19,
47.822115682,S1-C6,Backend_Bound.Core_Bound,23.14,% Slots,,,0.00,5.19,
47.822115682,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.09,% Clocks,,,0.00,5.28,
47.822115682,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.25,% Clocks_est,,br_misp_retired.all_branches,0.00,10.56,
47.822115682,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
47.822115682,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C7,Frontend_Bound,28.31,% Slots,,,0.00,5.28,
47.822115682,S1-C7,Bad_Speculation,17.60,% Slots,,,0.00,5.28,
47.822115682,S1-C7,Backend_Bound,30.85,% Slots,,,0.00,5.28,
47.822115682,S1-C7,Bad_Speculation.Branch_Mispredicts,17.23,% Slots,,br_misp_retired.all_branches,0.00,5.27,
47.822115682,S1-C7,Backend_Bound.Core_Bound,21.42,% Slots,,,0.00,5.19,<==
47.822115682,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
47.822115682,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
47.822115682,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
49.357595489,S0-C0,Frontend_Bound,22.98,% Slots,,,0.00,5.21,
49.357595489,S0-C0,Backend_Bound,50.28,% Slots,,,0.00,5.21,
49.357595489,S0-C0,Frontend_Bound.Frontend_Latency,21.89,% Slots,,rs_events.empty_end,0.00,5.21,
49.357595489,S0-C0,Backend_Bound.Memory_Bound,36.92,% Slots,,,0.00,5.21,
49.357595489,S0-C0,Backend_Bound.Core_Bound,13.36,% Slots,,,0.00,5.21,
49.357595489,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.21,
49.357595489,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.69,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
49.357595489,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,<==
49.357595489,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
49.357595489,S0-C1,Frontend_Bound,38.57,% Slots,,,0.00,5.21,
49.357595489,S0-C1,Bad_Speculation,10.21,% Slots,,,0.00,5.21,
49.357595489,S0-C1,Backend_Bound,22.09,% Slots,,,0.00,5.21,
49.357595489,S0-C1,Retiring,20.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
49.357595489,S0-C1,Frontend_Bound.Frontend_Latency,15.04,% Slots,,rs_events.empty_end,0.00,5.21,
49.357595489,S0-C1,Frontend_Bound.Frontend_Bandwidth,66.27,% Slots,,,0.00,5.21,
49.357595489,S0-C1,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.21,
49.357595489,S0-C1,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.21,
49.357595489,S0-C1,Retiring.Microcode_Sequencer,13.15,% Slots,,idq.ms_uops,0.00,5.21,
49.357595489,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.41,% Clocks,,,0.00,5.21,
49.357595489,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.09,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
49.357595489,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.53,% Clocks,,idq.ms_switches,0.00,5.21,
49.357595489,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.25,% Core_Clocks,,,0.00,5.47,<==
49.357595489,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.74,% Clocks,,,0.00,5.21,
49.357595489,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S0-C2,Frontend_Bound,45.44,% Slots,,,0.00,5.21,<==
49.357595489,S0-C2,Bad_Speculation,12.83,% Slots,,,0.00,5.21,
49.357595489,S0-C2,Frontend_Bound.Frontend_Latency,25.95,% Slots,,rs_events.empty_end,0.00,5.21,
49.357595489,S0-C2,Frontend_Bound.Frontend_Bandwidth,26.99,% Slots,,,0.00,5.21,
49.357595489,S0-C2,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.21,
49.357595489,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.21,
49.357595489,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
49.357595489,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.19,% Core_Clocks,,,0.00,5.47,
49.357595489,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
49.357595489,S0-C3,Frontend_Bound,35.67,% Slots,,,0.00,5.21,
49.357595489,S0-C3,Backend_Bound,29.20,% Slots,,,0.00,5.21,
49.357595489,S0-C3,Retiring,27.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
49.357595489,S0-C3,Frontend_Bound.Frontend_Latency,23.96,% Slots,,rs_events.empty_end,0.00,5.21,
49.357595489,S0-C3,Frontend_Bound.Frontend_Bandwidth,101.03,% Slots,,,0.00,5.21,
49.357595489,S0-C3,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.21,
49.357595489,S0-C3,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.21,
49.357595489,S0-C3,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.21,
49.357595489,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.21,
49.357595489,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
49.357595489,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.04,% Clocks,,idq.ms_switches,0.00,5.21,
49.357595489,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.58,% Core_Clocks,,,0.00,5.47,<==
49.357595489,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
49.357595489,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
49.357595489,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S0-C4,Frontend_Bound,31.46,% Slots,,,0.00,5.21,
49.357595489,S0-C4,Bad_Speculation,11.96,% Slots,,,0.00,5.21,
49.357595489,S0-C4,Backend_Bound,31.59,% Slots,,,0.00,5.21,
49.357595489,S0-C4,Frontend_Bound.Frontend_Latency,30.87,% Slots,,rs_events.empty_end,0.00,5.21,
49.357595489,S0-C4,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.21,
49.357595489,S0-C4,Backend_Bound.Core_Bound,56.18,% Slots,,,0.00,5.21,<==
49.357595489,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.21,
49.357595489,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.28,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
49.357595489,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
49.357595489,S0-C5,Frontend_Bound,23.87,% Slots,,,0.00,5.2,
49.357595489,S0-C5,Bad_Speculation,20.79,% Slots,,,0.00,5.2,
49.357595489,S0-C5,Backend_Bound,25.84,% Slots,,,0.00,5.2,<==
49.357595489,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.62,% Slots,,,0.00,5.2,
49.357595489,S0-C5,Bad_Speculation.Branch_Mispredicts,20.52,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.357595489,S0-C5,Backend_Bound.Memory_Bound,14.90,% Slots,,,0.00,5.2,
49.357595489,S0-C5,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.2,
49.357595489,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.32,% Core_Clocks,,,0.00,5.21,
49.357595489,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
49.357595489,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S0-C6,Frontend_Bound,42.33,% Slots,,,0.00,5.21,
49.357595489,S0-C6,Bad_Speculation,24.40,% Slots,,,0.00,5.21,
49.357595489,S0-C6,Retiring,8.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
49.357595489,S0-C6,Frontend_Bound.Frontend_Latency,32.22,% Slots,,rs_events.empty_end,0.00,5.21,<==
49.357595489,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.73,% Slots,,,0.00,5.21,
49.357595489,S0-C6,Bad_Speculation.Branch_Mispredicts,23.16,% Slots,,br_misp_retired.all_branches,0.00,5.21,
49.357595489,S0-C6,Retiring.Microcode_Sequencer,3.84,% Slots,,idq.ms_uops,0.00,5.2,
49.357595489,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
49.357595489,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.21,
49.357595489,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.10,% Core_Clocks,,,0.00,5.47,
49.357595489,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.85,% Core_Clocks,,,0.00,5.21,
49.357595489,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S0-C7,Frontend_Bound,31.28,% Slots,,,0.00,5.21,
49.357595489,S0-C7,Bad_Speculation,10.60,% Slots,,,0.00,5.21,
49.357595489,S0-C7,Backend_Bound,30.01,% Slots,,,0.00,5.21,
49.357595489,S0-C7,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.21,
49.357595489,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.83,% Slots,,,0.00,5.21,
49.357595489,S0-C7,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.21,
49.357595489,S0-C7,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,5.21,
49.357595489,S0-C7,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.21,
49.357595489,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.21,
49.357595489,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.60,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,<==
49.357595489,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.59,% Core_Clocks,,,0.00,5.47,
49.357595489,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.09,% Core_Clocks,,,0.00,5.21,
49.357595489,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
49.357595489,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
49.357595489,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.60,% Clocks,,,0.00,5.21,
49.357595489,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
49.357595489,S1-C0,Frontend_Bound,28.97,% Slots,,,0.00,5.21,
49.357595489,S1-C0,Bad_Speculation,18.78,% Slots,,,0.00,5.21,
49.357595489,S1-C0,Backend_Bound,13.20,% Slots,,,0.00,5.21,
49.357595489,S1-C0,Retiring,30.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
49.357595489,S1-C0,Frontend_Bound.Frontend_Latency,23.55,% Slots,,rs_events.empty_end,0.00,5.21,
49.357595489,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.29,% Slots,,,0.00,5.21,
49.357595489,S1-C0,Bad_Speculation.Branch_Mispredicts,18.57,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.357595489,S1-C0,Backend_Bound.Memory_Bound,10.82,% Slots,,,0.00,5.21,
49.357595489,S1-C0,Retiring.Microcode_Sequencer,10.36,% Slots,,idq.ms_uops,0.00,5.2,<==
49.357595489,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.56,% Clocks,,,0.00,5.21,
49.357595489,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.67,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
49.357595489,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.39,% Clocks,,idq.ms_switches,0.00,5.21,
49.357595489,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.37,% Core_Clocks,,,0.00,5.48,
49.357595489,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.90,% Core_Clocks,,,0.00,5.21,
49.357595489,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
49.357595489,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
49.357595489,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C1,Frontend_Bound,40.59,% Slots,,,0.00,5.21,<==
49.357595489,S1-C1,Bad_Speculation,18.11,% Slots,,,0.00,5.21,
49.357595489,S1-C1,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.2,
49.357595489,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.89,% Slots,,,0.00,5.21,
49.357595489,S1-C1,Bad_Speculation.Branch_Mispredicts,17.92,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.357595489,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.21,
49.357595489,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
49.357595489,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.44,% Core_Clocks,,,0.00,5.47,
49.357595489,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.65,% Core_Clocks,,,0.00,5.21,
49.357595489,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C2,Frontend_Bound,35.61,% Slots,,,0.00,5.21,
49.357595489,S1-C2,Bad_Speculation,10.27,% Slots,,,0.00,5.21,
49.357595489,S1-C2,Backend_Bound,20.72,% Slots,,,0.00,5.21,
49.357595489,S1-C2,Frontend_Bound.Frontend_Latency,24.27,% Slots,,rs_events.empty_end,0.00,5.21,<==
49.357595489,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.2,
49.357595489,S1-C2,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.357595489,S1-C2,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.21,
49.357595489,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.21,
49.357595489,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.57,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
49.357595489,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.21,% Core_Clocks,,,0.00,5.47,
49.357595489,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.82,% Core_Clocks,,,0.00,5.21,
49.357595489,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C3,Frontend_Bound,22.55,% Slots,,,0.00,5.21,
49.357595489,S1-C3,Bad_Speculation,18.61,% Slots,,,0.00,5.21,
49.357595489,S1-C3,Backend_Bound,19.71,% Slots,,,0.00,5.21,
49.357595489,S1-C3,Retiring,25.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
49.357595489,S1-C3,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.21,
49.357595489,S1-C3,Bad_Speculation.Branch_Mispredicts,18.45,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.357595489,S1-C3,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.21,
49.357595489,S1-C3,Retiring.Microcode_Sequencer,2.29,% Slots,,idq.ms_uops,0.00,5.21,<==
49.357595489,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.21,% Clocks,,,0.00,5.21,
49.357595489,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.37,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
49.357595489,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.96,% Clocks,,idq.ms_switches,0.00,5.21,
49.357595489,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
49.357595489,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C4,Frontend_Bound,26.21,% Slots,,,0.00,5.21,
49.357595489,S1-C4,Bad_Speculation,14.86,% Slots,,,0.00,5.21,
49.357595489,S1-C4,Backend_Bound,30.37,% Slots,,,0.00,5.21,
49.357595489,S1-C4,Frontend_Bound.Frontend_Latency,30.01,% Slots,,rs_events.empty_end,0.00,5.21,
49.357595489,S1-C4,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.21,
49.357595489,S1-C4,Backend_Bound.Memory_Bound,60.90,% Slots,,,0.00,5.21,<==
49.357595489,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.21,
49.357595489,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.90,% Clocks_est,,br_misp_retired.all_branches,0.00,10.41,
49.357595489,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
49.357595489,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
49.357595489,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
49.357595489,S1-C5,Frontend_Bound,37.87,% Slots,,,0.00,5.2,
49.357595489,S1-C5,Bad_Speculation,15.07,% Slots,,,0.00,5.2,
49.357595489,S1-C5,Backend_Bound,16.64,% Slots,,,0.00,5.2,
49.357595489,S1-C5,Retiring,22.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
49.357595489,S1-C5,Frontend_Bound.Frontend_Latency,42.26,% Slots,,rs_events.empty_end,0.00,5.2,
49.357595489,S1-C5,Bad_Speculation.Branch_Mispredicts,14.88,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.357595489,S1-C5,Backend_Bound.Core_Bound,49.43,% Slots,,,0.00,5.2,
49.357595489,S1-C5,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.2,
49.357595489,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.21,
49.357595489,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.18,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,<==
49.357595489,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.21,
49.357595489,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C6,Frontend_Bound,25.26,% Slots,,,0.00,5.2,
49.357595489,S1-C6,Bad_Speculation,12.04,% Slots,,,0.00,5.2,
49.357595489,S1-C6,Backend_Bound,35.63,% Slots,,,0.00,5.2,
49.357595489,S1-C6,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.2,
49.357595489,S1-C6,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.357595489,S1-C6,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.2,
49.357595489,S1-C6,Backend_Bound.Core_Bound,23.51,% Slots,,,0.00,5.2,
49.357595489,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.21,
49.357595489,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,10.42,
49.357595489,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
49.357595489,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.37,% Clocks,,,0.00,5.21,<==
49.357595489,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C7,Backend_Bound,67.37,% Slots,,,0.00,5.21,
49.357595489,S1-C7,Backend_Bound.Memory_Bound,84.26,% Slots,,,0.00,5.21,
49.357595489,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,<==
49.357595489,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
49.357595489,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
49.357595489,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
49.357595489,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
49.357595489,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
49.357595489,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
49.357595489,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
49.357595489,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
