INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan 10 20:06:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : stencil_2d
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 buffer9/control/fullReg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fork12/control/generateBlocks[2].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.026ns (26.069%)  route 2.910ns (73.931%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 5.323 - 4.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=855, unset)          1.450     1.450    buffer9/control/clk
    SLICE_X15Y84         FDRE                                         r  buffer9/control/fullReg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.223     1.673 r  buffer9/control/fullReg_reg_replica/Q
                         net (fo=7, routed)           0.384     2.057    buffer9/control/fullReg_reg_0_repN
    SLICE_X12Y85         LUT3 (Prop_lut3_I1_O)        0.043     2.100 r  buffer9/control/sol_storeAddr[3]_INST_0_i_2/O
                         net (fo=11, routed)          0.368     2.469    buffer9/control/dataReg_reg[3]
    SLICE_X13Y85         LUT5 (Prop_lut5_I0_O)        0.043     2.512 r  buffer9/control/Memory[0][4]_i_1/O
                         net (fo=8, routed)           0.228     2.740    buffer70/fifo/D[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I4_O)        0.043     2.783 f  buffer70/fifo/result0_carry_i_7/O
                         net (fo=2, routed)           0.338     3.121    buffer70/fifo/result0_carry_i_7_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.043     3.164 r  buffer70/fifo/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.164    cmpi2/S[1]
    SLICE_X10Y85         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     3.452 r  cmpi2/result0_carry/CO[2]
                         net (fo=11, routed)          0.390     3.842    buffer70/fifo/CO[0]
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.128     3.970 f  buffer70/fifo/transmitValue_i_2__5/O
                         net (fo=3, routed)           0.216     4.186    buffer67/fifo/transmitValue_reg_3
    SLICE_X10Y89         LUT4 (Prop_lut4_I1_O)        0.043     4.229 f  buffer67/fifo/Head[2]_i_5/O
                         net (fo=1, routed)           0.200     4.429    buffer60/fifo/Full_reg_5
    SLICE_X9Y90          LUT6 (Prop_lut6_I3_O)        0.043     4.472 f  buffer60/fifo/Head[2]_i_2__0/O
                         net (fo=12, routed)          0.313     4.785    fork12/control/generateBlocks[4].regblock/transmitValue_i_2__2_0
    SLICE_X10Y90         LUT4 (Prop_lut4_I2_O)        0.043     4.828 r  fork12/control/generateBlocks[4].regblock/transmitValue_i_3/O
                         net (fo=1, routed)           0.106     4.933    fork11/control/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X10Y90         LUT6 (Prop_lut6_I5_O)        0.043     4.976 r  fork11/control/generateBlocks[1].regblock/transmitValue_i_2__2/O
                         net (fo=6, routed)           0.367     5.343    fork8/control/generateBlocks[3].regblock/transmitValue_reg_3
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.043     5.386 r  fork8/control/generateBlocks[3].regblock/transmitValue_i_1__10/O
                         net (fo=1, routed)           0.000     5.386    fork12/control/generateBlocks[2].regblock/transmitValue_reg_1
    SLICE_X11Y90         FDSE                                         r  fork12/control/generateBlocks[2].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=855, unset)          1.323     5.323    fork12/control/generateBlocks[2].regblock/clk
    SLICE_X11Y90         FDSE                                         r  fork12/control/generateBlocks[2].regblock/transmitValue_reg/C
                         clock pessimism              0.087     5.410    
                         clock uncertainty           -0.035     5.375    
    SLICE_X11Y90         FDSE (Setup_fdse_C_D)        0.034     5.409    fork12/control/generateBlocks[2].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                  0.023    




