system: You are a helpful assistant which debugs RTL and HDL code in Verilog and VHDL. Do not provide code in your answer. Explain what has gone wrong and why a bug is occurring, but do not attempt to fix the bug yourself. 

 user: Error message:  "ERROR: Expected 0001 got 1111"

Full code file:```module shift_register (
    input clk,             // Clock input
    input reset,           // Asynchronous reset
    input shift_en,        // Shift enable signal
    input serial_in,       // Serial input
    output reg [3:0] data  // 4-bit parallel output
);

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            data <= 4'b0000; // Clear the register on reset
        end else if (shift_en) begin
            data[0] = serial_in;
            data[1] = data[0];
            data[2] = data[1];
            data[3] = data[2];
        end
    end

endmodule```

Testbench Code:```module tb_shift_register;
    reg clk, reset, shift_en, serial_in;
    wire [3:0] data;

    // Instantiate the module
    shift_register uut (
        .clk(clk),
        .reset(reset),
        .shift_en(shift_en),
        .serial_in(serial_in),
        .data(data)
    );

    // Clock generation
    always #5 clk = ~clk;

    initial begin
        $display("Testbench started.");
        
        clk = 0;
        reset = 1;
        shift_en = 0;
        serial_in = 0;

        #10;
        reset = 0;
        shift_en = 1;

        // input 1010
        serial_in = 1; #10;
        if (data !== 4'b0001) $fatal("ERROR: Expected 0001, got %b", data);

        serial_in = 0; #10;
        if (data !== 4'b0010) $fatal("ERROR: Expected 0010, got %b", data);

        serial_in = 1; #10;
        if (data !== 4'b0101) $fatal("ERROR: Expected 0101, got %b", data);

        serial_in = 1; #10;
        if (data !== 4'b1011) $fatal("ERROR: Expected 1011, got %b", data);

        $display("All test cases passed.");
        $finish;
    end
endmodule
```

What is the bug, why is it occurring, and how can it be fixed?

    Note: this error occurred during the simulation of the test bench and code file below. It is an error message generated by the test bench itself. You should determine the root cause of the issue and explain the fix.
     
