// Seed: 4076283789
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_12 = id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd10,
    parameter id_6 = 32'd60
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_4,
      id_4,
      id_5,
      id_3,
      id_3,
      id_5,
      id_1,
      id_3,
      id_3,
      id_3,
      id_5,
      id_1,
      id_1,
      id_5
  );
  output wire id_4;
  inout wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic [-1 : id_6  +  id_2] id_7;
  wire id_8;
  ;
endmodule
