
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Wed Sep 12 14:15:03 2018
Host:		microelnsys (x86_64 w/Linux 2.6.18-410.el5) (1core*4cpus*QEMU Virtual CPU version (cpu64-rhel6) 4096KB)
OS:		CentOS release 5.11 (Final)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
high standard low
Loading view definition file from /home/ms18.45/Desktop/DLX_ordinato/Physical_synthesis/DLX_Core.dat/viewDefinition.tcl
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
*** End library_loading (cpu=0.04min, real=0.03min, mem=21.1M, fe_cpu=0.51min, fe_real=4.50min, fe_mem=541.9M) ***
*** Netlist is unique.
Loading preference file /home/ms18.45/Desktop/DLX_ordinato/Physical_synthesis/DLX_Core.dat/gui.pref.tcl ...
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> selectObject Module BTB_cache
<CMD> gui_select -rect {-56.639 78.996 216.867 13.966}
<CMD> deselectAll
worst best default
coherent-synthesis
/home/ms18.45/Desktop/DLX_ordinato/Physical_synthesis/DLX_Core.dat/libs/mmmc/DLX_core_postsyn.sdc
std-typ lt-bc ht-wc
libsBC libsWC libsTYP
high standard low
<CMD> set_analysis_view -setup {default} -hold {default}
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/ms18.45/Desktop/DLX_ordinato/Physical_synthesis/DLX_Core.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : standard
    RC-Corner Index       : 0
    RC-Corner Temperature : 300 Celsius
    RC-Corner Cap Table   : '/home/ms18.45/Desktop/DLX_ordinato/Physical_synthesis/DLX_Core.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Reading timing constraints file '/home/ms18.45/Desktop/DLX_ordinato/Physical_synthesis/DLX_Core.dat/libs/mmmc/DLX_core_postsyn.sdc' ...
Current (total cpu=0:00:40.5, real=0:06:27, peak res=808.0M, current mem=808.0M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=808.0M, current mem=798.2M)
Current (total cpu=0:00:40.6, real=0:06:27, peak res=808.0M, current mem=798.2M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
high standard low
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'DLX_Core' of instances=80695 and nets=43139 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design DLX_Core.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 906.836M)
<CMD> rcOut -setload DLX_Core.setload -rc_corner standard
<CMD> rcOut -setres DLX_Core.setres -rc_corner standard
<CMD> rcOut -spf DLX_Core.spf -rc_corner standard
Dumping SPF file.....
Created SPF File: DLX_Core.spf
<CMD> rcOut -spef DLX_Core.spef -rc_corner standard
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_Core_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_Core_postRoute -outDir timingReports

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
AAE DB initialization (MEM=946.809 CPU=0:00:00.2 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_Core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=974.34)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
siFlow : Timing analysis mode is single, using late cdB files
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 36801
AAE_INFO-618: Total number of nets in the design is 43139,  85.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1211.39 CPU=0:00:20.3 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1114.02 CPU=0:00:24.8 REAL=0:00:25.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1114.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 1114.0M)
Starting SI iteration 2
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1114.02)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 36801
AAE_INFO-618: Total number of nets in the design is 43139,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1133.09 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1133.09 CPU=0:00:00.6 REAL=0:00:01.0)
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Sep 12 14:26:15 2018

Design Name: DLX_Core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (302.6700, 298.4800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 14:26:16 **** Processed 5000 nets.
**** 14:26:16 **** Processed 10000 nets.
**** 14:26:16 **** Processed 15000 nets.
**** 14:26:17 **** Processed 20000 nets.
**** 14:26:17 **** Processed 25000 nets.
**** 14:26:17 **** Processed 30000 nets.
**** 14:26:18 **** Processed 35000 nets.
**** 14:26:18 **** Processed 40000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Sep 12 14:26:18 2018
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.7  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1133.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 19.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:19.1  MEM: 152.4M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> reportGateCount -level 5 -limit 100 -outfile DLX_Core.gateCount
Gate area 0.7980 um^2
[0] DLX_Core Gates=68958 Cells=30802 Area=55028.8 um^2
[1] DP Gates=39868 Cells=19356 Area=31814.7 um^2
[2] DP/IF_Stage Gates=1396 Cells=672 Area=1114.0 um^2
[3] DP/IF_Stage/PC Gates=270 Cells=67 Area=215.7 um^2
[3] DP/IF_Stage/IR Gates=291 Cells=99 Area=232.8 um^2
[3] DP/IF_Stage/ADDPC Gates=236 Cells=162 Area=188.9 um^2
[3] DP/IF_Stage/Restore_PC Gates=291 Cells=99 Area=232.8 um^2
[2] DP/PC_IF_ID_REG Gates=290 Cells=98 Area=232.0 um^2
[2] DP/NPC_IF_ID_REG Gates=269 Cells=66 Area=214.9 um^2
[2] DP/DE_Stage Gates=16011 Cells=8249 Area=12777.0 um^2
[3] DP/DE_Stage/RF Gates=14160 Cells=7298 Area=11299.7 um^2
[3] DP/DE_Stage/RegA Gates=290 Cells=98 Area=232.0 um^2
[3] DP/DE_Stage/RegB Gates=269 Cells=67 Area=215.2 um^2
[3] DP/DE_Stage/RegI Gates=290 Cells=98 Area=232.0 um^2
[3] DP/DE_Stage/Cmp Gates=132 Cells=83 Area=105.9 um^2
[3] DP/DE_Stage/JBM Gates=398 Cells=301 Area=317.6 um^2
[4] DP/DE_Stage/JBM/ADD Gates=240 Cells=166 Area=191.5 um^2
[2] DP/PC_ID_EX_REG Gates=290 Cells=98 Area=232.0 um^2
[2] DP/IR_ID_EX_REG Gates=294 Cells=103 Area=235.1 um^2
[2] DP/EX_Stage Gates=17793 Cells=8088 Area=14199.1 um^2
[3] DP/EX_Stage/ALU_NBIT Gates=3247 Cells=2621 Area=2591.1 um^2
[4] DP/EX_Stage/ALU_NBIT/BS Gates=1364 Cells=1178 Area=1088.7 um^2
[4] DP/EX_Stage/ALU_NBIT/P4 Gates=718 Cells=517 Area=573.0 um^2
[5] DP/EX_Stage/ALU_NBIT/P4/CG Gates=216 Cells=165 Area=172.9 um^2
[5] DP/EX_Stage/ALU_NBIT/P4/CS Gates=501 Cells=352 Area=400.1 um^2
[4] DP/EX_Stage/ALU_NBIT/LU Gates=207 Cells=164 Area=165.5 um^2
[4] DP/EX_Stage/ALU_NBIT/CMPL Gates=398 Cells=314 Area=317.9 um^2
[5] DP/EX_Stage/ALU_NBIT/CMPL/CMP Gates=386 Cells=304 Area=308.0 um^2
[4] DP/EX_Stage/ALU_NBIT/FG Gates=166 Cells=89 Area=132.7 um^2
[3] DP/EX_Stage/MUL Gates=13234 Cells=4863 Area=10560.7 um^2
[4] DP/EX_Stage/MUL/mult_65 Gates=6560 Cells=2399 Area=5235.1 um^2
[5] DP/EX_Stage/MUL/mult_65/FS_1 Gates=267 Cells=219 Area=213.3 um^2
[4] DP/EX_Stage/MUL/mult_61 Gates=6560 Cells=2393 Area=5235.4 um^2
[5] DP/EX_Stage/MUL/mult_61/FS_1 Gates=271 Cells=223 Area=216.5 um^2
[3] DP/EX_Stage/LO Gates=270 Cells=68 Area=216.0 um^2
[3] DP/EX_Stage/HI Gates=274 Cells=69 Area=219.2 um^2
[3] DP/EX_Stage/ALU_reg Gates=291 Cells=99 Area=232.8 um^2
[2] DP/IR_EX_MEM_REG Gates=291 Cells=99 Area=232.8 um^2
[2] DP/OPB_TO_DRAM_REG Gates=291 Cells=99 Area=232.8 um^2
[2] DP/MEM_Stage Gates=444 Cells=232 Area=354.6 um^2
[3] DP/MEM_Stage/DR Gates=151 Cells=132 Area=121.0 um^2
[3] DP/MEM_Stage/REG_RD Gates=292 Cells=100 Area=233.5 um^2
[2] DP/DATA_BYPASS_REG Gates=291 Cells=99 Area=232.8 um^2
[2] DP/IR_MEM_WB_REG Gates=294 Cells=100 Area=234.6 um^2
[2] DP/WB_Stage Gates=267 Cells=206 Area=213.6 um^2
[3] DP/WB_Stage/WB_SGB Gates=190 Cells=139 Area=151.9 um^2
[2] DP/FRW_CU Gates=471 Cells=293 Area=376.1 um^2
[1] CU Gates=823 Cells=404 Area=657.3 um^2
[1] PC_reg Gates=291 Cells=99 Area=232.8 um^2
[1] BMM Gates=1191 Cells=480 Area=950.9 um^2
[2] BMM/REG_PC Gates=291 Cells=99 Area=232.8 um^2
[2] BMM/REG_NPC Gates=291 Cells=99 Area=232.8 um^2
[2] BMM/REG_computed_PC Gates=292 Cells=100 Area=233.3 um^2
[2] BMM/MUX_PC Gates=106 Cells=64 Area=85.1 um^2
[1] BTB_cache Gates=26725 Cells=10433 Area=21327.1 um^2
[2] BTB_cache/NCmp_i_0 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_1 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_2 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_3 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_4 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_5 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_6 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_7 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_8 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_9 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_10 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_11 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_12 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_13 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_14 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_15 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_16 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_17 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_18 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_19 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_20 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_21 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_22 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_23 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_24 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_25 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_26 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_27 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_28 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_29 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_30 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/NCmp_i_31 Gates=124 Cells=75 Area=99.5 um^2
[2] BTB_cache/EntrReg_i_0 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/EntrReg_i_1 Gates=273 Cells=70 Area=217.9 um^2
[2] BTB_cache/EntrReg_i_2 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_3 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_4 Gates=270 Cells=67 Area=215.7 um^2
[2] BTB_cache/EntrReg_i_5 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_6 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_7 Gates=273 Cells=71 Area=218.4 um^2
[2] BTB_cache/EntrReg_i_8 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_9 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/EntrReg_i_10 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/EntrReg_i_11 Gates=270 Cells=67 Area=215.7 um^2
[2] BTB_cache/EntrReg_i_12 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_13 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_14 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_15 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_16 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_17 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_18 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_19 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/EntrReg_i_20 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_21 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_22 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_23 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_24 Gates=271 Cells=69 Area=216.8 um^2
[2] BTB_cache/EntrReg_i_25 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_26 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/EntrReg_i_27 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/EntrReg_i_28 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_29 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/EntrReg_i_30 Gates=272 Cells=70 Area=217.1 um^2
[2] BTB_cache/EntrReg_i_31 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_0 Gates=271 Cells=69 Area=216.8 um^2
[2] BTB_cache/TargReg_i_1 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_2 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/TargReg_i_3 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/TargReg_i_4 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_5 Gates=271 Cells=69 Area=216.8 um^2
[2] BTB_cache/TargReg_i_6 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_7 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_8 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_9 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/TargReg_i_10 Gates=271 Cells=68 Area=216.3 um^2
[2] BTB_cache/TargReg_i_11 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_12 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_13 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_14 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_15 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_16 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_17 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_18 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_19 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_20 Gates=271 Cells=68 Area=216.3 um^2
[2] BTB_cache/TargReg_i_21 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_22 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_23 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_24 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_25 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/TargReg_i_26 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_27 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_28 Gates=270 Cells=68 Area=216.0 um^2
[2] BTB_cache/TargReg_i_29 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_30 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/TargReg_i_31 Gates=271 Cells=69 Area=216.5 um^2
[2] BTB_cache/RotReg Gates=593 Cells=261 Area=473.7 um^2
[2] BTB_cache/Mux_Frot_Tsat Gates=106 Cells=96 Area=85.1 um^2
[2] BTB_cache/CompBitsReg Gates=291 Cells=99 Area=232.8 um^2
<CMD> reportNetStat
*** Statistics for net list DLX_Core ***
Number of cells      = 80695
Number of nets       = 36732
Number of tri-nets   = 0
Number of degen nets = 109
Number of pins       = 114908
Number of i/os       = 166

Number of nets with    1 terms = 109 (0.3%)
Number of nets with    2 terms = 31625 (86.1%)
Number of nets with    3 terms = 2716 (7.4%)
Number of nets with    4 terms = 501 (1.4%)
Number of nets with    5 terms = 227 (0.6%)
Number of nets with    6 terms = 194 (0.5%)
Number of nets with    7 terms = 76 (0.2%)
Number of nets with    8 terms = 53 (0.1%)
Number of nets with    9 terms = 88 (0.2%)
Number of nets with >=10 terms = 1143 (3.1%)

*** 61 Primitives used:
Primitive XOR2_X1 (593 insts)
Primitive XNOR2_X1 (1237 insts)
Primitive OR4_X2 (1 insts)
Primitive OR4_X1 (5 insts)
Primitive OR3_X1 (14 insts)
Primitive OR2_X1 (72 insts)
Primitive OAI22_X1 (4011 insts)
Primitive OAI221_X1 (4 insts)
Primitive OAI21_X1 (119 insts)
Primitive OAI211_X2 (1 insts)
Primitive OAI211_X1 (11 insts)
Primitive NOR4_X2 (1 insts)
Primitive NOR4_X1 (154 insts)
Primitive NOR3_X2 (2 insts)
Primitive NOR3_X1 (142 insts)
Primitive NOR2_X2 (2 insts)
Primitive NOR2_X1 (2275 insts)
Primitive NAND4_X1 (325 insts)
Primitive NAND3_X1 (118 insts)
Primitive NAND2_X4 (1 insts)
Primitive NAND2_X2 (53 insts)
Primitive NAND2_X1 (373 insts)
Primitive MUX2_X2 (3 insts)
Primitive MUX2_X1 (11 insts)
Primitive INV_X8 (1 insts)
Primitive INV_X4 (66 insts)
Primitive INV_X32 (1 insts)
Primitive INV_X2 (400 insts)
Primitive INV_X1 (7267 insts)
Primitive FILLCELL_X8 (2609 insts)
Primitive FILLCELL_X4 (9895 insts)
Primitive FILLCELL_X32 (243 insts)
Primitive FILLCELL_X16 (319 insts)
Primitive FILLCELL_X1 (36827 insts)
Primitive FA_X1 (1859 insts)
Primitive DLH_X1 (25 insts)
Primitive DFF_X1 (64 insts)
Primitive DFFS_X1 (33 insts)
Primitive DFFR_X2 (5 insts)
Primitive DFFR_X1 (3971 insts)
Primitive CLKBUF_X3 (69 insts)
Primitive CLKBUF_X2 (4 insts)
Primitive CLKBUF_X1 (50 insts)
Primitive BUF_X8 (4 insts)
Primitive BUF_X4 (5 insts)
Primitive BUF_X32 (8 insts)
Primitive BUF_X2 (118 insts)
Primitive BUF_X16 (1 insts)
Primitive BUF_X1 (316 insts)
Primitive AOI22_X4 (1 insts)
Primitive AOI22_X2 (1 insts)
Primitive AOI22_X1 (5113 insts)
Primitive AOI221_X1 (12 insts)
Primitive AOI21_X1 (222 insts)
Primitive AOI211_X1 (11 insts)
Primitive AND4_X1 (5 insts)
Primitive AND3_X2 (2 insts)
Primitive AND3_X1 (49 insts)
Primitive AND2_X4 (2 insts)
Primitive AND2_X2 (11 insts)
Primitive AND2_X1 (1578 insts)
************
<CMD> reportNetStat
*** Statistics for net list DLX_Core ***
Number of cells      = 80695
Number of nets       = 36732
Number of tri-nets   = 0
Number of degen nets = 109
Number of pins       = 114908
Number of i/os       = 166

Number of nets with    1 terms = 109 (0.3%)
Number of nets with    2 terms = 31625 (86.1%)
Number of nets with    3 terms = 2716 (7.4%)
Number of nets with    4 terms = 501 (1.4%)
Number of nets with    5 terms = 227 (0.6%)
Number of nets with    6 terms = 194 (0.5%)
Number of nets with    7 terms = 76 (0.2%)
Number of nets with    8 terms = 53 (0.1%)
Number of nets with    9 terms = 88 (0.2%)
Number of nets with >=10 terms = 1143 (3.1%)

*** 61 Primitives used:
Primitive XOR2_X1 (593 insts)
Primitive XNOR2_X1 (1237 insts)
Primitive OR4_X2 (1 insts)
Primitive OR4_X1 (5 insts)
Primitive OR3_X1 (14 insts)
Primitive OR2_X1 (72 insts)
Primitive OAI22_X1 (4011 insts)
Primitive OAI221_X1 (4 insts)
Primitive OAI21_X1 (119 insts)
Primitive OAI211_X2 (1 insts)
Primitive OAI211_X1 (11 insts)
Primitive NOR4_X2 (1 insts)
Primitive NOR4_X1 (154 insts)
Primitive NOR3_X2 (2 insts)
Primitive NOR3_X1 (142 insts)
Primitive NOR2_X2 (2 insts)
Primitive NOR2_X1 (2275 insts)
Primitive NAND4_X1 (325 insts)
Primitive NAND3_X1 (118 insts)
Primitive NAND2_X4 (1 insts)
Primitive NAND2_X2 (53 insts)
Primitive NAND2_X1 (373 insts)
Primitive MUX2_X2 (3 insts)
Primitive MUX2_X1 (11 insts)
Primitive INV_X8 (1 insts)
Primitive INV_X4 (66 insts)
Primitive INV_X32 (1 insts)
Primitive INV_X2 (400 insts)
Primitive INV_X1 (7267 insts)
Primitive FILLCELL_X8 (2609 insts)
Primitive FILLCELL_X4 (9895 insts)
Primitive FILLCELL_X32 (243 insts)
Primitive FILLCELL_X16 (319 insts)
Primitive FILLCELL_X1 (36827 insts)
Primitive FA_X1 (1859 insts)
Primitive DLH_X1 (25 insts)
Primitive DFF_X1 (64 insts)
Primitive DFFS_X1 (33 insts)
Primitive DFFR_X2 (5 insts)
Primitive DFFR_X1 (3971 insts)
Primitive CLKBUF_X3 (69 insts)
Primitive CLKBUF_X2 (4 insts)
Primitive CLKBUF_X1 (50 insts)
Primitive BUF_X8 (4 insts)
Primitive BUF_X4 (5 insts)
Primitive BUF_X32 (8 insts)
Primitive BUF_X2 (118 insts)
Primitive BUF_X16 (1 insts)
Primitive BUF_X1 (316 insts)
Primitive AOI22_X4 (1 insts)
Primitive AOI22_X2 (1 insts)
Primitive AOI22_X1 (5113 insts)
Primitive AOI221_X1 (12 insts)
Primitive AOI21_X1 (222 insts)
Primitive AOI211_X1 (11 insts)
Primitive AND4_X1 (5 insts)
Primitive AND3_X2 (2 insts)
Primitive AND3_X1 (49 insts)
Primitive AND2_X4 (2 insts)
Primitive AND2_X2 (11 insts)
Primitive AND2_X1 (1578 insts)
************
<CMD> saveNetlist DLX_Core_postPhy.v
Writing Netlist "DLX_Core_postPhy.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network DLX_Core_postPhy.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DLX_Core
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1268.94)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Total number of fetched objects 36801
AAE_INFO-618: Total number of nets in the design is 43139,  85.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1277.01 CPU=0:00:28.6 REAL=0:00:29.0)
End delay calculation (fullDC). (MEM=1277.01 CPU=0:00:32.0 REAL=0:00:32.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1277.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 1277.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1268.94)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 36801
AAE_INFO-618: Total number of nets in the design is 43139,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1277.01 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1277.01 CPU=0:00:04.0 REAL=0:00:04.0)

*** Memory Usage v#1 (Current mem = 1268.938M, initial mem = 183.457M) ***
*** Message Summary: 30 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:02:48, real=0:22:43, mem=1268.9M) ---
