library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
entity stopwatch is 
	port( start, stop, clk, reset: in std_logic;
	y0: out std_logic);
end clkdiv;
architecture beh of clkdiv is
	
end beh;