<stg><name>bfs2</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:3 %store_ln27 = store i3 0, i3 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:4 %store_ln27 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:5 %store_ln27 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln27 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i3 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:1 %icmp_ln27 = icmp_eq  i3 %indvar_flatten_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %add_ln27 = add i3 %indvar_flatten_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln27 = br i1 %icmp_ln27, void %for.inc31, void %for.end33

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc31:0 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc31:1 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc31:4 %icmp_ln28 = icmp_eq  i2 %j_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc31:5 %select_ln27 = select i1 %icmp_ln28, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc31:6 %add_ln27_1 = add i4 %i_load, i4 4

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc31:7 %select_ln27_1 = select i1 %icmp_ln28, i4 %add_ln27_1, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
for.inc31:8 %trunc_ln27 = trunc i4 %select_ln27_1

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc31:9 %or_ln27 = or i3 %trunc_ln27, i3 2

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="2">
<![CDATA[
for.inc31:10 %zext_ln28 = zext i2 %select_ln27

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc31:13 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln27_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc31:14 %add_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp, i2 %select_ln27

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="2">
<![CDATA[
for.inc31:18 %trunc_ln30 = trunc i2 %select_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc31:19 %add_ln30 = add i3 %add_ln, i3 2

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
for.inc31:20 %zext_ln30_1 = zext i3 %add_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31:21 %p_y_M_value = getelementptr i32 %temp1_0, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="p_y_M_value"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31:22 %p_y_M_value_6 = getelementptr i32 %temp1_1, i64 0, i64 %zext_ln30_1

]]></Node>
<StgValue><ssdm name="p_y_M_value_6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
for.inc31:25 %p_t = load i3 %p_y_M_value

]]></Node>
<StgValue><ssdm name="p_t"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="3">
<![CDATA[
for.inc31:26 %p_t_2 = load i3 %p_y_M_value_6

]]></Node>
<StgValue><ssdm name="p_t_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc31:43 %add_ln31 = add i3 %zext_ln28, i3 %or_ln27

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc31:49 %add_ln28 = add i2 %select_ln27, i2 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31:50 %store_ln28 = store i3 %add_ln27, i3 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31:51 %store_ln28 = store i4 %select_ln27_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc31:52 %store_ln28 = store i2 %add_ln28, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
for.inc31:25 %p_t = load i3 %p_y_M_value

]]></Node>
<StgValue><ssdm name="p_t"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="3">
<![CDATA[
for.inc31:26 %p_t_2 = load i3 %p_y_M_value_6

]]></Node>
<StgValue><ssdm name="p_t_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc31:23 %p_r_M_value = select i1 %trunc_ln30, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="p_r_M_value"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc31:24 %p_r_M_value_11 = select i1 %trunc_ln30, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_r_M_value_11"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:27 %mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t

]]></Node>
<StgValue><ssdm name="mul_ac_i_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:28 %mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2

]]></Node>
<StgValue><ssdm name="mul_bd_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="62" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:27 %mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t

]]></Node>
<StgValue><ssdm name="mul_ac_i_i"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:28 %mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2

]]></Node>
<StgValue><ssdm name="mul_bd_i_i"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:29 %mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2

]]></Node>
<StgValue><ssdm name="mul_ad_i_i"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:30 %mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t

]]></Node>
<StgValue><ssdm name="mul_bc_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="66" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:27 %mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t

]]></Node>
<StgValue><ssdm name="mul_ac_i_i"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:28 %mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2

]]></Node>
<StgValue><ssdm name="mul_bd_i_i"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:29 %mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2

]]></Node>
<StgValue><ssdm name="mul_ad_i_i"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:30 %mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t

]]></Node>
<StgValue><ssdm name="mul_bc_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="70" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:27 %mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t

]]></Node>
<StgValue><ssdm name="mul_ac_i_i"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:28 %mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2

]]></Node>
<StgValue><ssdm name="mul_bd_i_i"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:29 %mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2

]]></Node>
<StgValue><ssdm name="mul_ad_i_i"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:30 %mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t

]]></Node>
<StgValue><ssdm name="mul_bc_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="74" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:29 %mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2

]]></Node>
<StgValue><ssdm name="mul_ad_i_i"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:30 %mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t

]]></Node>
<StgValue><ssdm name="mul_bc_i_i"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:31 %p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="77" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:31 %p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_12"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:32 %p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
for.inc31:15 %zext_ln30 = zext i3 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31:16 %p_x_M_value = getelementptr i32 %temp1_0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="p_x_M_value"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:31 %p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_12"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:32 %p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_1"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="3">
<![CDATA[
for.inc31:33 %p_r_M_value_13 = load i3 %p_x_M_value

]]></Node>
<StgValue><ssdm name="p_r_M_value_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="84" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:31 %p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_12"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:32 %p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_1"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="3">
<![CDATA[
for.inc31:33 %p_r_M_value_13 = load i3 %p_x_M_value

]]></Node>
<StgValue><ssdm name="p_r_M_value_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31:17 %p_x_M_value_3 = getelementptr i32 %temp1_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="p_x_M_value_3"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:31 %p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_12"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:32 %p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_1"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="3">
<![CDATA[
for.inc31:34 %p_r_M_value_14 = load i3 %p_x_M_value_3

]]></Node>
<StgValue><ssdm name="p_r_M_value_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="91" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:32 %p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i

]]></Node>
<StgValue><ssdm name="p_r_M_value_1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="3">
<![CDATA[
for.inc31:34 %p_r_M_value_14 = load i3 %p_x_M_value_3

]]></Node>
<StgValue><ssdm name="p_r_M_value_14"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:35 %p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_15"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:41 %p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_17"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="95" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:35 %p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_15"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:36 %p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_16"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:41 %p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_17"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:42 %p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="99" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:35 %p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_15"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:36 %p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_16"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:41 %p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_17"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:42 %p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_18"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="103" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:35 %p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_15"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:36 %p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_16"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:41 %p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_17"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:42 %p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_18"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="107" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:35 %p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_15"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:36 %p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_16"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:41 %p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12

]]></Node>
<StgValue><ssdm name="p_r_M_value_17"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:42 %p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_18"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="111" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:36 %p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_16"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31:37 %temp2_0_addr11 = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="temp2_0_addr11"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc31:39 %store_ln30 = store i32 %p_r_M_value_15, i3 %temp2_0_addr11

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31:42 %p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1

]]></Node>
<StgValue><ssdm name="p_r_M_value_18"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
for.end33:0 %ret_ln34 = ret

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31:38 %temp2_1_addr = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="temp2_1_addr"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc31:40 %store_ln30 = store i32 %p_r_M_value_16, i3 %temp2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="3">
<![CDATA[
for.inc31:44 %zext_ln31 = zext i3 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31:45 %temp2_0_addr = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="temp2_0_addr"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc31:47 %store_ln31 = store i32 %p_r_M_value_17, i3 %temp2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc31:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_28_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="121" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc31:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc31:11 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc31:12 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc31:46 %temp2_1_addr_2 = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="temp2_1_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc31:48 %store_ln31 = store i32 %p_r_M_value_18, i3 %temp2_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
for.inc31:53 %br_ln28 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
