module top_module( 
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output out_or_logical,
    output [5:0] out_not
);
    // Bitwise OR of a and b
    assign out_or_bitwise = a | b;
    
    // Logical OR of a and b. In Verilog, the "||" operator returns 1 if either operand is non-zero.
    assign out_or_logical = (a || b);
    
    // Inverse of b placed in upper half and inverse of a placed in lower half
    assign out_not[5:3] = ~b;
    assign out_not[2:0] = ~a;

endmodule