Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: controlSwitchesPWM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "controlSwitchesPWM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "controlSwitchesPWM"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : controlSwitchesPWM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "controlSwitchesPWM.v" in library work
Module <controlSwitchesPWM> compiled
No errors in compilation
Analysis of file <"controlSwitchesPWM.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <controlSwitchesPWM> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <controlSwitchesPWM>.
Module <controlSwitchesPWM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controlSwitchesPWM>.
    Related source file is "controlSwitchesPWM.v".
WARNING:Xst:1870 - Variable <posicion0Grados> is used but never assigned. Tied to value 00000000000000000110010110010000.
    Found 6-bit register for signal <ledAngulo>.
    Found 33-bit adder for signal <$add0000> created at line 128.
    Found 32-bit up counter for signal <conteoFrecuenciaPWM>.
    Found 33-bit comparator greater for signal <conteoFrecuenciaPWM$cmp_gt0000> created at line 60.
    Found 26-bit up counter for signal <divisorDeReloj>.
    Found 32-bit register for signal <movServo>.
    Found 33-bit comparator lessequal for signal <PWM$cmp_le0000> created at line 128.
    Summary:
	inferred   2 Counter(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <controlSwitchesPWM> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 33-bit adder                                          : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 2
 32-bit register                                       : 1
 6-bit register                                        : 1
# Comparators                                          : 2
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <movServo_11> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_17> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_18> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_19> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_20> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_21> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_22> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_23> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_24> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_25> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_26> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_27> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_28> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_29> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_30> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_31> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 33-bit adder                                          : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 2
 33-bit comparator greater                             : 1
 33-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <movServo_11> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_17> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_18> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_19> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_20> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_21> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_22> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_23> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_24> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_25> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_26> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_27> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_28> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_29> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_30> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <movServo_31> has a constant value of 0 in block <controlSwitchesPWM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <movServo_12> in Unit <controlSwitchesPWM> is equivalent to the following FF/Latch, which will be removed : <ledAngulo_0> 
INFO:Xst:2261 - The FF/Latch <movServo_6> in Unit <controlSwitchesPWM> is equivalent to the following FF/Latch, which will be removed : <movServo_16> 
INFO:Xst:2261 - The FF/Latch <movServo_2> in Unit <controlSwitchesPWM> is equivalent to the following FF/Latch, which will be removed : <movServo_7> 
WARNING:Xst:2677 - Node <divisorDeReloj_13> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_14> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_15> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_16> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_17> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_18> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_19> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_20> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_21> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_22> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_23> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_24> of sequential type is unconnected in block <controlSwitchesPWM>.
WARNING:Xst:2677 - Node <divisorDeReloj_25> of sequential type is unconnected in block <controlSwitchesPWM>.

Optimizing unit <controlSwitchesPWM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block controlSwitchesPWM, actual ratio is 1.
FlipFlop movServo_12 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : controlSwitchesPWM.ngr
Top Level Output File Name         : controlSwitchesPWM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 266
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 20
#      LUT2                        : 56
#      LUT3                        : 7
#      LUT4                        : 24
#      MUXCY                       : 90
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 65
#      FDCE                        : 13
#      FDE                         : 52
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 7
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       62  out of   4656     1%  
 Number of Slice Flip Flops:             59  out of   9312     0%  
 Number of 4 input LUTs:                118  out of   9312     1%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
    IOB Flip Flops:                       6
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
divisorDeReloj_12                  | NONE(movServo_0)       | 20    |
relojNexys2                        | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 13    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.425ns (Maximum Frequency: 134.680MHz)
   Minimum input arrival time before clock: 5.315ns
   Maximum output required time after clock: 8.961ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'relojNexys2'
  Clock period: 7.425ns (frequency: 134.680MHz)
  Total number of paths / destination ports: 20101 / 58
-------------------------------------------------------------------------
Delay:               7.425ns (Levels of Logic = 47)
  Source:            conteoFrecuenciaPWM_0 (FF)
  Destination:       conteoFrecuenciaPWM_31 (FF)
  Source Clock:      relojNexys2 rising
  Destination Clock: relojNexys2 rising

  Data Path: conteoFrecuenciaPWM_0 to conteoFrecuenciaPWM_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.603  conteoFrecuenciaPWM_0 (conteoFrecuenciaPWM_0)
     LUT4:I0->O            1   0.612   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_lut<0> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<0> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<1> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<2> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<3> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<4> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<5> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<6> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<7> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<8> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<9> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<10> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<11> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<11>)
     MUXCY:CI->O          46   0.051   1.146  Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<12> (Mcompar_conteoFrecuenciaPWM_cmp_gt0000_cy<12>)
     LUT2:I1->O            1   0.612   0.000  Mcount_conteoFrecuenciaPWM_lut<0> (Mcount_conteoFrecuenciaPWM_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcount_conteoFrecuenciaPWM_cy<0> (Mcount_conteoFrecuenciaPWM_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<1> (Mcount_conteoFrecuenciaPWM_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<2> (Mcount_conteoFrecuenciaPWM_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<3> (Mcount_conteoFrecuenciaPWM_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<4> (Mcount_conteoFrecuenciaPWM_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<5> (Mcount_conteoFrecuenciaPWM_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<6> (Mcount_conteoFrecuenciaPWM_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<7> (Mcount_conteoFrecuenciaPWM_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<8> (Mcount_conteoFrecuenciaPWM_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<9> (Mcount_conteoFrecuenciaPWM_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_conteoFrecuenciaPWM_cy<10> (Mcount_conteoFrecuenciaPWM_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<11> (Mcount_conteoFrecuenciaPWM_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<12> (Mcount_conteoFrecuenciaPWM_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<13> (Mcount_conteoFrecuenciaPWM_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<14> (Mcount_conteoFrecuenciaPWM_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<15> (Mcount_conteoFrecuenciaPWM_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<16> (Mcount_conteoFrecuenciaPWM_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<17> (Mcount_conteoFrecuenciaPWM_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<18> (Mcount_conteoFrecuenciaPWM_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<19> (Mcount_conteoFrecuenciaPWM_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<20> (Mcount_conteoFrecuenciaPWM_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<21> (Mcount_conteoFrecuenciaPWM_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<22> (Mcount_conteoFrecuenciaPWM_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<23> (Mcount_conteoFrecuenciaPWM_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<24> (Mcount_conteoFrecuenciaPWM_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<25> (Mcount_conteoFrecuenciaPWM_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<26> (Mcount_conteoFrecuenciaPWM_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<27> (Mcount_conteoFrecuenciaPWM_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<28> (Mcount_conteoFrecuenciaPWM_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<29> (Mcount_conteoFrecuenciaPWM_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_conteoFrecuenciaPWM_cy<30> (Mcount_conteoFrecuenciaPWM_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Mcount_conteoFrecuenciaPWM_xor<31> (Mcount_conteoFrecuenciaPWM31)
     FDE:D                     0.268          conteoFrecuenciaPWM_31
    ----------------------------------------
    Total                      7.425ns (5.676ns logic, 1.749ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divisorDeReloj_12'
  Total number of paths / destination ports: 396 / 40
-------------------------------------------------------------------------
Offset:              5.315ns (Levels of Logic = 4)
  Source:            selectPos<5> (PAD)
  Destination:       movServo_1 (FF)
  Destination Clock: divisorDeReloj_12 rising

  Data Path: selectPos<5> to movServo_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  selectPos_5_IBUF (selectPos_5_IBUF)
     LUT3:I0->O            4   0.612   0.502  movServo_cmp_eq000011 (N01)
     LUT4:I3->O            9   0.612   0.849  movServo_cmp_eq00011 (movServo_cmp_eq0001)
     LUT2:I0->O            1   0.612   0.000  movServo_mux0000<30>1 (movServo_mux0000<30>)
     FDE:D                     0.268          movServo_1
    ----------------------------------------
    Total                      5.315ns (3.210ns logic, 2.105ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'relojNexys2'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.124ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       conteoFrecuenciaPWM_0 (FF)
  Destination Clock: relojNexys2 rising

  Data Path: rst to conteoFrecuenciaPWM_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.106   0.850  rst_IBUF (rst_IBUF)
     INV:I->O             32   0.612   1.073  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.483          conteoFrecuenciaPWM_0
    ----------------------------------------
    Total                      4.124ns (2.201ns logic, 1.923ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divisorDeReloj_12'
  Total number of paths / destination ports: 114 / 7
-------------------------------------------------------------------------
Offset:              8.961ns (Levels of Logic = 22)
  Source:            movServo_5 (FF)
  Destination:       PWM (PAD)
  Source Clock:      divisorDeReloj_12 rising

  Data Path: movServo_5 to PWM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.509  movServo_5 (movServo_5)
     LUT1:I0->O            1   0.612   0.000  Madd__add0000_cy<5>_rt (Madd__add0000_cy<5>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd__add0000_cy<5> (Madd__add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<6> (Madd__add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<7> (Madd__add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<8> (Madd__add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd__add0000_cy<9> (Madd__add0000_cy<9>)
     XORCY:CI->O           1   0.699   0.509  Madd__add0000_xor<10> (_add0000<10>)
     LUT2:I0->O            1   0.612   0.000  Mcompar_PWM_cmp_le0000_lut<10> (Mcompar_PWM_cmp_le0000_lut<10>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_PWM_cmp_le0000_cy<10> (Mcompar_PWM_cmp_le0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<11> (Mcompar_PWM_cmp_le0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<12> (Mcompar_PWM_cmp_le0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<13> (Mcompar_PWM_cmp_le0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<14> (Mcompar_PWM_cmp_le0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<15> (Mcompar_PWM_cmp_le0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<16> (Mcompar_PWM_cmp_le0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<17> (Mcompar_PWM_cmp_le0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<18> (Mcompar_PWM_cmp_le0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<19> (Mcompar_PWM_cmp_le0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_PWM_cmp_le0000_cy<20> (Mcompar_PWM_cmp_le0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_PWM_cmp_le0000_cy<21> (Mcompar_PWM_cmp_le0000_cy<21>)
     MUXCY:CI->O           1   0.399   0.357  Mcompar_PWM_cmp_le0000_cy<22> (PWM_OBUF)
     OBUF:I->O                 3.169          PWM_OBUF (PWM)
    ----------------------------------------
    Total                      8.961ns (7.586ns logic, 1.375ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'relojNexys2'
  Total number of paths / destination ports: 34 / 1
-------------------------------------------------------------------------
Offset:              7.057ns (Levels of Logic = 25)
  Source:            conteoFrecuenciaPWM_0 (FF)
  Destination:       PWM (PAD)
  Source Clock:      relojNexys2 rising

  Data Path: conteoFrecuenciaPWM_0 to PWM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.520  conteoFrecuenciaPWM_0 (conteoFrecuenciaPWM_0)
     LUT2:I1->O            1   0.612   0.000  Mcompar_PWM_cmp_le0000_lut<0> (Mcompar_PWM_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_PWM_cmp_le0000_cy<0> (Mcompar_PWM_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<1> (Mcompar_PWM_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<2> (Mcompar_PWM_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<3> (Mcompar_PWM_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<4> (Mcompar_PWM_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<5> (Mcompar_PWM_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<6> (Mcompar_PWM_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<7> (Mcompar_PWM_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<8> (Mcompar_PWM_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<9> (Mcompar_PWM_cmp_le0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<10> (Mcompar_PWM_cmp_le0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<11> (Mcompar_PWM_cmp_le0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<12> (Mcompar_PWM_cmp_le0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<13> (Mcompar_PWM_cmp_le0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<14> (Mcompar_PWM_cmp_le0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<15> (Mcompar_PWM_cmp_le0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<16> (Mcompar_PWM_cmp_le0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<17> (Mcompar_PWM_cmp_le0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<18> (Mcompar_PWM_cmp_le0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_PWM_cmp_le0000_cy<19> (Mcompar_PWM_cmp_le0000_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_PWM_cmp_le0000_cy<20> (Mcompar_PWM_cmp_le0000_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_PWM_cmp_le0000_cy<21> (Mcompar_PWM_cmp_le0000_cy<21>)
     MUXCY:CI->O           1   0.399   0.357  Mcompar_PWM_cmp_le0000_cy<22> (PWM_OBUF)
     OBUF:I->O                 3.169          PWM_OBUF (PWM)
    ----------------------------------------
    Total                      7.057ns (6.180ns logic, 0.877ns route)
                                       (87.6% logic, 12.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.83 secs
 
--> 


Total memory usage is 609688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    4 (   0 filtered)

