#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan  1 17:05:36 2025
# Process ID: 3800
# Current directory: C:/Mac/Home/Desktop/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log pe_8x8_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pe_8x8_top.tcl
# Log file: C:/Mac/Home/Desktop/project_1/project_1.runs/synth_1/pe_8x8_top.vds
# Journal file: C:/Mac/Home/Desktop/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pe_8x8_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 464.062 ; gain = 156.547
Command: synth_design -top pe_8x8_top -part xc7vx485tffg1157-1 -flatten_hierarchy none -gated_clock_conversion on -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1171.336 ; gain = 233.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_8x8_top' [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'FindMin' [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/min.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FindMin' (1#1) [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/min.v:2]
INFO: [Synth 8-6157] synthesizing module 'pe_8x8_cluster' [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe_8x8_cluster.v:6]
INFO: [Synth 8-6157] synthesizing module 'pe' [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pe' (2#1) [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:1]
WARNING: [Synth 8-5856] 3D RAM store_orig_sums_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'pe_8x8_cluster' (3#1) [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe_8x8_cluster.v:6]
WARNING: [Synth 8-5856] 3D RAM quantified_ans_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM flags_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM softmax_res_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mid_res_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'pe_8x8_top' (4#1) [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1292.812 ; gain = 354.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1292.812 ; gain = 354.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1292.812 ; gain = 354.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.786 . Memory (MB): peak = 1292.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Mac/Home/Desktop/project_1/project_1.srcs/constrs_1/new/clock.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [C:/Mac/Home/Desktop/project_1/project_1.srcs/constrs_1/new/clock.xdc:8]
Finished Parsing XDC File [C:/Mac/Home/Desktop/project_1/project_1.srcs/constrs_1/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Mac/Home/Desktop/project_1/project_1.srcs/constrs_1/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_8x8_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_8x8_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1457.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1457.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.723 ; gain = 519.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.723 ; gain = 519.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1457.723 ; gain = 519.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1457.723 ; gain = 519.395
---------------------------------------------------------------------------------
INFO: Gated Clock Conversion is not possible as flatten_hierarchy is auto or none

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |pe_8x8_top__GB0 |           1|     22513|
|2     |pe_8x8_top__GB1 |           1|      7961|
|3     |pe_8x8_top__GB2 |           1|     11582|
|4     |pe_8x8_top__GB3 |           1|     14606|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 64    
	   2 Input     16 Bit       Adders := 128   
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 72    
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 12    
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 256   
	               16 Bit    Registers := 312   
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 72    
	                1 Bit    Registers := 83    
+---Multipliers : 
	                36x36  Multipliers := 64    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 14    
	   2 Input     36 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 524   
	   4 Input     16 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 603   
	   9 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pe_8x8_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 64    
	   2 Input     16 Bit       Adders := 128   
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 64    
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 10    
	               36 Bit    Registers := 128   
	               16 Bit    Registers := 64    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 64    
	                1 Bit    Registers := 11    
+---Multipliers : 
	                36x36  Multipliers := 64    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 340   
	   4 Input     16 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 603   
	   9 Input      1 Bit        Muxes := 8     
Module pe__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__18 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__19 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__20 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__21 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__23 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__24 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__25 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__26 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__27 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__28 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__29 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__30 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__31 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__32 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__33 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__34 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__35 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__36 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__37 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__38 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__39 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__40 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__41 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__42 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__43 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__44 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__45 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__46 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__47 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__48 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__49 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__50 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__51 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__52 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__53 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__54 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__55 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__56 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__57 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__58 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__59 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__60 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__61 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__62 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe__63 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module pe_8x8_cluster 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 64    
Module FindMin__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module FindMin__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module FindMin__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module FindMin__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module FindMin__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module FindMin__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module FindMin__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module FindMin 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 15    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
DSP Report: Generating DSP sum1, operation Mode is: C+A*B.
DSP Report: operator sum1 is absorbed into DSP sum1.
DSP Report: operator sum2 is absorbed into DSP sum1.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[3][4] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][4] is absorbed into DSP softmax_res_reg[3][4].
DSP Report: register mid_res_reg[3][4] is absorbed into DSP softmax_res_reg[3][4].
DSP Report: register softmax_res_reg[3][4] is absorbed into DSP softmax_res_reg[3][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][4] is absorbed into DSP softmax_res_reg[3][4].
DSP Report: register mid_res_reg[3][4] is absorbed into DSP softmax_res_reg[3][4].
DSP Report: register softmax_res_reg[3][4] is absorbed into DSP softmax_res_reg[3][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[5][4] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][4] is absorbed into DSP softmax_res_reg[5][4].
DSP Report: register mid_res_reg[5][4] is absorbed into DSP softmax_res_reg[5][4].
DSP Report: register softmax_res_reg[5][4] is absorbed into DSP softmax_res_reg[5][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][4] is absorbed into DSP softmax_res_reg[5][4].
DSP Report: register mid_res_reg[5][4] is absorbed into DSP softmax_res_reg[5][4].
DSP Report: register softmax_res_reg[5][4] is absorbed into DSP softmax_res_reg[5][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[7][4] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][4] is absorbed into DSP softmax_res_reg[7][4].
DSP Report: register mid_res_reg[7][4] is absorbed into DSP softmax_res_reg[7][4].
DSP Report: register softmax_res_reg[7][4] is absorbed into DSP softmax_res_reg[7][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][4] is absorbed into DSP softmax_res_reg[7][4].
DSP Report: register mid_res_reg[7][4] is absorbed into DSP softmax_res_reg[7][4].
DSP Report: register softmax_res_reg[7][4] is absorbed into DSP softmax_res_reg[7][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[0][3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][3] is absorbed into DSP softmax_res_reg[0][3].
DSP Report: register mid_res_reg[0][3] is absorbed into DSP softmax_res_reg[0][3].
DSP Report: register softmax_res_reg[0][3] is absorbed into DSP softmax_res_reg[0][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][3] is absorbed into DSP softmax_res_reg[0][3].
DSP Report: register mid_res_reg[0][3] is absorbed into DSP softmax_res_reg[0][3].
DSP Report: register softmax_res_reg[0][3] is absorbed into DSP softmax_res_reg[0][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[1][3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][3] is absorbed into DSP softmax_res_reg[1][3].
DSP Report: register mid_res_reg[1][3] is absorbed into DSP softmax_res_reg[1][3].
DSP Report: register softmax_res_reg[1][3] is absorbed into DSP softmax_res_reg[1][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][3] is absorbed into DSP softmax_res_reg[1][3].
DSP Report: register mid_res_reg[1][3] is absorbed into DSP softmax_res_reg[1][3].
DSP Report: register softmax_res_reg[1][3] is absorbed into DSP softmax_res_reg[1][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[2][3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][3] is absorbed into DSP softmax_res_reg[2][3].
DSP Report: register mid_res_reg[2][3] is absorbed into DSP softmax_res_reg[2][3].
DSP Report: register softmax_res_reg[2][3] is absorbed into DSP softmax_res_reg[2][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][3] is absorbed into DSP softmax_res_reg[2][3].
DSP Report: register mid_res_reg[2][3] is absorbed into DSP softmax_res_reg[2][3].
DSP Report: register softmax_res_reg[2][3] is absorbed into DSP softmax_res_reg[2][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[3][3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][3] is absorbed into DSP softmax_res_reg[3][3].
DSP Report: register mid_res_reg[3][3] is absorbed into DSP softmax_res_reg[3][3].
DSP Report: register softmax_res_reg[3][3] is absorbed into DSP softmax_res_reg[3][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][3] is absorbed into DSP softmax_res_reg[3][3].
DSP Report: register mid_res_reg[3][3] is absorbed into DSP softmax_res_reg[3][3].
DSP Report: register softmax_res_reg[3][3] is absorbed into DSP softmax_res_reg[3][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[5][3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][3] is absorbed into DSP softmax_res_reg[5][3].
DSP Report: register mid_res_reg[5][3] is absorbed into DSP softmax_res_reg[5][3].
DSP Report: register softmax_res_reg[5][3] is absorbed into DSP softmax_res_reg[5][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][3] is absorbed into DSP softmax_res_reg[5][3].
DSP Report: register mid_res_reg[5][3] is absorbed into DSP softmax_res_reg[5][3].
DSP Report: register softmax_res_reg[5][3] is absorbed into DSP softmax_res_reg[5][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[2][5] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][5] is absorbed into DSP softmax_res_reg[2][5].
DSP Report: register mid_res_reg[2][5] is absorbed into DSP softmax_res_reg[2][5].
DSP Report: register softmax_res_reg[2][5] is absorbed into DSP softmax_res_reg[2][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][5] is absorbed into DSP softmax_res_reg[2][5].
DSP Report: register mid_res_reg[2][5] is absorbed into DSP softmax_res_reg[2][5].
DSP Report: register softmax_res_reg[2][5] is absorbed into DSP softmax_res_reg[2][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[1][1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][1] is absorbed into DSP softmax_res_reg[1][1].
DSP Report: register mid_res_reg[1][1] is absorbed into DSP softmax_res_reg[1][1].
DSP Report: register softmax_res_reg[1][1] is absorbed into DSP softmax_res_reg[1][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][1] is absorbed into DSP softmax_res_reg[1][1].
DSP Report: register mid_res_reg[1][1] is absorbed into DSP softmax_res_reg[1][1].
DSP Report: register softmax_res_reg[1][1] is absorbed into DSP softmax_res_reg[1][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[2][0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][0] is absorbed into DSP softmax_res_reg[2][0].
DSP Report: register mid_res_reg[2][0] is absorbed into DSP softmax_res_reg[2][0].
DSP Report: register softmax_res_reg[2][0] is absorbed into DSP softmax_res_reg[2][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][0] is absorbed into DSP softmax_res_reg[2][0].
DSP Report: register mid_res_reg[2][0] is absorbed into DSP softmax_res_reg[2][0].
DSP Report: register softmax_res_reg[2][0] is absorbed into DSP softmax_res_reg[2][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[3][1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][1] is absorbed into DSP softmax_res_reg[3][1].
DSP Report: register mid_res_reg[3][1] is absorbed into DSP softmax_res_reg[3][1].
DSP Report: register softmax_res_reg[3][1] is absorbed into DSP softmax_res_reg[3][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][1] is absorbed into DSP softmax_res_reg[3][1].
DSP Report: register mid_res_reg[3][1] is absorbed into DSP softmax_res_reg[3][1].
DSP Report: register softmax_res_reg[3][1] is absorbed into DSP softmax_res_reg[3][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[4][0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][0] is absorbed into DSP softmax_res_reg[4][0].
DSP Report: register mid_res_reg[4][0] is absorbed into DSP softmax_res_reg[4][0].
DSP Report: register softmax_res_reg[4][0] is absorbed into DSP softmax_res_reg[4][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][0] is absorbed into DSP softmax_res_reg[4][0].
DSP Report: register mid_res_reg[4][0] is absorbed into DSP softmax_res_reg[4][0].
DSP Report: register softmax_res_reg[4][0] is absorbed into DSP softmax_res_reg[4][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[7][0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][0] is absorbed into DSP softmax_res_reg[7][0].
DSP Report: register mid_res_reg[7][0] is absorbed into DSP softmax_res_reg[7][0].
DSP Report: register softmax_res_reg[7][0] is absorbed into DSP softmax_res_reg[7][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][0] is absorbed into DSP softmax_res_reg[7][0].
DSP Report: register mid_res_reg[7][0] is absorbed into DSP softmax_res_reg[7][0].
DSP Report: register softmax_res_reg[7][0] is absorbed into DSP softmax_res_reg[7][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[7][1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][1] is absorbed into DSP softmax_res_reg[7][1].
DSP Report: register mid_res_reg[7][1] is absorbed into DSP softmax_res_reg[7][1].
DSP Report: register softmax_res_reg[7][1] is absorbed into DSP softmax_res_reg[7][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][1] is absorbed into DSP softmax_res_reg[7][1].
DSP Report: register mid_res_reg[7][1] is absorbed into DSP softmax_res_reg[7][1].
DSP Report: register softmax_res_reg[7][1] is absorbed into DSP softmax_res_reg[7][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][1].
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[0][0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][0] is absorbed into DSP softmax_res_reg[0][0].
DSP Report: register mid_res_reg[0][0] is absorbed into DSP softmax_res_reg[0][0].
DSP Report: register softmax_res_reg[0][0] is absorbed into DSP softmax_res_reg[0][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][0] is absorbed into DSP softmax_res_reg[0][0].
DSP Report: register mid_res_reg[0][0] is absorbed into DSP softmax_res_reg[0][0].
DSP Report: register softmax_res_reg[0][0] is absorbed into DSP softmax_res_reg[0][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[0][2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][2] is absorbed into DSP softmax_res_reg[0][2].
DSP Report: register mid_res_reg[0][2] is absorbed into DSP softmax_res_reg[0][2].
DSP Report: register softmax_res_reg[0][2] is absorbed into DSP softmax_res_reg[0][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][2] is absorbed into DSP softmax_res_reg[0][2].
DSP Report: register mid_res_reg[0][2] is absorbed into DSP softmax_res_reg[0][2].
DSP Report: register softmax_res_reg[0][2] is absorbed into DSP softmax_res_reg[0][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[1][0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][0] is absorbed into DSP softmax_res_reg[1][0].
DSP Report: register mid_res_reg[1][0] is absorbed into DSP softmax_res_reg[1][0].
DSP Report: register softmax_res_reg[1][0] is absorbed into DSP softmax_res_reg[1][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][0] is absorbed into DSP softmax_res_reg[1][0].
DSP Report: register mid_res_reg[1][0] is absorbed into DSP softmax_res_reg[1][0].
DSP Report: register softmax_res_reg[1][0] is absorbed into DSP softmax_res_reg[1][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[2][2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][2] is absorbed into DSP softmax_res_reg[2][2].
DSP Report: register mid_res_reg[2][2] is absorbed into DSP softmax_res_reg[2][2].
DSP Report: register softmax_res_reg[2][2] is absorbed into DSP softmax_res_reg[2][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][2] is absorbed into DSP softmax_res_reg[2][2].
DSP Report: register mid_res_reg[2][2] is absorbed into DSP softmax_res_reg[2][2].
DSP Report: register softmax_res_reg[2][2] is absorbed into DSP softmax_res_reg[2][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[3][0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][0] is absorbed into DSP softmax_res_reg[3][0].
DSP Report: register mid_res_reg[3][0] is absorbed into DSP softmax_res_reg[3][0].
DSP Report: register softmax_res_reg[3][0] is absorbed into DSP softmax_res_reg[3][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][0] is absorbed into DSP softmax_res_reg[3][0].
DSP Report: register mid_res_reg[3][0] is absorbed into DSP softmax_res_reg[3][0].
DSP Report: register softmax_res_reg[3][0] is absorbed into DSP softmax_res_reg[3][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[3][2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][2] is absorbed into DSP softmax_res_reg[3][2].
DSP Report: register mid_res_reg[3][2] is absorbed into DSP softmax_res_reg[3][2].
DSP Report: register softmax_res_reg[3][2] is absorbed into DSP softmax_res_reg[3][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][2] is absorbed into DSP softmax_res_reg[3][2].
DSP Report: register mid_res_reg[3][2] is absorbed into DSP softmax_res_reg[3][2].
DSP Report: register softmax_res_reg[3][2] is absorbed into DSP softmax_res_reg[3][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[5][0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][0] is absorbed into DSP softmax_res_reg[5][0].
DSP Report: register mid_res_reg[5][0] is absorbed into DSP softmax_res_reg[5][0].
DSP Report: register softmax_res_reg[5][0] is absorbed into DSP softmax_res_reg[5][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][0] is absorbed into DSP softmax_res_reg[5][0].
DSP Report: register mid_res_reg[5][0] is absorbed into DSP softmax_res_reg[5][0].
DSP Report: register softmax_res_reg[5][0] is absorbed into DSP softmax_res_reg[5][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[5][2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][2] is absorbed into DSP softmax_res_reg[5][2].
DSP Report: register mid_res_reg[5][2] is absorbed into DSP softmax_res_reg[5][2].
DSP Report: register softmax_res_reg[5][2] is absorbed into DSP softmax_res_reg[5][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][2] is absorbed into DSP softmax_res_reg[5][2].
DSP Report: register mid_res_reg[5][2] is absorbed into DSP softmax_res_reg[5][2].
DSP Report: register softmax_res_reg[5][2] is absorbed into DSP softmax_res_reg[5][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[6][0] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][0] is absorbed into DSP softmax_res_reg[6][0].
DSP Report: register mid_res_reg[6][0] is absorbed into DSP softmax_res_reg[6][0].
DSP Report: register softmax_res_reg[6][0] is absorbed into DSP softmax_res_reg[6][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][0], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][0] is absorbed into DSP softmax_res_reg[6][0].
DSP Report: register mid_res_reg[6][0] is absorbed into DSP softmax_res_reg[6][0].
DSP Report: register softmax_res_reg[6][0] is absorbed into DSP softmax_res_reg[6][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][0].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][0].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[6][1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][1] is absorbed into DSP softmax_res_reg[6][1].
DSP Report: register mid_res_reg[6][1] is absorbed into DSP softmax_res_reg[6][1].
DSP Report: register softmax_res_reg[6][1] is absorbed into DSP softmax_res_reg[6][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][1] is absorbed into DSP softmax_res_reg[6][1].
DSP Report: register mid_res_reg[6][1] is absorbed into DSP softmax_res_reg[6][1].
DSP Report: register softmax_res_reg[6][1] is absorbed into DSP softmax_res_reg[6][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[6][2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][2] is absorbed into DSP softmax_res_reg[6][2].
DSP Report: register mid_res_reg[6][2] is absorbed into DSP softmax_res_reg[6][2].
DSP Report: register softmax_res_reg[6][2] is absorbed into DSP softmax_res_reg[6][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][2] is absorbed into DSP softmax_res_reg[6][2].
DSP Report: register mid_res_reg[6][2] is absorbed into DSP softmax_res_reg[6][2].
DSP Report: register softmax_res_reg[6][2] is absorbed into DSP softmax_res_reg[6][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[6][3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][3] is absorbed into DSP softmax_res_reg[6][3].
DSP Report: register mid_res_reg[6][3] is absorbed into DSP softmax_res_reg[6][3].
DSP Report: register softmax_res_reg[6][3] is absorbed into DSP softmax_res_reg[6][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][3] is absorbed into DSP softmax_res_reg[6][3].
DSP Report: register mid_res_reg[6][3] is absorbed into DSP softmax_res_reg[6][3].
DSP Report: register softmax_res_reg[6][3] is absorbed into DSP softmax_res_reg[6][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[0][5] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][5] is absorbed into DSP softmax_res_reg[0][5].
DSP Report: register mid_res_reg[0][5] is absorbed into DSP softmax_res_reg[0][5].
DSP Report: register softmax_res_reg[0][5] is absorbed into DSP softmax_res_reg[0][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][5] is absorbed into DSP softmax_res_reg[0][5].
DSP Report: register mid_res_reg[0][5] is absorbed into DSP softmax_res_reg[0][5].
DSP Report: register softmax_res_reg[0][5] is absorbed into DSP softmax_res_reg[0][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[3][5] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][5] is absorbed into DSP softmax_res_reg[3][5].
DSP Report: register mid_res_reg[3][5] is absorbed into DSP softmax_res_reg[3][5].
DSP Report: register softmax_res_reg[3][5] is absorbed into DSP softmax_res_reg[3][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][5] is absorbed into DSP softmax_res_reg[3][5].
DSP Report: register mid_res_reg[3][5] is absorbed into DSP softmax_res_reg[3][5].
DSP Report: register softmax_res_reg[3][5] is absorbed into DSP softmax_res_reg[3][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[4][5] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][5] is absorbed into DSP softmax_res_reg[4][5].
DSP Report: register mid_res_reg[4][5] is absorbed into DSP softmax_res_reg[4][5].
DSP Report: register softmax_res_reg[4][5] is absorbed into DSP softmax_res_reg[4][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][5] is absorbed into DSP softmax_res_reg[4][5].
DSP Report: register mid_res_reg[4][5] is absorbed into DSP softmax_res_reg[4][5].
DSP Report: register softmax_res_reg[4][5] is absorbed into DSP softmax_res_reg[4][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[6][5] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][5] is absorbed into DSP softmax_res_reg[6][5].
DSP Report: register mid_res_reg[6][5] is absorbed into DSP softmax_res_reg[6][5].
DSP Report: register softmax_res_reg[6][5] is absorbed into DSP softmax_res_reg[6][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][5] is absorbed into DSP softmax_res_reg[6][5].
DSP Report: register mid_res_reg[6][5] is absorbed into DSP softmax_res_reg[6][5].
DSP Report: register softmax_res_reg[6][5] is absorbed into DSP softmax_res_reg[6][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[3][7] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][7] is absorbed into DSP softmax_res_reg[3][7].
DSP Report: register mid_res_reg[3][7] is absorbed into DSP softmax_res_reg[3][7].
DSP Report: register softmax_res_reg[3][7] is absorbed into DSP softmax_res_reg[3][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][7] is absorbed into DSP softmax_res_reg[3][7].
DSP Report: register mid_res_reg[3][7] is absorbed into DSP softmax_res_reg[3][7].
DSP Report: register softmax_res_reg[3][7] is absorbed into DSP softmax_res_reg[3][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[5][7] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][7] is absorbed into DSP softmax_res_reg[5][7].
DSP Report: register mid_res_reg[5][7] is absorbed into DSP softmax_res_reg[5][7].
DSP Report: register softmax_res_reg[5][7] is absorbed into DSP softmax_res_reg[5][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][7] is absorbed into DSP softmax_res_reg[5][7].
DSP Report: register mid_res_reg[5][7] is absorbed into DSP softmax_res_reg[5][7].
DSP Report: register softmax_res_reg[5][7] is absorbed into DSP softmax_res_reg[5][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][7].
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[4][1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][1] is absorbed into DSP softmax_res_reg[4][1].
DSP Report: register mid_res_reg[4][1] is absorbed into DSP softmax_res_reg[4][1].
DSP Report: register softmax_res_reg[4][1] is absorbed into DSP softmax_res_reg[4][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][1] is absorbed into DSP softmax_res_reg[4][1].
DSP Report: register mid_res_reg[4][1] is absorbed into DSP softmax_res_reg[4][1].
DSP Report: register softmax_res_reg[4][1] is absorbed into DSP softmax_res_reg[4][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[5][1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][1] is absorbed into DSP softmax_res_reg[5][1].
DSP Report: register mid_res_reg[5][1] is absorbed into DSP softmax_res_reg[5][1].
DSP Report: register softmax_res_reg[5][1] is absorbed into DSP softmax_res_reg[5][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][1] is absorbed into DSP softmax_res_reg[5][1].
DSP Report: register mid_res_reg[5][1] is absorbed into DSP softmax_res_reg[5][1].
DSP Report: register softmax_res_reg[5][1] is absorbed into DSP softmax_res_reg[5][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[1][2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][2] is absorbed into DSP softmax_res_reg[1][2].
DSP Report: register mid_res_reg[1][2] is absorbed into DSP softmax_res_reg[1][2].
DSP Report: register softmax_res_reg[1][2] is absorbed into DSP softmax_res_reg[1][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][2] is absorbed into DSP softmax_res_reg[1][2].
DSP Report: register mid_res_reg[1][2] is absorbed into DSP softmax_res_reg[1][2].
DSP Report: register softmax_res_reg[1][2] is absorbed into DSP softmax_res_reg[1][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[4][2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][2] is absorbed into DSP softmax_res_reg[4][2].
DSP Report: register mid_res_reg[4][2] is absorbed into DSP softmax_res_reg[4][2].
DSP Report: register softmax_res_reg[4][2] is absorbed into DSP softmax_res_reg[4][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][2] is absorbed into DSP softmax_res_reg[4][2].
DSP Report: register mid_res_reg[4][2] is absorbed into DSP softmax_res_reg[4][2].
DSP Report: register softmax_res_reg[4][2] is absorbed into DSP softmax_res_reg[4][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[7][2] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][2] is absorbed into DSP softmax_res_reg[7][2].
DSP Report: register mid_res_reg[7][2] is absorbed into DSP softmax_res_reg[7][2].
DSP Report: register softmax_res_reg[7][2] is absorbed into DSP softmax_res_reg[7][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][2].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][2], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][2] is absorbed into DSP softmax_res_reg[7][2].
DSP Report: register mid_res_reg[7][2] is absorbed into DSP softmax_res_reg[7][2].
DSP Report: register softmax_res_reg[7][2] is absorbed into DSP softmax_res_reg[7][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][2].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][2].
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [C:/Mac/Home/Documents/codes/verilog/attention_project/attention/pe_8x8_top.v:183]
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[7][5] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][5] is absorbed into DSP softmax_res_reg[7][5].
DSP Report: register mid_res_reg[7][5] is absorbed into DSP softmax_res_reg[7][5].
DSP Report: register softmax_res_reg[7][5] is absorbed into DSP softmax_res_reg[7][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][5] is absorbed into DSP softmax_res_reg[7][5].
DSP Report: register mid_res_reg[7][5] is absorbed into DSP softmax_res_reg[7][5].
DSP Report: register softmax_res_reg[7][5] is absorbed into DSP softmax_res_reg[7][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[1][5] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][5] is absorbed into DSP softmax_res_reg[1][5].
DSP Report: register mid_res_reg[1][5] is absorbed into DSP softmax_res_reg[1][5].
DSP Report: register softmax_res_reg[1][5] is absorbed into DSP softmax_res_reg[1][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][5] is absorbed into DSP softmax_res_reg[1][5].
DSP Report: register mid_res_reg[1][5] is absorbed into DSP softmax_res_reg[1][5].
DSP Report: register softmax_res_reg[1][5] is absorbed into DSP softmax_res_reg[1][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[5][5] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][5] is absorbed into DSP softmax_res_reg[5][5].
DSP Report: register mid_res_reg[5][5] is absorbed into DSP softmax_res_reg[5][5].
DSP Report: register softmax_res_reg[5][5] is absorbed into DSP softmax_res_reg[5][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][5], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][5] is absorbed into DSP softmax_res_reg[5][5].
DSP Report: register mid_res_reg[5][5] is absorbed into DSP softmax_res_reg[5][5].
DSP Report: register softmax_res_reg[5][5] is absorbed into DSP softmax_res_reg[5][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][5].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][5].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[0][6] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][6] is absorbed into DSP softmax_res_reg[0][6].
DSP Report: register mid_res_reg[0][6] is absorbed into DSP softmax_res_reg[0][6].
DSP Report: register softmax_res_reg[0][6] is absorbed into DSP softmax_res_reg[0][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][6] is absorbed into DSP softmax_res_reg[0][6].
DSP Report: register mid_res_reg[0][6] is absorbed into DSP softmax_res_reg[0][6].
DSP Report: register softmax_res_reg[0][6] is absorbed into DSP softmax_res_reg[0][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[1][6] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][6] is absorbed into DSP softmax_res_reg[1][6].
DSP Report: register mid_res_reg[1][6] is absorbed into DSP softmax_res_reg[1][6].
DSP Report: register softmax_res_reg[1][6] is absorbed into DSP softmax_res_reg[1][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][6] is absorbed into DSP softmax_res_reg[1][6].
DSP Report: register mid_res_reg[1][6] is absorbed into DSP softmax_res_reg[1][6].
DSP Report: register softmax_res_reg[1][6] is absorbed into DSP softmax_res_reg[1][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[2][6] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][6] is absorbed into DSP softmax_res_reg[2][6].
DSP Report: register mid_res_reg[2][6] is absorbed into DSP softmax_res_reg[2][6].
DSP Report: register softmax_res_reg[2][6] is absorbed into DSP softmax_res_reg[2][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][6] is absorbed into DSP softmax_res_reg[2][6].
DSP Report: register mid_res_reg[2][6] is absorbed into DSP softmax_res_reg[2][6].
DSP Report: register softmax_res_reg[2][6] is absorbed into DSP softmax_res_reg[2][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[3][6] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][6] is absorbed into DSP softmax_res_reg[3][6].
DSP Report: register mid_res_reg[3][6] is absorbed into DSP softmax_res_reg[3][6].
DSP Report: register softmax_res_reg[3][6] is absorbed into DSP softmax_res_reg[3][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[3][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[3][6] is absorbed into DSP softmax_res_reg[3][6].
DSP Report: register mid_res_reg[3][6] is absorbed into DSP softmax_res_reg[3][6].
DSP Report: register softmax_res_reg[3][6] is absorbed into DSP softmax_res_reg[3][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[3][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[4][6] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][6] is absorbed into DSP softmax_res_reg[4][6].
DSP Report: register mid_res_reg[4][6] is absorbed into DSP softmax_res_reg[4][6].
DSP Report: register softmax_res_reg[4][6] is absorbed into DSP softmax_res_reg[4][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][6] is absorbed into DSP softmax_res_reg[4][6].
DSP Report: register mid_res_reg[4][6] is absorbed into DSP softmax_res_reg[4][6].
DSP Report: register softmax_res_reg[4][6] is absorbed into DSP softmax_res_reg[4][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[5][6] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][6] is absorbed into DSP softmax_res_reg[5][6].
DSP Report: register mid_res_reg[5][6] is absorbed into DSP softmax_res_reg[5][6].
DSP Report: register softmax_res_reg[5][6] is absorbed into DSP softmax_res_reg[5][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[5][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[5][6] is absorbed into DSP softmax_res_reg[5][6].
DSP Report: register mid_res_reg[5][6] is absorbed into DSP softmax_res_reg[5][6].
DSP Report: register softmax_res_reg[5][6] is absorbed into DSP softmax_res_reg[5][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[5][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[6][6] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][6] is absorbed into DSP softmax_res_reg[6][6].
DSP Report: register mid_res_reg[6][6] is absorbed into DSP softmax_res_reg[6][6].
DSP Report: register softmax_res_reg[6][6] is absorbed into DSP softmax_res_reg[6][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][6] is absorbed into DSP softmax_res_reg[6][6].
DSP Report: register mid_res_reg[6][6] is absorbed into DSP softmax_res_reg[6][6].
DSP Report: register softmax_res_reg[6][6] is absorbed into DSP softmax_res_reg[6][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[7][6] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][6] is absorbed into DSP softmax_res_reg[7][6].
DSP Report: register mid_res_reg[7][6] is absorbed into DSP softmax_res_reg[7][6].
DSP Report: register softmax_res_reg[7][6] is absorbed into DSP softmax_res_reg[7][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][6], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][6] is absorbed into DSP softmax_res_reg[7][6].
DSP Report: register mid_res_reg[7][6] is absorbed into DSP softmax_res_reg[7][6].
DSP Report: register softmax_res_reg[7][6] is absorbed into DSP softmax_res_reg[7][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][6].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][6].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[0][7] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][7] is absorbed into DSP softmax_res_reg[0][7].
DSP Report: register mid_res_reg[0][7] is absorbed into DSP softmax_res_reg[0][7].
DSP Report: register softmax_res_reg[0][7] is absorbed into DSP softmax_res_reg[0][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][7] is absorbed into DSP softmax_res_reg[0][7].
DSP Report: register mid_res_reg[0][7] is absorbed into DSP softmax_res_reg[0][7].
DSP Report: register softmax_res_reg[0][7] is absorbed into DSP softmax_res_reg[0][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[1][7] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][7] is absorbed into DSP softmax_res_reg[1][7].
DSP Report: register mid_res_reg[1][7] is absorbed into DSP softmax_res_reg[1][7].
DSP Report: register softmax_res_reg[1][7] is absorbed into DSP softmax_res_reg[1][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][7] is absorbed into DSP softmax_res_reg[1][7].
DSP Report: register mid_res_reg[1][7] is absorbed into DSP softmax_res_reg[1][7].
DSP Report: register softmax_res_reg[1][7] is absorbed into DSP softmax_res_reg[1][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[2][7] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][7] is absorbed into DSP softmax_res_reg[2][7].
DSP Report: register mid_res_reg[2][7] is absorbed into DSP softmax_res_reg[2][7].
DSP Report: register softmax_res_reg[2][7] is absorbed into DSP softmax_res_reg[2][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][7] is absorbed into DSP softmax_res_reg[2][7].
DSP Report: register mid_res_reg[2][7] is absorbed into DSP softmax_res_reg[2][7].
DSP Report: register softmax_res_reg[2][7] is absorbed into DSP softmax_res_reg[2][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[0][4] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][4] is absorbed into DSP softmax_res_reg[0][4].
DSP Report: register mid_res_reg[0][4] is absorbed into DSP softmax_res_reg[0][4].
DSP Report: register softmax_res_reg[0][4] is absorbed into DSP softmax_res_reg[0][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][4] is absorbed into DSP softmax_res_reg[0][4].
DSP Report: register mid_res_reg[0][4] is absorbed into DSP softmax_res_reg[0][4].
DSP Report: register softmax_res_reg[0][4] is absorbed into DSP softmax_res_reg[0][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[1][4] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][4] is absorbed into DSP softmax_res_reg[1][4].
DSP Report: register mid_res_reg[1][4] is absorbed into DSP softmax_res_reg[1][4].
DSP Report: register softmax_res_reg[1][4] is absorbed into DSP softmax_res_reg[1][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[1][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[1][4] is absorbed into DSP softmax_res_reg[1][4].
DSP Report: register mid_res_reg[1][4] is absorbed into DSP softmax_res_reg[1][4].
DSP Report: register softmax_res_reg[1][4] is absorbed into DSP softmax_res_reg[1][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[1][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[2][4] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][4] is absorbed into DSP softmax_res_reg[2][4].
DSP Report: register mid_res_reg[2][4] is absorbed into DSP softmax_res_reg[2][4].
DSP Report: register softmax_res_reg[2][4] is absorbed into DSP softmax_res_reg[2][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][4] is absorbed into DSP softmax_res_reg[2][4].
DSP Report: register mid_res_reg[2][4] is absorbed into DSP softmax_res_reg[2][4].
DSP Report: register softmax_res_reg[2][4] is absorbed into DSP softmax_res_reg[2][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[4][4] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][4] is absorbed into DSP softmax_res_reg[4][4].
DSP Report: register mid_res_reg[4][4] is absorbed into DSP softmax_res_reg[4][4].
DSP Report: register softmax_res_reg[4][4] is absorbed into DSP softmax_res_reg[4][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][4] is absorbed into DSP softmax_res_reg[4][4].
DSP Report: register mid_res_reg[4][4] is absorbed into DSP softmax_res_reg[4][4].
DSP Report: register softmax_res_reg[4][4] is absorbed into DSP softmax_res_reg[4][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[6][4] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][4] is absorbed into DSP softmax_res_reg[6][4].
DSP Report: register mid_res_reg[6][4] is absorbed into DSP softmax_res_reg[6][4].
DSP Report: register softmax_res_reg[6][4] is absorbed into DSP softmax_res_reg[6][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][4], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][4] is absorbed into DSP softmax_res_reg[6][4].
DSP Report: register mid_res_reg[6][4] is absorbed into DSP softmax_res_reg[6][4].
DSP Report: register softmax_res_reg[6][4] is absorbed into DSP softmax_res_reg[6][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][4].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][4].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[4][7] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][7] is absorbed into DSP softmax_res_reg[4][7].
DSP Report: register mid_res_reg[4][7] is absorbed into DSP softmax_res_reg[4][7].
DSP Report: register softmax_res_reg[4][7] is absorbed into DSP softmax_res_reg[4][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][7] is absorbed into DSP softmax_res_reg[4][7].
DSP Report: register mid_res_reg[4][7] is absorbed into DSP softmax_res_reg[4][7].
DSP Report: register softmax_res_reg[4][7] is absorbed into DSP softmax_res_reg[4][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[6][7] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][7] is absorbed into DSP softmax_res_reg[6][7].
DSP Report: register mid_res_reg[6][7] is absorbed into DSP softmax_res_reg[6][7].
DSP Report: register softmax_res_reg[6][7] is absorbed into DSP softmax_res_reg[6][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[6][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[6][7] is absorbed into DSP softmax_res_reg[6][7].
DSP Report: register mid_res_reg[6][7] is absorbed into DSP softmax_res_reg[6][7].
DSP Report: register softmax_res_reg[6][7] is absorbed into DSP softmax_res_reg[6][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[6][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[7][7] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][7] is absorbed into DSP softmax_res_reg[7][7].
DSP Report: register mid_res_reg[7][7] is absorbed into DSP softmax_res_reg[7][7].
DSP Report: register softmax_res_reg[7][7] is absorbed into DSP softmax_res_reg[7][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][7], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][7] is absorbed into DSP softmax_res_reg[7][7].
DSP Report: register mid_res_reg[7][7] is absorbed into DSP softmax_res_reg[7][7].
DSP Report: register softmax_res_reg[7][7] is absorbed into DSP softmax_res_reg[7][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][7].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][7].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[7][3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][3] is absorbed into DSP softmax_res_reg[7][3].
DSP Report: register mid_res_reg[7][3] is absorbed into DSP softmax_res_reg[7][3].
DSP Report: register softmax_res_reg[7][3] is absorbed into DSP softmax_res_reg[7][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[7][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[7][3] is absorbed into DSP softmax_res_reg[7][3].
DSP Report: register mid_res_reg[7][3] is absorbed into DSP softmax_res_reg[7][3].
DSP Report: register softmax_res_reg[7][3] is absorbed into DSP softmax_res_reg[7][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[7][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[4][3] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][3] is absorbed into DSP softmax_res_reg[4][3].
DSP Report: register mid_res_reg[4][3] is absorbed into DSP softmax_res_reg[4][3].
DSP Report: register softmax_res_reg[4][3] is absorbed into DSP softmax_res_reg[4][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[4][3], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[4][3] is absorbed into DSP softmax_res_reg[4][3].
DSP Report: register mid_res_reg[4][3] is absorbed into DSP softmax_res_reg[4][3].
DSP Report: register softmax_res_reg[4][3] is absorbed into DSP softmax_res_reg[4][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][3].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[4][3].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[2][1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][1] is absorbed into DSP softmax_res_reg[2][1].
DSP Report: register mid_res_reg[2][1] is absorbed into DSP softmax_res_reg[2][1].
DSP Report: register softmax_res_reg[2][1] is absorbed into DSP softmax_res_reg[2][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[2][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[2][1] is absorbed into DSP softmax_res_reg[2][1].
DSP Report: register mid_res_reg[2][1] is absorbed into DSP softmax_res_reg[2][1].
DSP Report: register softmax_res_reg[2][1] is absorbed into DSP softmax_res_reg[2][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[2][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register mid_res_reg[0][1] is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][1] is absorbed into DSP softmax_res_reg[0][1].
DSP Report: register mid_res_reg[0][1] is absorbed into DSP softmax_res_reg[0][1].
DSP Report: register softmax_res_reg[0][1] is absorbed into DSP softmax_res_reg[0][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][1].
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B2.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP softmax_res_reg[0][1], operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register softmax_res_reg[0][1] is absorbed into DSP softmax_res_reg[0][1].
DSP Report: register mid_res_reg[0][1] is absorbed into DSP softmax_res_reg[0][1].
DSP Report: register softmax_res_reg[0][1] is absorbed into DSP softmax_res_reg[0][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][1].
DSP Report: operator p_0_out is absorbed into DSP softmax_res_reg[0][1].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:30 . Memory (MB): peak = 1457.723 ; gain = 519.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe          | C+A*B            | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pe_8x8_top  | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_8x8_top  | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |pe_8x8_top__GB0 |           1|     15847|
|2     |pe_8x8_top__GB1 |           1|      5371|
|3     |pe_8x8_top__GB2 |           1|      8548|
|4     |pe_8x8_top__GB3 |           1|     10973|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:08 ; elapsed = 00:03:16 . Memory (MB): peak = 1466.738 ; gain = 528.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:18 ; elapsed = 00:05:30 . Memory (MB): peak = 1663.852 ; gain = 725.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |pe_8x8_top_GT0 |           1|     40739|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `FindMin__5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `FindMin__5' done


INFO: [Synth 8-5816] Retiming module `FindMin__6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `FindMin__6' done


INFO: [Synth 8-5816] Retiming module `FindMin__7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `FindMin__7' done


INFO: [Synth 8-5816] Retiming module `FindMin`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `FindMin' done


INFO: [Synth 8-5816] Retiming module `pe__1`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__1' done


INFO: [Synth 8-5816] Retiming module `pe__2`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__2' done


INFO: [Synth 8-5816] Retiming module `pe__3`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__3' done


INFO: [Synth 8-5816] Retiming module `pe__4`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__4' done


INFO: [Synth 8-5816] Retiming module `pe__5`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__5' done


INFO: [Synth 8-5816] Retiming module `pe__6`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__6' done


INFO: [Synth 8-5816] Retiming module `pe__7`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__7' done


INFO: [Synth 8-5816] Retiming module `pe__8`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__8' done


INFO: [Synth 8-5816] Retiming module `pe__9`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__9' done


INFO: [Synth 8-5816] Retiming module `pe__10`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__10' done


INFO: [Synth 8-5816] Retiming module `pe__11`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__11' done


INFO: [Synth 8-5816] Retiming module `pe__12`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__12' done


INFO: [Synth 8-5816] Retiming module `pe__13`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__13' done


INFO: [Synth 8-5816] Retiming module `pe__14`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__14' done


INFO: [Synth 8-5816] Retiming module `pe__15`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__15' done


INFO: [Synth 8-5816] Retiming module `pe__16`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__16' done


INFO: [Synth 8-5816] Retiming module `pe__17`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__17' done


INFO: [Synth 8-5816] Retiming module `pe__18`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__18' done


INFO: [Synth 8-5816] Retiming module `pe__19`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__19' done


INFO: [Synth 8-5816] Retiming module `pe__20`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__20' done


INFO: [Synth 8-5816] Retiming module `pe__21`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__21' done


INFO: [Synth 8-5816] Retiming module `pe__22`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__22' done


INFO: [Synth 8-5816] Retiming module `pe__23`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__23' done


INFO: [Synth 8-5816] Retiming module `pe__24`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__24' done


INFO: [Synth 8-5816] Retiming module `pe__25`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__25' done


INFO: [Synth 8-5816] Retiming module `pe__26`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__26' done


INFO: [Synth 8-5816] Retiming module `pe__27`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__27' done


INFO: [Synth 8-5816] Retiming module `pe__28`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__28' done


INFO: [Synth 8-5816] Retiming module `pe__29`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__29' done


INFO: [Synth 8-5816] Retiming module `pe__30`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__30' done


INFO: [Synth 8-5816] Retiming module `pe__31`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__31' done


INFO: [Synth 8-5816] Retiming module `pe__32`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__32' done


INFO: [Synth 8-5816] Retiming module `pe__33`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__33' done


INFO: [Synth 8-5816] Retiming module `pe__34`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__34' done


INFO: [Synth 8-5816] Retiming module `pe__35`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__35' done


INFO: [Synth 8-5816] Retiming module `pe__36`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__36' done


INFO: [Synth 8-5816] Retiming module `pe__37`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__37' done


INFO: [Synth 8-5816] Retiming module `pe__38`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__38' done


INFO: [Synth 8-5816] Retiming module `pe__39`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__39' done


INFO: [Synth 8-5816] Retiming module `pe__40`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__40' done


INFO: [Synth 8-5816] Retiming module `pe__41`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__41' done


INFO: [Synth 8-5816] Retiming module `pe__42`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__42' done


INFO: [Synth 8-5816] Retiming module `pe__43`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__43' done


INFO: [Synth 8-5816] Retiming module `pe__44`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__44' done


INFO: [Synth 8-5816] Retiming module `pe__45`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__45' done


INFO: [Synth 8-5816] Retiming module `pe__46`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `pe__46' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Mac/Home/Desktop/project_1/project_1.srcs/sources_1/imports/attention/pe.v:20]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:47 ; elapsed = 00:07:02 . Memory (MB): peak = 1749.184 ; gain = 810.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated clock conversion will not work if '-flatten_hierarchy none' switch to synth_design is specified.
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:12 ; elapsed = 00:07:27 . Memory (MB): peak = 1749.184 ; gain = 810.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:13 ; elapsed = 00:07:27 . Memory (MB): peak = 1749.184 ; gain = 810.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:30 ; elapsed = 00:07:45 . Memory (MB): peak = 1749.184 ; gain = 810.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |  1264|
|3     |DSP48E1   |    64|
|4     |DSP48E1_1 |   128|
|5     |DSP48E1_2 |   128|
|6     |LUT1      |    74|
|7     |LUT2      |  6586|
|8     |LUT3      |  1038|
|9     |LUT4      |  1298|
|10    |LUT5      |   539|
|11    |LUT6      |  1988|
|12    |MUXF7     |   112|
|13    |FDCE      |  6080|
|14    |FDRE      |  6739|
|15    |IBUF      |  1539|
|16    |OBUF      |   513|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------+------+
|      |Instance                               |Module         |Cells |
+------+---------------------------------------+---------------+------+
|1     |top                                    |               | 28091|
|2     |  \genblk1[7].min                      |FindMin__5     |   492|
|3     |  \genblk1[6].min                      |FindMin__6     |   492|
|4     |  \genblk1[5].min                      |FindMin__7     |   492|
|5     |  \genblk1[4].min                      |FindMin        |   492|
|6     |  cluster                              |pe_8x8_cluster | 10370|
|7     |    pe_00                              |pe__1          |   140|
|8     |    \genblk3[1].pe_0i                  |pe__2          |   140|
|9     |    \genblk3[2].pe_0i                  |pe__3          |   140|
|10    |    \genblk3[3].pe_0i                  |pe__4          |   140|
|11    |    \genblk3[4].pe_0i                  |pe__5          |   140|
|12    |    \genblk3[5].pe_0i                  |pe__6          |   140|
|13    |    \genblk3[6].pe_0i                  |pe__7          |   140|
|14    |    \genblk3[7].pe_0i                  |pe__8          |   108|
|15    |    \genblk4[1].pe_i0                  |pe__9          |   140|
|16    |    \genblk4[2].pe_i0                  |pe__10         |   140|
|17    |    \genblk4[3].pe_i0                  |pe__11         |   140|
|18    |    \genblk4[4].pe_i0                  |pe__12         |   140|
|19    |    \genblk4[5].pe_i0                  |pe__13         |   140|
|20    |    \genblk4[6].pe_i0                  |pe__14         |   140|
|21    |    \genblk4[7].pe_i0                  |pe__15         |   108|
|22    |    \genblk5[1].genblk1[1].pe_general  |pe__16         |   140|
|23    |    \genblk5[1].genblk1[2].pe_general  |pe__17         |   140|
|24    |    \genblk5[1].genblk1[3].pe_general  |pe__18         |   140|
|25    |    \genblk5[1].genblk1[4].pe_general  |pe__19         |   140|
|26    |    \genblk5[1].genblk1[5].pe_general  |pe__20         |   140|
|27    |    \genblk5[1].genblk1[6].pe_general  |pe__21         |   140|
|28    |    \genblk5[1].genblk1[7].pe_general  |pe__22         |   108|
|29    |    \genblk5[2].genblk1[1].pe_general  |pe__23         |   140|
|30    |    \genblk5[2].genblk1[2].pe_general  |pe__24         |   140|
|31    |    \genblk5[2].genblk1[3].pe_general  |pe__25         |   140|
|32    |    \genblk5[2].genblk1[4].pe_general  |pe__26         |   140|
|33    |    \genblk5[2].genblk1[5].pe_general  |pe__27         |   140|
|34    |    \genblk5[2].genblk1[6].pe_general  |pe__28         |   140|
|35    |    \genblk5[2].genblk1[7].pe_general  |pe__29         |   108|
|36    |    \genblk5[3].genblk1[1].pe_general  |pe__30         |   140|
|37    |    \genblk5[3].genblk1[2].pe_general  |pe__31         |   140|
|38    |    \genblk5[3].genblk1[3].pe_general  |pe__32         |   140|
|39    |    \genblk5[3].genblk1[4].pe_general  |pe__33         |   140|
|40    |    \genblk5[3].genblk1[5].pe_general  |pe__34         |   140|
|41    |    \genblk5[3].genblk1[6].pe_general  |pe__35         |   140|
|42    |    \genblk5[3].genblk1[7].pe_general  |pe__36         |   108|
|43    |    \genblk5[4].genblk1[1].pe_general  |pe__37         |   140|
|44    |    \genblk5[4].genblk1[2].pe_general  |pe__38         |   140|
|45    |    \genblk5[4].genblk1[3].pe_general  |pe__39         |   140|
|46    |    \genblk5[4].genblk1[4].pe_general  |pe__40         |   140|
|47    |    \genblk5[4].genblk1[5].pe_general  |pe__41         |   140|
|48    |    \genblk5[4].genblk1[6].pe_general  |pe__42         |   140|
|49    |    \genblk5[4].genblk1[7].pe_general  |pe__43         |   108|
|50    |    \genblk5[5].genblk1[1].pe_general  |pe__44         |   140|
|51    |    \genblk5[5].genblk1[2].pe_general  |pe__45         |   140|
|52    |    \genblk5[5].genblk1[3].pe_general  |pe__46         |   140|
|53    |    \genblk5[5].genblk1[4].pe_general  |pe__47         |   140|
|54    |    \genblk5[5].genblk1[5].pe_general  |pe__48         |   140|
|55    |    \genblk5[5].genblk1[6].pe_general  |pe__49         |   140|
|56    |    \genblk5[5].genblk1[7].pe_general  |pe__50         |   108|
|57    |    \genblk5[6].genblk1[1].pe_general  |pe__51         |   140|
|58    |    \genblk5[6].genblk1[2].pe_general  |pe__52         |   140|
|59    |    \genblk5[6].genblk1[3].pe_general  |pe__53         |   140|
|60    |    \genblk5[6].genblk1[4].pe_general  |pe__54         |   140|
|61    |    \genblk5[6].genblk1[5].pe_general  |pe__55         |   140|
|62    |    \genblk5[6].genblk1[6].pe_general  |pe__56         |   140|
|63    |    \genblk5[6].genblk1[7].pe_general  |pe__57         |   108|
|64    |    \genblk5[7].genblk1[1].pe_general  |pe__58         |   108|
|65    |    \genblk5[7].genblk1[2].pe_general  |pe__59         |   108|
|66    |    \genblk5[7].genblk1[3].pe_general  |pe__60         |   108|
|67    |    \genblk5[7].genblk1[4].pe_general  |pe__61         |   108|
|68    |    \genblk5[7].genblk1[5].pe_general  |pe__62         |   108|
|69    |    \genblk5[7].genblk1[6].pe_general  |pe__63         |   108|
|70    |    \genblk5[7].genblk1[7].pe_general  |pe             |    76|
|71    |  \genblk1[3].min                      |FindMin__1     |   492|
|72    |  \genblk1[2].min                      |FindMin__2     |   492|
|73    |  \genblk1[1].min                      |FindMin__3     |   492|
|74    |  \genblk1[0].min                      |FindMin__4     |   492|
+------+---------------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:30 ; elapsed = 00:07:45 . Memory (MB): peak = 1749.184 ; gain = 810.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:51 ; elapsed = 00:07:26 . Memory (MB): peak = 1749.184 ; gain = 645.945
Synthesis Optimization Complete : Time (s): cpu = 00:07:31 ; elapsed = 00:07:46 . Memory (MB): peak = 1749.184 ; gain = 810.855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1752.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1754.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
286 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:12 ; elapsed = 00:08:28 . Memory (MB): peak = 1754.559 ; gain = 1290.496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1754.559 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Mac/Home/Desktop/project_1/project_1.runs/synth_1/pe_8x8_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1754.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pe_8x8_top_utilization_synth.rpt -pb pe_8x8_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  1 17:14:30 2025...
