# do Verilog_tut2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:27 on May 19,2018
# vlog -work work Verilog_tut2.vo 
# -- Compiling module Ex2
# 
# Top level modules:
# 	Ex2
# End time: 22:42:27 on May 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:27 on May 19,2018
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module Ex2_vlg_vec_tst
# 
# Top level modules:
# 	Ex2_vlg_vec_tst
# End time: 22:42:27 on May 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Ex2_vlg_vec_tst 
# Start time: 22:42:27 on May 19,2018
# Loading work.Ex2_vlg_vec_tst
# Loading work.Ex2
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform3.vwf.vt(55)
#    Time: 20 us  Iteration: 0  Instance: /Ex2_vlg_vec_tst
# End time: 22:42:28 on May 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
