// Seed: 45634001
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  reg id_3;
  assign id_2 = id_3 - 1;
  always @(negedge 1) begin
    id_1 <= 1;
  end
  always @(posedge 1) begin
    id_3 <= 'b0;
  end
endmodule
