// Seed: 2662953455
`endcelldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_4 = id_3 ^ id_3;
  logic id_4;
  logic id_5;
  always repeat (1) id_4 = 1 - id_2;
  reg   id_6;
  logic id_7;
  initial #1 id_6 <= 1;
  logic id_8;
  assign id_6 = 1;
  type_15 id_9 (
      id_2,
      id_7
  );
endmodule
`resetall
