// Seed: 1477222387
module module_0 ();
  final id_1 <= 1;
  assign module_1.id_11 = 0;
  always id_1 <= 1;
  reg id_2;
  assign id_1 = 1;
  assign id_2 = id_1;
  tri0 id_3 = id_1 >= {1{1}}, id_4, id_5, id_6;
  reg  id_7;
  wire id_8;
  always id_7 <= id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1
    , id_15,
    output wire id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    output supply1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    output supply1 id_13
);
  assign id_15 = id_6;
  module_0 modCall_1 ();
  wire id_16, id_17;
  always_comb begin : LABEL_0
    if (1);
  end
  time id_18 (
      .id_0(1 * 1),
      .id_1(1),
      .id_2(id_2 == 1)
  );
endmodule
