<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3082" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3082{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3082{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3082{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3082{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t5_3082{left:69px;bottom:697px;letter-spacing:0.12px;}
#t6_3082{left:151px;bottom:697px;letter-spacing:0.14px;word-spacing:0.01px;}
#t7_3082{left:69px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t8_3082{left:69px;bottom:644px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t9_3082{left:69px;bottom:627px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3082{left:69px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tb_3082{left:69px;bottom:586px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tc_3082{left:69px;bottom:569px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3082{left:69px;bottom:552px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#te_3082{left:69px;bottom:528px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_3082{left:69px;bottom:511px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_3082{left:69px;bottom:494px;letter-spacing:-0.15px;}
#th_3082{left:69px;bottom:468px;}
#ti_3082{left:95px;bottom:471px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3082{left:95px;bottom:455px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tk_3082{left:69px;bottom:428px;}
#tl_3082{left:95px;bottom:432px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#tm_3082{left:95px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3082{left:95px;bottom:398px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_3082{left:95px;bottom:381px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_3082{left:95px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_3082{left:95px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_3082{left:95px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ts_3082{left:69px;bottom:306px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tt_3082{left:69px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_3082{left:69px;bottom:231px;letter-spacing:0.12px;}
#tv_3082{left:151px;bottom:231px;letter-spacing:0.16px;word-spacing:0.01px;}
#tw_3082{left:69px;bottom:207px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_3082{left:69px;bottom:190px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_3082{left:69px;bottom:173px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tz_3082{left:307px;bottom:180px;}
#t10_3082{left:321px;bottom:173px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t11_3082{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t12_3082{left:444px;bottom:163px;}
#t13_3082{left:459px;bottom:157px;letter-spacing:-0.13px;word-spacing:-0.94px;}
#t14_3082{left:69px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t15_3082{left:69px;bottom:123px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3082{left:194px;bottom:790px;letter-spacing:0.12px;word-spacing:0.02px;}
#t17_3082{left:286px;bottom:790px;letter-spacing:0.13px;}
#t18_3082{left:189px;bottom:1017px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t19_3082{left:190px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1a_3082{left:306px;bottom:1017px;letter-spacing:0.13px;}
#t1b_3082{left:517px;bottom:1016px;letter-spacing:0.13px;}
#t1c_3082{left:332px;bottom:862px;letter-spacing:0.1px;}
#t1d_3082{left:351px;bottom:1017px;letter-spacing:0.13px;}
#t1e_3082{left:392px;bottom:1018px;letter-spacing:0.13px;}
#t1f_3082{left:434px;bottom:1018px;letter-spacing:0.13px;}
#t1g_3082{left:474px;bottom:1018px;letter-spacing:0.13px;}
#t1h_3082{left:557px;bottom:1017px;letter-spacing:0.13px;}
#t1i_3082{left:596px;bottom:1017px;letter-spacing:0.13px;}
#t1j_3082{left:189px;bottom:953px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1k_3082{left:189px;bottom:929px;letter-spacing:0.11px;}
#t1l_3082{left:191px;bottom:905px;letter-spacing:0.1px;}
#t1m_3082{left:568px;bottom:839px;letter-spacing:0.16px;}
#t1n_3082{left:308px;bottom:986px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1o_3082{left:351px;bottom:926px;letter-spacing:0.09px;}
#t1p_3082{left:617px;bottom:1040px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1q_3082{left:651px;bottom:1026px;letter-spacing:0.09px;}
#t1r_3082{left:308px;bottom:973px;letter-spacing:0.1px;word-spacing:-0.01px;}

.s1_3082{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3082{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3082{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3082{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3082{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3082{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3082{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3082{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3082" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3082Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3082" style="-webkit-user-select: none;"><object width="935" height="1210" data="3082/3082.svg" type="image/svg+xml" id="pdf3082" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3082" class="t s1_3082">2-26 </span><span id="t2_3082" class="t s1_3082">Vol. 3A </span>
<span id="t3_3082" class="t s2_3082">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3082" class="t s3_3082">The INVLPG (invalidate TLB entry) instruction invalidates (flushes) the TLB entry for a specified page. </span>
<span id="t5_3082" class="t s4_3082">2.8.5 </span><span id="t6_3082" class="t s4_3082">Controlling the Processor </span>
<span id="t7_3082" class="t s3_3082">The HLT (halt processor) instruction stops the processor until an enabled interrupt (such as NMI or SMI, which are </span>
<span id="t8_3082" class="t s3_3082">normally enabled), a debug exception, the BINIT# signal, the INIT# signal, or the RESET# signal is received. The </span>
<span id="t9_3082" class="t s3_3082">processor generates a special bus cycle to indicate that the halt mode has been entered. </span>
<span id="ta_3082" class="t s3_3082">Hardware may respond to this signal in a number of ways. An indicator light on the front panel may be turned on. </span>
<span id="tb_3082" class="t s3_3082">An NMI interrupt for recording diagnostic information may be generated. Reset initialization may be invoked (note </span>
<span id="tc_3082" class="t s3_3082">that the BINIT# pin was introduced with the Pentium Pro processor). If any non-wake events are pending during </span>
<span id="td_3082" class="t s3_3082">shutdown, they will be handled after the wake event from shutdown is processed (for example, A20M# interrupts). </span>
<span id="te_3082" class="t s3_3082">The LOCK prefix invokes a locked (atomic) read-modify-write operation when modifying a memory operand. This </span>
<span id="tf_3082" class="t s3_3082">mechanism is used to allow reliable communications between processors in multiprocessor systems, as described </span>
<span id="tg_3082" class="t s3_3082">below: </span>
<span id="th_3082" class="t s5_3082">• </span><span id="ti_3082" class="t s3_3082">In the Pentium processor and earlier IA-32 processors, the LOCK prefix causes the processor to assert the </span>
<span id="tj_3082" class="t s3_3082">LOCK# signal during the instruction. This always causes an explicit bus lock to occur. </span>
<span id="tk_3082" class="t s5_3082">• </span><span id="tl_3082" class="t s3_3082">In the Pentium 4, Intel Xeon, and P6 family processors, the locking operation is handled with either a cache lock </span>
<span id="tm_3082" class="t s3_3082">or bus lock. If a memory access is cacheable and affects only a single cache line, a cache lock is invoked and </span>
<span id="tn_3082" class="t s3_3082">the system bus and the actual memory location in system memory are not locked during the operation. Here, </span>
<span id="to_3082" class="t s3_3082">other Pentium 4, Intel Xeon, or P6 family processors on the bus write-back any modified data and invalidate </span>
<span id="tp_3082" class="t s3_3082">their caches as necessary to maintain system memory coherency. If the memory access is not cacheable </span>
<span id="tq_3082" class="t s3_3082">and/or it crosses a cache line boundary, the processor’s LOCK# signal is asserted and the processor does not </span>
<span id="tr_3082" class="t s3_3082">respond to requests for bus control during the locked operation. </span>
<span id="ts_3082" class="t s3_3082">The RSM (return from SMM) instruction restores the processor (from a context dump) to the state it was in prior to </span>
<span id="tt_3082" class="t s3_3082">a system management mode (SMM) interrupt. </span>
<span id="tu_3082" class="t s4_3082">2.8.6 </span><span id="tv_3082" class="t s4_3082">Reading Performance-Monitoring and Time-Stamp Counters </span>
<span id="tw_3082" class="t s3_3082">The RDPMC (read performance-monitoring counter) and RDTSC (read time-stamp counter) instructions allow </span>
<span id="tx_3082" class="t s3_3082">application programs to read the processor’s performance-monitoring and time-stamp counters, respectively. </span>
<span id="ty_3082" class="t s3_3082">Processors based on Intel NetBurst </span>
<span id="tz_3082" class="t s6_3082">® </span>
<span id="t10_3082" class="t s3_3082">microarchitecture have eighteen 40-bit performance-monitoring counters; P6 </span>
<span id="t11_3082" class="t s3_3082">family processors have two 40-bit counters. Intel Atom </span>
<span id="t12_3082" class="t s6_3082">® </span>
<span id="t13_3082" class="t s3_3082">processors and most of the processors based on the Intel </span>
<span id="t14_3082" class="t s3_3082">Core microarchitecture support two types of performance monitoring counters: programmable performance coun- </span>
<span id="t15_3082" class="t s3_3082">ters similar to those available in the P6 family, and three fixed-function performance monitoring counters. Details </span>
<span id="t16_3082" class="t s7_3082">Figure 2-10. </span><span id="t17_3082" class="t s7_3082">WBINVD Invalidation of Shared and Non-Shared Cache Hierarchy </span>
<span id="t18_3082" class="t s8_3082">Logical Processors </span>
<span id="t19_3082" class="t s8_3082">L1 &amp; L2 Cache </span>
<span id="t1a_3082" class="t s8_3082">LP0 </span><span id="t1b_3082" class="t s8_3082">LP5 </span>
<span id="t1c_3082" class="t s8_3082">QPI </span>
<span id="t1d_3082" class="t s8_3082">LP1 </span><span id="t1e_3082" class="t s8_3082">LP2 </span><span id="t1f_3082" class="t s8_3082">LP3 </span><span id="t1g_3082" class="t s8_3082">LP4 </span><span id="t1h_3082" class="t s8_3082">LP6 </span><span id="t1i_3082" class="t s8_3082">LP7 </span>
<span id="t1j_3082" class="t s8_3082">Execution Engine </span>
<span id="t1k_3082" class="t s8_3082">L3 Cache </span>
<span id="t1l_3082" class="t s8_3082">Uncore </span>
<span id="t1m_3082" class="t s8_3082">DDR3 </span>
<span id="t1n_3082" class="t s8_3082">Written back </span>
<span id="t1o_3082" class="t s8_3082">Written back and Invalidated </span>
<span id="t1p_3082" class="t s8_3082">Not Written back and </span>
<span id="t1q_3082" class="t s8_3082">not Invalidated </span>
<span id="t1r_3082" class="t s8_3082">&amp; Invalidated </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
