

EDIF Cells: 
netlist
netlist
netlist
netlist
netlist
netlist
netlist
netlist
netlist
netlist
Top Cell: top_level

Cell Instances: 
FDRE
FDRE
LUT5
FDRE
FDRE
VCC
FDRE
CARRY4
LUT5
GND
LUT1
FDRE
LUT3
LUT4
FDRE
FDRE
FDRE
LUT2
LUT1

Cell Instances with Hierarchy: 
CLOCK_ENABLE_GEN/count_reg[0]
CLOCK_ENABLE_GEN/o_pulse_reg
CLOCK_ENABLE_GEN/count[0]_i_1__0
CLOCK_ENABLE_GEN/count_reg[3]
CLOCK_ENABLE_GEN/count_reg[1]
CLOCK_ENABLE_GEN/VCC
CLOCK_ENABLE_GEN/count_reg[2]
CLOCK_ENABLE_GEN/count_reg[0]_i_2
CLOCK_ENABLE_GEN/o_pulse_i_1
CLOCK_ENABLE_GEN/GND
CLOCK_ENABLE_GEN/count[0]_i_3
COUNTER/count_reg[0]
COUNTER/count[2]_i_1
COUNTER/count[3]_i_1
COUNTER/count_reg[3]
COUNTER/count_reg[1]
COUNTER/count_reg[2]
COUNTER/count[1]_i_1
COUNTER/count[0]_i_1