$date
	Mon Oct 27 19:02:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sipo_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ serial_in $end
$scope module inst $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ serial_in $end
$var wire 4 % q [3:0] $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 # rst $end
$var reg 1 & q $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # rst $end
$var reg 1 ( q $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # rst $end
$var reg 1 * q $end
$upscope $end
$scope module d4 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 # rst $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
b0 %
x$
1#
0"
b0 !
$end
#5
1"
#10
0"
0$
0#
#15
1"
#20
0"
1$
#25
1'
b1000 !
b1000 %
1&
1"
#30
0"
#35
1)
b1100 !
b1100 %
1(
1"
#40
0"
#45
1+
b1110 !
b1110 %
1*
1"
#50
0"
#55
b1111 !
b1111 %
1,
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
0$
#85
0'
b111 !
b111 %
0&
1"
#90
0"
1$
#95
1'
0)
1&
b1011 !
b1011 %
0(
1"
#100
0"
#105
0+
1)
0*
b1101 !
b1101 %
1(
1"
#110
0"
0$
#115
0'
1+
0&
1*
b110 !
b110 %
0,
1"
#120
0"
1$
#125
0)
1'
1,
0(
b1011 !
b1011 %
1&
1"
#130
0"
#135
1)
0+
1(
b1101 !
b1101 %
0*
1"
#140
0"
0$
#145
1+
0'
0,
1*
b110 !
b110 %
0&
1"
#150
0"
1$
#155
1'
0)
1&
0(
b1011 !
b1011 %
1,
1"
#160
0"
#162
