`include "pu.vh"
module imem(input [`PCS:0] pc, output logic [`CMDS:0] o);
	always_comb
		case(pc)
		// synopsys full_case parallel_case
		6'h00: o = 16'b0000_0000_0000_0000; // NOP

		//初期値
		6'h01: o = 16'b1000_00_10_0000_0001; //LIL
		6'h02: o = 16'b1000_00_11_0000_0000; //LIH r0 <- 1
		6'h03: o = 16'b0100_10_00_0000_0000;
		6'h04: o = 16'b1000_01_10_0000_0001; //LIL
		6'h05: o = 16'b1000_01_11_0000_0000; //LIH r1 <- 1
		6'h06: o = 16'b0100_10_01_0000_0001;

		// //計算
		6'h07: o = 16'b0000_10_10_0000_00_01; //r2<-a+b
		6'h08: o = 16'b0000_10_00_0010_00_01; //r0<-r1
		6'h09: o = 16'b0000_10_01_0010_00_10; //r1<-r2
		6'h0A: o = 16'b0100_10_01_0000_0010;

		6'h0B: o = 16'b0000_10_10_0000_00_01; //r2<-a+b
		6'h0C: o = 16'b0000_10_00_0010_00_01; //r0<-r1
		6'h0D: o = 16'b0000_10_01_0010_00_10; //r1<-r2
		6'h0E: o = 16'b0100_10_01_0000_0011;

		6'h0F: o = 16'b0000_10_10_0000_00_01; //r2<-a+b
		6'h10: o = 16'b0000_10_00_0010_00_01; //r0<-r1
		6'h11: o = 16'b0000_10_01_0010_00_10; //r1<-r2
		6'h12: o = 16'b0100_10_01_0000_0100;

		6'h13: o = 16'b0000_10_10_0000_00_01; //r2<-a+b
		6'h14: o = 16'b0000_10_00_0010_00_01; //r0<-r1
		6'h15: o = 16'b0000_10_01_0010_00_10; //r1<-r2
		6'h16: o = 16'b0100_10_01_0000_0101;
		
		6'h17: o = 16'b0000_10_10_0000_00_01; //r2<-a+b
		6'h18: o = 16'b0000_10_00_0010_00_01; //r0<-r1
		6'h19: o = 16'b0000_10_01_0010_00_10; //r1<-r2
		6'h1A: o = 16'b0100_10_01_0000_0110;

		6'h1B: o = 16'b0000_10_10_0000_00_01; //r2<-a+b
		6'h1C: o = 16'b0000_10_00_0010_00_01; //r0<-r1
		6'h1D: o = 16'b0000_10_01_0010_00_10; //r1<-r2
		6'h1E: o = 16'b0100_10_01_0000_0111;

		6'h1F: o = 16'b0000_10_10_0000_00_01; //r2<-a+b
		6'h20: o = 16'b0000_10_00_0010_00_01; //r0<-r1
		6'h21: o = 16'b0000_10_01_0010_00_10; //r1<-r2
		6'h22: o = 16'b0100_10_01_0000_1000;

		6'h23: o = 16'b1001_00_00_0000_0000;
		6'h24: o = 16'b1001_00_00_0000_0001;
		6'h25: o = 16'b1001_00_00_0000_0010;
		6'h26: o = 16'b1001_00_00_0000_0011;
		6'h27: o = 16'b1001_00_00_0000_0100;
		6'h28: o = 16'b1001_00_00_0000_0101;
		6'h29: o = 16'b1001_00_00_0000_0110;
		6'h2A: o = 16'b1001_00_00_0000_0111;
		6'h2B: o = 16'b1001_00_00_0000_1000;
		endcase
endmodule
