/*
 * Copyright (c) 2023, Intel Corporation.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

#include <intel/intel_socfpga_agilex5.dtsi>

/ {
	model = "Intel SoC FPGA Agilex5";
	compatible = "intel,socfpga-agilex5";
	#address-cells = <1>;
	#size-cells = <1>;

	chosen {
		zephyr,console = &uart0;
		zephyr,shell-uart = &uart0;
		zephyr,sram = &mem0;
	};
};

&uart0 {
	status = "okay";
	current-speed = <115200>;
};

&qspi {
	mt25qu02g@0 {
		compatible = "micron,mt25qu02g";
		reg = <0>;
		size = <DT_SIZE_M(256*8)>; /* in bits */
		sector-size = <65536>;
		subsector-size = <4096>;
		page-size = <256>;
		address-byte = <2>;
		bytes-per-block = <16>;
		status = "okay";
	};
};

&sdmmc {
	mmc {
		/*SD Disk Access */
		compatible = "zephyr,sdmmc-disk";
		status = "okay";
	};
};

&xgmac0 {
	phy-connection-type = "rgmii";
	full-duplex-mode-en;
	num-dma-ch   = <1>;
	num-tx-queues = <1>;
	num-rx-queues = <1>;
	num-tc = <1>;
	dma-ch-rdrl = <128>;
	dma-ch-tdrl = <128>;
	max-speed = <1000>;
	max-frame-size = <9018>;
	jumbo-pkt-en;
	phy0: phy {
		compatible = "ethernet-phy";
		address = <0>;
		fixed-link = "100BASE-T Full-Duplex";
		mdio = <&mdio0>;
	};
};

&mdio0  {
		csr-clock-indx = <1>;
		clock-range-sel;
};
