INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.srcs/sim_1/new/square_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/fede/square/square.sim/sim_1/synth/func/xsim/square_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity square
