#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16f0420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16f00a0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1725840 .functor NOT 1, L_0x17608b0, C4<0>, C4<0>, C4<0>;
L_0x1760690 .functor XOR 2, L_0x17604c0, L_0x17605f0, C4<00>, C4<00>;
L_0x17607a0 .functor XOR 2, L_0x1760690, L_0x1760700, C4<00>, C4<00>;
v0x174d8f0_0 .net *"_ivl_10", 1 0, L_0x1760700;  1 drivers
v0x174d9f0_0 .net *"_ivl_12", 1 0, L_0x17607a0;  1 drivers
v0x174dad0_0 .net *"_ivl_2", 1 0, L_0x1760420;  1 drivers
v0x174db90_0 .net *"_ivl_4", 1 0, L_0x17604c0;  1 drivers
v0x174dc70_0 .net *"_ivl_6", 1 0, L_0x17605f0;  1 drivers
v0x174dda0_0 .net *"_ivl_8", 1 0, L_0x1760690;  1 drivers
v0x174de80_0 .var "clk", 0 0;
v0x174df20_0 .net "f_dut", 0 0, L_0x175f620;  1 drivers
v0x174dfc0_0 .net "f_ref", 0 0, L_0x175e8f0;  1 drivers
v0x174e060_0 .net "g_dut", 0 0, L_0x1760230;  1 drivers
v0x174e100_0 .net "g_ref", 0 0, L_0x16f3f70;  1 drivers
v0x174e1a0_0 .net "resetn", 0 0, v0x174add0_0;  1 drivers
v0x174e240_0 .var/2u "stats1", 223 0;
v0x174e2e0_0 .var/2u "strobe", 0 0;
v0x174e380_0 .net "tb_match", 0 0, L_0x17608b0;  1 drivers
v0x174e420_0 .net "tb_mismatch", 0 0, L_0x1725840;  1 drivers
v0x174e4e0_0 .net "x", 0 0, v0x174aea0_0;  1 drivers
v0x174e690_0 .net "y", 0 0, v0x174afa0_0;  1 drivers
L_0x1760420 .concat [ 1 1 0 0], L_0x16f3f70, L_0x175e8f0;
L_0x17604c0 .concat [ 1 1 0 0], L_0x16f3f70, L_0x175e8f0;
L_0x17605f0 .concat [ 1 1 0 0], L_0x1760230, L_0x175f620;
L_0x1760700 .concat [ 1 1 0 0], L_0x16f3f70, L_0x175e8f0;
L_0x17608b0 .cmp/eeq 2, L_0x1760420, L_0x17607a0;
S_0x1711a00 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x16f00a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1711be0 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1711c20 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1711c60 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1711ca0 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1711ce0 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1711d20 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1711d60 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1711da0 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1711de0 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x16f3d90 .functor OR 1, L_0x175ebc0, L_0x175ee70, C4<0>, C4<0>;
L_0x16f3f70 .functor OR 1, L_0x16f3d90, L_0x175f130, C4<0>, C4<0>;
v0x1725a30_0 .net *"_ivl_0", 31 0, L_0x174e780;  1 drivers
L_0x7fbece4d10a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1725ad0_0 .net *"_ivl_11", 27 0, L_0x7fbece4d10a8;  1 drivers
L_0x7fbece4d10f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x16f3e00_0 .net/2u *"_ivl_12", 31 0, L_0x7fbece4d10f0;  1 drivers
v0x16f3fe0_0 .net *"_ivl_14", 0 0, L_0x175ebc0;  1 drivers
v0x17499a0_0 .net *"_ivl_16", 31 0, L_0x175ed30;  1 drivers
L_0x7fbece4d1138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1749ad0_0 .net *"_ivl_19", 27 0, L_0x7fbece4d1138;  1 drivers
L_0x7fbece4d1180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1749bb0_0 .net/2u *"_ivl_20", 31 0, L_0x7fbece4d1180;  1 drivers
v0x1749c90_0 .net *"_ivl_22", 0 0, L_0x175ee70;  1 drivers
v0x1749d50_0 .net *"_ivl_25", 0 0, L_0x16f3d90;  1 drivers
v0x1749e10_0 .net *"_ivl_26", 31 0, L_0x175f090;  1 drivers
L_0x7fbece4d11c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1749ef0_0 .net *"_ivl_29", 27 0, L_0x7fbece4d11c8;  1 drivers
L_0x7fbece4d1018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1749fd0_0 .net *"_ivl_3", 27 0, L_0x7fbece4d1018;  1 drivers
L_0x7fbece4d1210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x174a0b0_0 .net/2u *"_ivl_30", 31 0, L_0x7fbece4d1210;  1 drivers
v0x174a190_0 .net *"_ivl_32", 0 0, L_0x175f130;  1 drivers
L_0x7fbece4d1060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x174a250_0 .net/2u *"_ivl_4", 31 0, L_0x7fbece4d1060;  1 drivers
v0x174a330_0 .net *"_ivl_8", 31 0, L_0x175ea80;  1 drivers
v0x174a410_0 .net "clk", 0 0, v0x174de80_0;  1 drivers
v0x174a4d0_0 .net "f", 0 0, L_0x175e8f0;  alias, 1 drivers
v0x174a590_0 .net "g", 0 0, L_0x16f3f70;  alias, 1 drivers
v0x174a650_0 .var "next", 3 0;
v0x174a730_0 .net "resetn", 0 0, v0x174add0_0;  alias, 1 drivers
v0x174a7f0_0 .var "state", 3 0;
v0x174a8d0_0 .net "x", 0 0, v0x174aea0_0;  alias, 1 drivers
v0x174a990_0 .net "y", 0 0, v0x174afa0_0;  alias, 1 drivers
E_0x1709b60 .event anyedge, v0x174a7f0_0, v0x174a8d0_0, v0x174a990_0;
E_0x170a060 .event posedge, v0x174a410_0;
L_0x174e780 .concat [ 4 28 0 0], v0x174a7f0_0, L_0x7fbece4d1018;
L_0x175e8f0 .cmp/eq 32, L_0x174e780, L_0x7fbece4d1060;
L_0x175ea80 .concat [ 4 28 0 0], v0x174a7f0_0, L_0x7fbece4d10a8;
L_0x175ebc0 .cmp/eq 32, L_0x175ea80, L_0x7fbece4d10f0;
L_0x175ed30 .concat [ 4 28 0 0], v0x174a7f0_0, L_0x7fbece4d1138;
L_0x175ee70 .cmp/eq 32, L_0x175ed30, L_0x7fbece4d1180;
L_0x175f090 .concat [ 4 28 0 0], v0x174a7f0_0, L_0x7fbece4d11c8;
L_0x175f130 .cmp/eq 32, L_0x175f090, L_0x7fbece4d1210;
S_0x174ab10 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x16f00a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x174ace0_0 .net "clk", 0 0, v0x174de80_0;  alias, 1 drivers
v0x174add0_0 .var "resetn", 0 0;
v0x174aea0_0 .var "x", 0 0;
v0x174afa0_0 .var "y", 0 0;
E_0x1709900/0 .event negedge, v0x174a410_0;
E_0x1709900/1 .event posedge, v0x174a410_0;
E_0x1709900 .event/or E_0x1709900/0, E_0x1709900/1;
S_0x174b0a0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x16f00a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x174b280 .param/l "A" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x174b2c0 .param/l "B" 0 4 11, +C4<00000000000000000000000000000001>;
P_0x174b300 .param/l "G1" 0 4 11, +C4<00000000000000000000000000000101>;
P_0x174b340 .param/l "G2" 0 4 11, +C4<00000000000000000000000000000110>;
P_0x174b380 .param/l "P0" 0 4 11, +C4<00000000000000000000000000000111>;
P_0x174b3c0 .param/l "P1" 0 4 11, +C4<00000000000000000000000000001000>;
P_0x174b400 .param/l "S0" 0 4 11, +C4<00000000000000000000000000000010>;
P_0x174b440 .param/l "S1" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x174b480 .param/l "S10" 0 4 11, +C4<00000000000000000000000000000100>;
L_0x17126d0 .functor OR 1, L_0x175f970, L_0x175fbe0, C4<0>, C4<0>;
L_0x17258b0 .functor OR 1, L_0x17126d0, L_0x1760050, C4<0>, C4<0>;
v0x174bb30_0 .net *"_ivl_0", 31 0, L_0x175f3b0;  1 drivers
L_0x7fbece4d1330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x174bc10_0 .net/2u *"_ivl_10", 0 0, L_0x7fbece4d1330;  1 drivers
v0x174bcf0_0 .net *"_ivl_14", 31 0, L_0x175f800;  1 drivers
L_0x7fbece4d1378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x174bde0_0 .net *"_ivl_17", 27 0, L_0x7fbece4d1378;  1 drivers
L_0x7fbece4d13c0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x174bec0_0 .net/2u *"_ivl_18", 31 0, L_0x7fbece4d13c0;  1 drivers
v0x174bff0_0 .net *"_ivl_20", 0 0, L_0x175f970;  1 drivers
v0x174c0b0_0 .net *"_ivl_22", 31 0, L_0x175fab0;  1 drivers
L_0x7fbece4d1408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x174c190_0 .net *"_ivl_25", 27 0, L_0x7fbece4d1408;  1 drivers
L_0x7fbece4d1450 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x174c270_0 .net/2u *"_ivl_26", 31 0, L_0x7fbece4d1450;  1 drivers
v0x174c350_0 .net *"_ivl_28", 0 0, L_0x175fbe0;  1 drivers
L_0x7fbece4d1258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x174c410_0 .net *"_ivl_3", 27 0, L_0x7fbece4d1258;  1 drivers
v0x174c4f0_0 .net *"_ivl_31", 0 0, L_0x17126d0;  1 drivers
v0x174c5b0_0 .net *"_ivl_32", 31 0, L_0x175fdc0;  1 drivers
L_0x7fbece4d1498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x174c690_0 .net *"_ivl_35", 27 0, L_0x7fbece4d1498;  1 drivers
L_0x7fbece4d14e0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x174c770_0 .net/2u *"_ivl_36", 31 0, L_0x7fbece4d14e0;  1 drivers
v0x174c850_0 .net *"_ivl_38", 0 0, L_0x1760050;  1 drivers
L_0x7fbece4d12a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x174c910_0 .net/2u *"_ivl_4", 31 0, L_0x7fbece4d12a0;  1 drivers
v0x174cb00_0 .net *"_ivl_41", 0 0, L_0x17258b0;  1 drivers
L_0x7fbece4d1528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x174cbc0_0 .net/2u *"_ivl_42", 0 0, L_0x7fbece4d1528;  1 drivers
L_0x7fbece4d1570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x174cca0_0 .net/2u *"_ivl_44", 0 0, L_0x7fbece4d1570;  1 drivers
v0x174cd80_0 .net *"_ivl_6", 0 0, L_0x175f530;  1 drivers
L_0x7fbece4d12e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x174ce40_0 .net/2u *"_ivl_8", 0 0, L_0x7fbece4d12e8;  1 drivers
v0x174cf20_0 .net "clk", 0 0, v0x174de80_0;  alias, 1 drivers
v0x174cfc0_0 .net "f", 0 0, L_0x175f620;  alias, 1 drivers
v0x174d080_0 .net "g", 0 0, L_0x1760230;  alias, 1 drivers
v0x174d140_0 .var "next_state", 3 0;
v0x174d220_0 .net "resetn", 0 0, v0x174add0_0;  alias, 1 drivers
v0x174d310_0 .var "state", 3 0;
v0x174d3f0_0 .net "x", 0 0, v0x174aea0_0;  alias, 1 drivers
v0x174d4e0_0 .net "y", 0 0, v0x174afa0_0;  alias, 1 drivers
E_0x172bf10 .event anyedge, v0x174d310_0, v0x174a8d0_0, v0x174a990_0;
E_0x174bad0/0 .event negedge, v0x174a730_0;
E_0x174bad0/1 .event posedge, v0x174a410_0;
E_0x174bad0 .event/or E_0x174bad0/0, E_0x174bad0/1;
L_0x175f3b0 .concat [ 4 28 0 0], v0x174d310_0, L_0x7fbece4d1258;
L_0x175f530 .cmp/eq 32, L_0x175f3b0, L_0x7fbece4d12a0;
L_0x175f620 .functor MUXZ 1, L_0x7fbece4d1330, L_0x7fbece4d12e8, L_0x175f530, C4<>;
L_0x175f800 .concat [ 4 28 0 0], v0x174d310_0, L_0x7fbece4d1378;
L_0x175f970 .cmp/eq 32, L_0x175f800, L_0x7fbece4d13c0;
L_0x175fab0 .concat [ 4 28 0 0], v0x174d310_0, L_0x7fbece4d1408;
L_0x175fbe0 .cmp/eq 32, L_0x175fab0, L_0x7fbece4d1450;
L_0x175fdc0 .concat [ 4 28 0 0], v0x174d310_0, L_0x7fbece4d1498;
L_0x1760050 .cmp/eq 32, L_0x175fdc0, L_0x7fbece4d14e0;
L_0x1760230 .functor MUXZ 1, L_0x7fbece4d1570, L_0x7fbece4d1528, L_0x17258b0, C4<>;
S_0x174d6d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x16f00a0;
 .timescale -12 -12;
E_0x172bbf0 .event anyedge, v0x174e2e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x174e2e0_0;
    %nor/r;
    %assign/vec4 v0x174e2e0_0, 0;
    %wait E_0x172bbf0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x174ab10;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174afa0_0, 0, 1;
    %wait E_0x170a060;
    %wait E_0x170a060;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x174add0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1709900;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x174add0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x174afa0_0, 0;
    %assign/vec4 v0x174aea0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1711a00;
T_2 ;
    %wait E_0x170a060;
    %load/vec4 v0x174a730_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x174a7f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x174a650_0;
    %assign/vec4 v0x174a7f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1711a00;
T_3 ;
Ewait_0 .event/or E_0x1709b60, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x174a7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x174a8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x174a8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x174a8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x174a990_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x174a990_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x174a650_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x174b0a0;
T_4 ;
    %wait E_0x174bad0;
    %load/vec4 v0x174d220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x174d310_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x174d140_0;
    %assign/vec4 v0x174d310_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x174b0a0;
T_5 ;
Ewait_1 .event/or E_0x172bf10, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x174d310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x174d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
T_5.11 ;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x174d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
T_5.13 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x174d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
T_5.15 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x174d3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
T_5.17 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x174d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
T_5.19 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x174d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x174d140_0, 0, 4;
T_5.21 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x174d310_0;
    %store/vec4 v0x174d140_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x174d310_0;
    %store/vec4 v0x174d140_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x16f00a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x174e2e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16f00a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x174de80_0;
    %inv;
    %store/vec4 v0x174de80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16f00a0;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x174ace0_0, v0x174e420_0, v0x174de80_0, v0x174e1a0_0, v0x174e4e0_0, v0x174e690_0, v0x174dfc0_0, v0x174df20_0, v0x174e100_0, v0x174e060_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16f00a0;
T_9 ;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x174e240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16f00a0;
T_10 ;
    %wait E_0x1709900;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174e240_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174e240_0, 4, 32;
    %load/vec4 v0x174e380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174e240_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x174e240_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174e240_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x174dfc0_0;
    %load/vec4 v0x174dfc0_0;
    %load/vec4 v0x174df20_0;
    %xor;
    %load/vec4 v0x174dfc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174e240_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174e240_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x174e100_0;
    %load/vec4 v0x174e100_0;
    %load/vec4 v0x174e060_0;
    %xor;
    %load/vec4 v0x174e100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174e240_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x174e240_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x174e240_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/2013_q2bfsm/iter5/response2/top_module.sv";
