{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574624778804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574624778805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 16:46:18 2019 " "Processing started: Sun Nov 24 16:46:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574624778805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624778805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off generador -c generador " "Command: quartus_map --read_settings_files=on --write_settings_files=off generador -c generador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624778805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574624778956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574624778957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincX3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincX3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincX3-func " "Found design unit 1: sincX3-func" {  } { { "sincX3.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790947 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincX3 " "Found entity 1: sincX3" {  } { { "sincX3.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624790947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincronizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincronizador-func " "Found design unit 1: sincronizador-func" {  } { { "sincronizador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790948 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "sincronizador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624790948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selFrecuencias.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selFrecuencias.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selfrecuencias-func " "Found design unit 1: selfrecuencias-func" {  } { { "selFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790948 ""} { "Info" "ISGN_ENTITY_NAME" "1 selfrecuencias " "Found entity 1: selfrecuencias" {  } { { "selFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624790948 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "generador.vhd " "Can't analyze file -- file generador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1574624790949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-func " "Found design unit 1: ffd-func" {  } { { "ffd.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790949 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624790949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fdisplay-func " "Found design unit 1: fdisplay-func" {  } { { "fdisplay.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790950 ""} { "Info" "ISGN_ENTITY_NAME" "1 fdisplay " "Found entity 1: fdisplay" {  } { { "fdisplay.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624790950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorx2-func " "Found design unit 1: divisorx2-func" {  } { { "divisorx2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790950 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorx2 " "Found entity 1: divisorx2" {  } { { "divisorx2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624790950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivFrecuencias.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DivFrecuencias.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfrecuencias-func " "Found design unit 1: divfrecuencias-func" {  } { { "DivFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790951 ""} { "Info" "ISGN_ENTITY_NAME" "1 divfrecuencias " "Found entity 1: divfrecuencias" {  } { { "DivFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624790951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoBCD7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoBCD7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decobcd7seg-func " "Found design unit 1: decobcd7seg-func" {  } { { "decoBCD7Seg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790951 ""} { "Info" "ISGN_ENTITY_NAME" "1 decobcd7seg " "Found entity 1: decobcd7seg" {  } { { "decoBCD7Seg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574624790951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624790951 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "generador " "Top-level design entity \"generador\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1574624791007 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "954 " "Peak virtual memory: 954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574624791088 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 24 16:46:31 2019 " "Processing ended: Sun Nov 24 16:46:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574624791088 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574624791088 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574624791088 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624791088 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574624791183 ""}
