#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar  5 10:18:36 2021
# Process ID: 17008
# Current directory: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14744 E:\class\Master of ANU\6213_Digital Systems and Microprocessors\my_6213\lab1\mux_with_delays\mux_with_delays.xpr
# Log file: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/vivado.log
# Journal file: E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.449 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_my_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_my_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mux
WARNING: [VRFC 10-159] /* in comment [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:22]
ERROR: [VRFC 10-385] block comment was not closed [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: my_mux
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-1102] /* in comment [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:22]
ERROR: [Synth 8-1707] block comment was not closed [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:25]
Failed to read verilog 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v'
1 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: my_mux
WARNING: [Synth 8-1102] /* in comment [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:23]
ERROR: [Synth 8-1707] block comment was not closed [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:26]
Failed to read verilog 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v'
0 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: my_mux
WARNING: [Synth 8-1102] /* in comment [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:23]
ERROR: [Synth 8-1707] block comment was not closed [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:26]
Failed to read verilog 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v'
0 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_my_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_my_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mux
WARNING: [VRFC 10-159] /* in comment [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:23]
ERROR: [VRFC 10-385] block comment was not closed [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:26]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project {E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_my_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_my_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mux
WARNING: [VRFC 10-159] /* in comment [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:22]
ERROR: [VRFC 10-385] block comment was not closed [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_my_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_my_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/TB_my_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_my_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
"xelab -wto f5383a1fc8ab42d7af0be5d152b9ae13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_my_mux_behav xil_defaultlib.TB_my_mux xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f5383a1fc8ab42d7af0be5d152b9ae13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_my_mux_behav xil_defaultlib.TB_my_mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_mux
Compiling module xil_defaultlib.TB_my_mux
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_my_mux_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1353.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_my_mux_behav -key {Behavioral:sim_1:Functional:TB_my_mux} -tclbatch {TB_my_mux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_my_mux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/TB_my_mux.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_my_mux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1372.117 ; gain = 18.332
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_my_mux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_my_mux_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.srcs/sources_1/new/my_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/TB_my_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_my_mux
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
"xelab -wto f5383a1fc8ab42d7af0be5d152b9ae13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_my_mux_behav xil_defaultlib.TB_my_mux xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f5383a1fc8ab42d7af0be5d152b9ae13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_my_mux_behav xil_defaultlib.TB_my_mux xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_mux
Compiling module xil_defaultlib.TB_my_mux
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_my_mux_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/mux_with_delays.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_my_mux_behav -key {Behavioral:sim_1:Functional:TB_my_mux} -tclbatch {TB_my_mux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_my_mux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab1/mux_with_delays/TB_my_mux.v" Line 23
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_my_mux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1376.094 ; gain = 3.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  5 10:29:37 2021...
