// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module median_filter_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        src_data_stream_0_V_dout,
        src_data_stream_0_V_empty_n,
        src_data_stream_0_V_read,
        dst_data_stream_0_V_din,
        dst_data_stream_0_V_full_n,
        dst_data_stream_0_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_read;
input  [11:0] p_read1;
input  [7:0] src_data_stream_0_V_dout;
input   src_data_stream_0_V_empty_n;
output   src_data_stream_0_V_read;
output  [7:0] dst_data_stream_0_V_din;
input   dst_data_stream_0_V_full_n;
output   dst_data_stream_0_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_data_stream_0_V_read;
reg dst_data_stream_0_V_write;
reg    ap_done_reg = 1'b0;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [10:0] t_V_reg_603;
reg    ap_sig_bdd_39;
wire   [12:0] op2_assign_fu_619_p2;
reg   [12:0] op2_assign_reg_3703;
wire   [12:0] op2_assign_2_fu_629_p2;
reg   [12:0] op2_assign_2_reg_3708;
wire   [12:0] op2_addr_i_i_fu_635_p2;
reg   [12:0] op2_addr_i_i_reg_3713;
wire   [12:0] op2_addr_i_i1_fu_641_p2;
reg   [12:0] op2_addr_i_i1_reg_3718;
wire   [11:0] i_V_fu_656_p2;
reg   [11:0] i_V_reg_3726;
wire   [0:0] not_fu_662_p2;
reg   [0:0] not_reg_3731;
wire   [0:0] tmp_s_fu_651_p2;
wire   [0:0] icmp6_fu_677_p2;
reg   [0:0] icmp6_reg_3736;
wire   [0:0] notrhs_fu_683_p2;
reg   [0:0] notrhs_reg_3741;
wire   [0:0] tmp_5_fu_689_p2;
reg   [0:0] tmp_5_reg_3746;
wire   [63:0] tmp_6_fu_698_p1;
reg   [63:0] tmp_6_reg_3751;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_7_reg_3764;
reg   [0:0] or_cond_reg_3786;
reg    ap_sig_bdd_83;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it52;
reg   [0:0] not_or_cond_reg_3800;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52;
reg    ap_sig_bdd_199;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg   [63:0] ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
wire   [0:0] tmp_7_fu_706_p2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_3764_pp0_it51;
wire   [10:0] j_V_fu_711_p2;
wire   [0:0] not4_fu_717_p2;
reg   [0:0] not4_reg_3773;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it1;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it2;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it3;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it4;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it5;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it6;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it7;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it8;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it9;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it10;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it11;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it12;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it13;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it14;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it15;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it16;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it17;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it18;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it19;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it20;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it21;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it22;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it23;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it24;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it25;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it26;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it27;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it28;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it29;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it30;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it31;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it32;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it33;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it34;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it35;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it36;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it37;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it38;
reg   [0:0] ap_reg_ppstg_not4_reg_3773_pp0_it39;
wire   [0:0] or_cond_fu_722_p2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3786_pp0_it1;
wire   [0:0] tmp_1_fu_743_p2;
reg   [0:0] tmp_1_reg_3790;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it51;
reg   [0:0] ap_reg_ppstg_tmp_1_reg_3790_pp0_it52;
wire   [0:0] tmp_fu_748_p2;
reg   [0:0] tmp_reg_3795;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it51;
reg   [0:0] ap_reg_ppstg_tmp_reg_3795_pp0_it52;
wire   [0:0] not_or_cond_fu_759_p2;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it1;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it2;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it3;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it4;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it5;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it11;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it12;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it13;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it14;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it15;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it16;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it17;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it18;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it19;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it20;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it21;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it22;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it23;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it24;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it25;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it26;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it27;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it28;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it29;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it30;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it31;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it32;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it33;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it34;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it35;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it36;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it37;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it38;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it39;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it40;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it41;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it42;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it43;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it44;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it45;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it46;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it47;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it48;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it49;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it50;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3800_pp0_it51;
wire   [7:0] lineBuffer_val_0_q0;
reg   [7:0] return_value_25_reg_3809;
reg   [10:0] lineBuffer_val_1_addr_reg_3815;
reg   [10:0] lineBuffer_val_2_addr_reg_3821;
reg   [10:0] lineBuffer_val_3_addr_reg_3827;
reg   [10:0] lineBuffer_val_4_addr_reg_3833;
reg   [10:0] lineBuffer_val_5_addr_reg_3839;
reg   [10:0] lineBuffer_val_6_addr_reg_3845;
reg   [10:0] lineBuffer_val_7_addr_reg_3851;
wire   [0:0] not_tmp_s_fu_807_p2;
reg   [0:0] not_tmp_s_reg_3857;
wire   [0:0] tmp_76_0_1_fu_813_p2;
reg   [0:0] tmp_76_0_1_reg_3862;
wire   [1:0] tmp_77_0_1_fu_819_p3;
reg   [1:0] tmp_77_0_1_reg_3867;
wire   [0:0] tmp_76_0_2_fu_827_p2;
reg   [0:0] tmp_76_0_2_reg_3872;
wire   [0:0] tmp_76_0_3_fu_833_p2;
reg   [0:0] tmp_76_0_3_reg_3877;
wire   [0:0] tmp_76_0_4_fu_839_p2;
reg   [0:0] tmp_76_0_4_reg_3882;
reg   [0:0] ap_reg_ppstg_tmp_76_0_4_reg_3882_pp0_it3;
wire   [0:0] tmp_76_0_5_fu_845_p2;
reg   [0:0] tmp_76_0_5_reg_3887;
reg   [0:0] ap_reg_ppstg_tmp_76_0_5_reg_3887_pp0_it3;
wire   [0:0] tmp_76_0_6_fu_851_p2;
reg   [0:0] tmp_76_0_6_reg_3892;
reg   [0:0] ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it4;
wire   [0:0] tmp_76_0_7_fu_857_p2;
reg   [0:0] tmp_76_0_7_reg_3897;
reg   [0:0] ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it4;
wire   [0:0] tmp_76_0_8_fu_863_p2;
reg   [0:0] tmp_76_0_8_reg_3902;
reg   [0:0] ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it4;
wire   [2:0] countOnes_3_fu_1001_p3;
reg   [2:0] countOnes_3_reg_3907;
reg   [7:0] lineBuff7_load_reg_3913;
reg   [7:0] lineBuff6_load_reg_3918;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it9;
reg   [7:0] lineBuff5_load_reg_3923;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it15;
reg   [7:0] lineBuff4_load_reg_3928;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it21;
reg   [7:0] lineBuff3_load_reg_3933;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it21;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it22;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it23;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it24;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it25;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it26;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it27;
reg   [7:0] lineBuff2_load_reg_3938;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it21;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it22;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it23;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it24;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it25;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it26;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it27;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it28;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it29;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it30;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it31;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it32;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it33;
reg   [7:0] lineBuff1_load_reg_3943;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it21;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it22;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it23;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it24;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it25;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it26;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it27;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it28;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it29;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it30;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it31;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it32;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it33;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it34;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it35;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it36;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it37;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it38;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it39;
reg   [7:0] lineBuff0_load_reg_3948;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it21;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it22;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it23;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it24;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it25;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it26;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it27;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it28;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it29;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it30;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it31;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it32;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it33;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it34;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it35;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it36;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it37;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it38;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it39;
wire   [2:0] countOnes_5_fu_1049_p3;
reg   [2:0] countOnes_5_reg_3953;
wire   [2:0] tmp_77_0_6_fu_1056_p2;
reg   [2:0] tmp_77_0_6_reg_3958;
wire   [3:0] countOnes_8_fu_1120_p3;
reg   [3:0] countOnes_8_reg_3963;
wire   [0:0] tmp_76_1_fu_1127_p2;
reg   [0:0] tmp_76_1_reg_3969;
wire   [0:0] tmp_76_1_1_fu_1133_p2;
reg   [0:0] tmp_76_1_1_reg_3974;
wire   [0:0] tmp_76_1_2_fu_1139_p2;
reg   [0:0] tmp_76_1_2_reg_3979;
reg   [0:0] ap_reg_ppstg_tmp_76_1_2_reg_3979_pp0_it6;
wire   [0:0] tmp_76_1_3_fu_1145_p2;
reg   [0:0] tmp_76_1_3_reg_3984;
reg   [0:0] ap_reg_ppstg_tmp_76_1_3_reg_3984_pp0_it6;
wire   [0:0] tmp_76_1_4_fu_1151_p2;
reg   [0:0] tmp_76_1_4_reg_3989;
reg   [0:0] ap_reg_ppstg_tmp_76_1_4_reg_3989_pp0_it6;
wire   [0:0] tmp_76_1_5_fu_1157_p2;
reg   [0:0] tmp_76_1_5_reg_3994;
reg   [0:0] ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it7;
wire   [0:0] tmp_76_1_6_fu_1163_p2;
reg   [0:0] tmp_76_1_6_reg_3999;
reg   [0:0] ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it7;
wire   [0:0] tmp_76_1_7_fu_1169_p2;
reg   [0:0] tmp_76_1_7_reg_4004;
reg   [0:0] ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it8;
wire   [0:0] tmp_76_1_8_fu_1175_p2;
reg   [0:0] tmp_76_1_8_reg_4009;
reg   [0:0] ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it9;
wire   [3:0] countOnes_fu_1259_p3;
reg   [3:0] countOnes_reg_4014;
wire   [3:0] tmp_77_1_2_fu_1266_p2;
reg   [3:0] tmp_77_1_2_reg_4019;
wire   [3:0] countOnes_82_fu_1296_p3;
reg   [3:0] countOnes_82_reg_4024;
wire   [4:0] countOnes_84_fu_1324_p3;
reg   [4:0] countOnes_84_reg_4030;
wire   [4:0] countOnes_85_fu_1336_p3;
reg   [4:0] countOnes_85_reg_4036;
wire   [4:0] tmp_77_1_8_fu_1342_p2;
reg   [4:0] tmp_77_1_8_reg_4041;
wire   [4:0] countOnes_87_fu_1395_p3;
reg   [4:0] countOnes_87_reg_4046;
wire   [0:0] tmp_76_2_1_fu_1403_p2;
reg   [0:0] tmp_76_2_1_reg_4052;
wire   [0:0] tmp_76_2_2_fu_1409_p2;
reg   [0:0] tmp_76_2_2_reg_4057;
reg   [0:0] ap_reg_ppstg_tmp_76_2_2_reg_4057_pp0_it11;
wire   [0:0] tmp_76_2_3_fu_1415_p2;
reg   [0:0] tmp_76_2_3_reg_4062;
reg   [0:0] ap_reg_ppstg_tmp_76_2_3_reg_4062_pp0_it11;
wire   [0:0] tmp_76_2_4_fu_1421_p2;
reg   [0:0] tmp_76_2_4_reg_4067;
reg   [0:0] ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it12;
wire   [0:0] tmp_76_2_5_fu_1427_p2;
reg   [0:0] tmp_76_2_5_reg_4072;
reg   [0:0] ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it13;
wire   [0:0] tmp_76_2_6_fu_1433_p2;
reg   [0:0] tmp_76_2_6_reg_4077;
reg   [0:0] ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it13;
wire   [0:0] tmp_76_2_7_fu_1439_p2;
reg   [0:0] tmp_76_2_7_reg_4082;
reg   [0:0] ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it14;
wire   [0:0] tmp_76_2_8_fu_1445_p2;
reg   [0:0] tmp_76_2_8_reg_4087;
reg   [0:0] ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it15;
wire   [4:0] countOnes_88_fu_1517_p3;
reg   [4:0] countOnes_88_reg_4092;
wire   [4:0] tmp_77_2_2_fu_1523_p2;
reg   [4:0] tmp_77_2_2_reg_4097;
wire   [4:0] countOnes_90_fu_1540_p3;
reg   [4:0] countOnes_90_reg_4102;
wire   [4:0] countOnes_91_fu_1552_p3;
reg   [4:0] countOnes_91_reg_4108;
wire   [4:0] tmp_77_2_5_fu_1558_p2;
reg   [4:0] tmp_77_2_5_reg_4113;
wire   [4:0] countOnes_93_fu_1575_p3;
reg   [4:0] countOnes_93_reg_4118;
wire   [4:0] countOnes_94_fu_1587_p3;
reg   [4:0] countOnes_94_reg_4124;
wire   [4:0] tmp_77_2_8_fu_1593_p2;
reg   [4:0] tmp_77_2_8_reg_4129;
wire   [4:0] countOnes_96_fu_1646_p3;
reg   [4:0] countOnes_96_reg_4134;
wire   [0:0] tmp_76_3_1_fu_1654_p2;
reg   [0:0] tmp_76_3_1_reg_4140;
wire   [0:0] tmp_76_3_2_fu_1660_p2;
reg   [0:0] tmp_76_3_2_reg_4145;
reg   [0:0] ap_reg_ppstg_tmp_76_3_2_reg_4145_pp0_it17;
wire   [0:0] tmp_76_3_3_fu_1666_p2;
reg   [0:0] tmp_76_3_3_reg_4150;
reg   [0:0] ap_reg_ppstg_tmp_76_3_3_reg_4150_pp0_it17;
wire   [0:0] tmp_76_3_4_fu_1672_p2;
reg   [0:0] tmp_76_3_4_reg_4155;
reg   [0:0] ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it18;
wire   [0:0] tmp_76_3_5_fu_1678_p2;
reg   [0:0] tmp_76_3_5_reg_4160;
reg   [0:0] ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it19;
wire   [0:0] tmp_76_3_6_fu_1684_p2;
reg   [0:0] tmp_76_3_6_reg_4165;
reg   [0:0] ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it19;
wire   [0:0] tmp_76_3_7_fu_1690_p2;
reg   [0:0] tmp_76_3_7_reg_4170;
reg   [0:0] ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it20;
wire   [0:0] tmp_76_3_8_fu_1696_p2;
reg   [0:0] tmp_76_3_8_reg_4175;
reg   [0:0] ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it21;
wire   [4:0] countOnes_97_fu_1768_p3;
reg   [4:0] countOnes_97_reg_4180;
wire   [4:0] tmp_77_3_2_fu_1774_p2;
reg   [4:0] tmp_77_3_2_reg_4185;
wire   [4:0] countOnes_99_fu_1791_p3;
reg   [4:0] countOnes_99_reg_4190;
wire   [5:0] countOnes_100_fu_1807_p3;
reg   [5:0] countOnes_100_reg_4195;
wire   [5:0] tmp_77_3_5_fu_1814_p2;
reg   [5:0] tmp_77_3_5_reg_4200;
wire   [5:0] countOnes_102_fu_1831_p3;
reg   [5:0] countOnes_102_reg_4205;
wire   [5:0] countOnes_103_fu_1843_p3;
reg   [5:0] countOnes_103_reg_4211;
wire   [5:0] tmp_77_3_8_fu_1849_p2;
reg   [5:0] tmp_77_3_8_reg_4216;
wire   [5:0] countOnes_105_fu_1902_p3;
reg   [5:0] countOnes_105_reg_4221;
wire   [0:0] tmp_76_4_1_fu_1910_p2;
reg   [0:0] tmp_76_4_1_reg_4227;
wire   [0:0] tmp_76_4_2_fu_1916_p2;
reg   [0:0] tmp_76_4_2_reg_4232;
reg   [0:0] ap_reg_ppstg_tmp_76_4_2_reg_4232_pp0_it23;
wire   [0:0] tmp_76_4_3_fu_1922_p2;
reg   [0:0] tmp_76_4_3_reg_4237;
reg   [0:0] ap_reg_ppstg_tmp_76_4_3_reg_4237_pp0_it23;
wire   [0:0] tmp_76_4_4_fu_1928_p2;
reg   [0:0] tmp_76_4_4_reg_4242;
reg   [0:0] ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it24;
wire   [0:0] tmp_76_4_5_fu_1934_p2;
reg   [0:0] tmp_76_4_5_reg_4247;
reg   [0:0] ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it25;
wire   [0:0] tmp_76_4_6_fu_1940_p2;
reg   [0:0] tmp_76_4_6_reg_4252;
reg   [0:0] ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it25;
wire   [0:0] tmp_76_4_7_fu_1946_p2;
reg   [0:0] tmp_76_4_7_reg_4257;
reg   [0:0] ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it26;
wire   [0:0] tmp_76_4_8_fu_1952_p2;
reg   [0:0] tmp_76_4_8_reg_4262;
reg   [0:0] ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it27;
wire   [5:0] countOnes_106_fu_2024_p3;
reg   [5:0] countOnes_106_reg_4267;
wire   [5:0] tmp_77_4_2_fu_2030_p2;
reg   [5:0] tmp_77_4_2_reg_4272;
wire   [5:0] countOnes_108_fu_2047_p3;
reg   [5:0] countOnes_108_reg_4277;
wire   [5:0] countOnes_109_fu_2059_p3;
reg   [5:0] countOnes_109_reg_4283;
wire   [5:0] tmp_77_4_5_fu_2065_p2;
reg   [5:0] tmp_77_4_5_reg_4288;
wire   [5:0] countOnes_111_fu_2082_p3;
reg   [5:0] countOnes_111_reg_4293;
wire   [5:0] countOnes_112_fu_2094_p3;
reg   [5:0] countOnes_112_reg_4299;
wire   [5:0] tmp_77_4_8_fu_2100_p2;
reg   [5:0] tmp_77_4_8_reg_4304;
wire   [5:0] countOnes_114_fu_2153_p3;
reg   [5:0] countOnes_114_reg_4309;
wire   [0:0] tmp_76_5_1_fu_2161_p2;
reg   [0:0] tmp_76_5_1_reg_4315;
wire   [0:0] tmp_76_5_2_fu_2167_p2;
reg   [0:0] tmp_76_5_2_reg_4320;
reg   [0:0] ap_reg_ppstg_tmp_76_5_2_reg_4320_pp0_it29;
wire   [0:0] tmp_76_5_3_fu_2173_p2;
reg   [0:0] tmp_76_5_3_reg_4325;
reg   [0:0] ap_reg_ppstg_tmp_76_5_3_reg_4325_pp0_it29;
wire   [0:0] tmp_76_5_4_fu_2179_p2;
reg   [0:0] tmp_76_5_4_reg_4330;
reg   [0:0] ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it30;
wire   [0:0] tmp_76_5_5_fu_2185_p2;
reg   [0:0] tmp_76_5_5_reg_4335;
reg   [0:0] ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it31;
wire   [0:0] tmp_76_5_6_fu_2191_p2;
reg   [0:0] tmp_76_5_6_reg_4340;
reg   [0:0] ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it31;
wire   [0:0] tmp_76_5_7_fu_2197_p2;
reg   [0:0] tmp_76_5_7_reg_4345;
reg   [0:0] ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it32;
wire   [0:0] tmp_76_5_8_fu_2203_p2;
reg   [0:0] tmp_76_5_8_reg_4350;
reg   [0:0] ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it33;
wire   [5:0] countOnes_115_fu_2275_p3;
reg   [5:0] countOnes_115_reg_4355;
wire   [5:0] tmp_77_5_2_fu_2281_p2;
reg   [5:0] tmp_77_5_2_reg_4360;
wire   [5:0] countOnes_117_fu_2298_p3;
reg   [5:0] countOnes_117_reg_4365;
wire   [5:0] countOnes_118_fu_2310_p3;
reg   [5:0] countOnes_118_reg_4371;
wire   [5:0] tmp_77_5_5_fu_2316_p2;
reg   [5:0] tmp_77_5_5_reg_4376;
wire   [5:0] countOnes_120_fu_2333_p3;
reg   [5:0] countOnes_120_reg_4381;
wire   [5:0] countOnes_121_fu_2345_p3;
reg   [5:0] countOnes_121_reg_4387;
wire   [5:0] tmp_77_5_8_fu_2351_p2;
reg   [5:0] tmp_77_5_8_reg_4392;
wire   [5:0] countOnes_123_fu_2404_p3;
reg   [5:0] countOnes_123_reg_4397;
wire   [0:0] tmp_76_6_1_fu_2412_p2;
reg   [0:0] tmp_76_6_1_reg_4403;
wire   [0:0] tmp_76_6_2_fu_2418_p2;
reg   [0:0] tmp_76_6_2_reg_4408;
reg   [0:0] ap_reg_ppstg_tmp_76_6_2_reg_4408_pp0_it35;
wire   [0:0] tmp_76_6_3_fu_2424_p2;
reg   [0:0] tmp_76_6_3_reg_4413;
reg   [0:0] ap_reg_ppstg_tmp_76_6_3_reg_4413_pp0_it35;
wire   [0:0] tmp_76_6_4_fu_2430_p2;
reg   [0:0] tmp_76_6_4_reg_4418;
reg   [0:0] ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it36;
wire   [0:0] tmp_76_6_5_fu_2436_p2;
reg   [0:0] tmp_76_6_5_reg_4423;
reg   [0:0] ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it37;
wire   [0:0] tmp_76_6_6_fu_2442_p2;
reg   [0:0] tmp_76_6_6_reg_4428;
reg   [0:0] ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it37;
wire   [0:0] tmp_76_6_7_fu_2448_p2;
reg   [0:0] tmp_76_6_7_reg_4433;
reg   [0:0] ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it38;
wire   [0:0] tmp_76_6_8_fu_2454_p2;
reg   [0:0] tmp_76_6_8_reg_4438;
reg   [0:0] ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it39;
wire   [5:0] countOnes_124_fu_2526_p3;
reg   [5:0] countOnes_124_reg_4443;
wire   [5:0] tmp_77_6_2_fu_2532_p2;
reg   [5:0] tmp_77_6_2_reg_4448;
wire   [5:0] countOnes_126_fu_2549_p3;
reg   [5:0] countOnes_126_reg_4453;
wire   [5:0] countOnes_127_fu_2561_p3;
reg   [5:0] countOnes_127_reg_4459;
wire   [5:0] tmp_77_6_5_fu_2567_p2;
reg   [5:0] tmp_77_6_5_reg_4464;
wire   [5:0] countOnes_129_fu_2584_p3;
reg   [5:0] countOnes_129_reg_4469;
wire   [5:0] countOnes_130_fu_2596_p3;
reg   [5:0] countOnes_130_reg_4475;
wire   [5:0] tmp_77_6_8_fu_2602_p2;
reg   [5:0] tmp_77_6_8_reg_4480;
wire   [6:0] countOnes_132_fu_2689_p3;
reg   [6:0] countOnes_132_reg_4485;
wire   [0:0] tmp_76_7_1_fu_2697_p2;
reg   [0:0] tmp_76_7_1_reg_4491;
wire   [0:0] tmp_76_7_2_fu_2703_p2;
reg   [0:0] tmp_76_7_2_reg_4496;
reg   [0:0] ap_reg_ppstg_tmp_76_7_2_reg_4496_pp0_it41;
wire   [0:0] tmp_76_7_3_fu_2709_p2;
reg   [0:0] tmp_76_7_3_reg_4501;
reg   [0:0] ap_reg_ppstg_tmp_76_7_3_reg_4501_pp0_it41;
wire   [0:0] tmp_76_7_4_fu_2715_p2;
reg   [0:0] tmp_76_7_4_reg_4506;
reg   [0:0] ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it42;
wire   [0:0] tmp_76_7_5_fu_2721_p2;
reg   [0:0] tmp_76_7_5_reg_4511;
reg   [0:0] ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it43;
wire   [0:0] tmp_76_7_6_fu_2727_p2;
reg   [0:0] tmp_76_7_6_reg_4516;
reg   [0:0] ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it43;
wire   [0:0] tmp_76_7_7_fu_2733_p2;
reg   [0:0] tmp_76_7_7_reg_4521;
reg   [0:0] ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it44;
wire   [0:0] tmp_76_7_8_fu_2739_p2;
reg   [0:0] tmp_76_7_8_reg_4526;
reg   [0:0] ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it45;
wire   [0:0] tmp_76_8_fu_2745_p2;
reg   [0:0] tmp_76_8_reg_4531;
reg   [0:0] ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it45;
wire   [0:0] tmp_76_8_1_fu_2751_p2;
reg   [0:0] tmp_76_8_1_reg_4536;
reg   [0:0] ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it46;
wire   [0:0] tmp_76_8_2_fu_2757_p2;
reg   [0:0] tmp_76_8_2_reg_4541;
reg   [0:0] ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it47;
wire   [0:0] tmp_76_8_3_fu_2763_p2;
reg   [0:0] tmp_76_8_3_reg_4546;
reg   [0:0] ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it47;
wire   [0:0] tmp_76_8_4_fu_2769_p2;
reg   [0:0] tmp_76_8_4_reg_4551;
reg   [0:0] ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it48;
wire   [0:0] tmp_76_8_5_fu_2775_p2;
reg   [0:0] tmp_76_8_5_reg_4556;
reg   [0:0] ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it49;
wire   [0:0] tmp_76_8_6_fu_2781_p2;
reg   [0:0] tmp_76_8_6_reg_4561;
reg   [0:0] ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it49;
wire   [0:0] tmp_76_8_7_fu_2787_p2;
reg   [0:0] tmp_76_8_7_reg_4566;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it50;
wire   [0:0] tmp_76_8_8_fu_2793_p2;
reg   [0:0] tmp_76_8_8_reg_4571;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it51;
wire   [6:0] countOnes_133_fu_2926_p3;
reg   [6:0] countOnes_133_reg_4576;
wire   [6:0] tmp_77_7_2_fu_2932_p2;
reg   [6:0] tmp_77_7_2_reg_4581;
wire   [6:0] countOnes_135_fu_2949_p3;
reg   [6:0] countOnes_135_reg_4586;
wire   [6:0] countOnes_136_fu_2961_p3;
reg   [6:0] countOnes_136_reg_4592;
wire   [6:0] tmp_77_7_5_fu_2967_p2;
reg   [6:0] tmp_77_7_5_reg_4597;
wire   [6:0] countOnes_138_fu_2984_p3;
reg   [6:0] countOnes_138_reg_4602;
wire   [6:0] countOnes_139_fu_2996_p3;
reg   [6:0] countOnes_139_reg_4608;
wire   [6:0] tmp_77_7_8_fu_3002_p2;
reg   [6:0] tmp_77_7_8_reg_4613;
wire   [6:0] countOnes_141_fu_3019_p3;
reg   [6:0] countOnes_141_reg_4618;
wire   [6:0] countOnes_142_fu_3031_p3;
reg   [6:0] countOnes_142_reg_4624;
wire   [6:0] tmp_77_8_2_fu_3037_p2;
reg   [6:0] tmp_77_8_2_reg_4629;
wire   [6:0] countOnes_144_fu_3054_p3;
reg   [6:0] countOnes_144_reg_4634;
wire   [6:0] countOnes_145_fu_3066_p3;
reg   [6:0] countOnes_145_reg_4640;
wire   [6:0] tmp_77_8_5_fu_3072_p2;
reg   [6:0] tmp_77_8_5_reg_4645;
wire   [6:0] countOnes_147_fu_3089_p3;
reg   [6:0] countOnes_147_reg_4650;
wire   [6:0] countOnes_148_fu_3101_p3;
reg   [6:0] countOnes_148_reg_4656;
wire   [0:0] tmp_2_fu_3118_p2;
reg   [0:0] tmp_2_reg_4662;
wire   [10:0] lineBuffer_val_0_address0;
reg    lineBuffer_val_0_ce0;
wire   [10:0] lineBuffer_val_0_address1;
reg    lineBuffer_val_0_ce1;
reg    lineBuffer_val_0_we1;
wire   [7:0] lineBuffer_val_0_d1;
wire   [10:0] lineBuffer_val_1_address0;
reg    lineBuffer_val_1_ce0;
wire   [7:0] lineBuffer_val_1_q0;
wire   [10:0] lineBuffer_val_1_address1;
reg    lineBuffer_val_1_ce1;
reg    lineBuffer_val_1_we1;
wire   [7:0] lineBuffer_val_1_d1;
wire   [10:0] lineBuffer_val_2_address0;
reg    lineBuffer_val_2_ce0;
wire   [7:0] lineBuffer_val_2_q0;
wire   [10:0] lineBuffer_val_2_address1;
reg    lineBuffer_val_2_ce1;
reg    lineBuffer_val_2_we1;
wire   [7:0] lineBuffer_val_2_d1;
wire   [10:0] lineBuffer_val_3_address0;
reg    lineBuffer_val_3_ce0;
wire   [7:0] lineBuffer_val_3_q0;
wire   [10:0] lineBuffer_val_3_address1;
reg    lineBuffer_val_3_ce1;
reg    lineBuffer_val_3_we1;
wire   [7:0] lineBuffer_val_3_d1;
wire   [10:0] lineBuffer_val_4_address0;
reg    lineBuffer_val_4_ce0;
wire   [7:0] lineBuffer_val_4_q0;
wire   [10:0] lineBuffer_val_4_address1;
reg    lineBuffer_val_4_ce1;
reg    lineBuffer_val_4_we1;
wire   [7:0] lineBuffer_val_4_d1;
wire   [10:0] lineBuffer_val_5_address0;
reg    lineBuffer_val_5_ce0;
wire   [7:0] lineBuffer_val_5_q0;
wire   [10:0] lineBuffer_val_5_address1;
reg    lineBuffer_val_5_ce1;
reg    lineBuffer_val_5_we1;
wire   [7:0] lineBuffer_val_5_d1;
wire   [10:0] lineBuffer_val_6_address0;
reg    lineBuffer_val_6_ce0;
wire   [7:0] lineBuffer_val_6_q0;
wire   [10:0] lineBuffer_val_6_address1;
reg    lineBuffer_val_6_ce1;
reg    lineBuffer_val_6_we1;
wire   [7:0] lineBuffer_val_6_d1;
wire   [10:0] lineBuffer_val_7_address0;
reg    lineBuffer_val_7_ce0;
wire   [7:0] lineBuffer_val_7_q0;
wire   [10:0] lineBuffer_val_7_address1;
reg    lineBuffer_val_7_ce1;
reg    lineBuffer_val_7_we1;
wire   [7:0] lineBuffer_val_7_d1;
reg   [11:0] t_V_4_reg_592;
reg   [7:0] lineBuff7_fu_86;
reg   [7:0] lineBuff6_fu_90;
reg   [7:0] lineBuff5_fu_94;
reg   [7:0] lineBuff4_fu_98;
reg   [7:0] lineBuff3_fu_102;
reg   [7:0] lineBuff2_fu_106;
reg   [7:0] lineBuff1_fu_110;
reg   [7:0] lineBuff0_fu_114;
reg   [7:0] pixel_in_val_fu_118;
reg   [7:0] window_val_0_0_fu_122;
wire   [7:0] window_val_0_0_4_fu_800_p3;
reg   [7:0] window_val_0_1_fu_126;
reg   [7:0] window_val_0_2_fu_130;
reg   [7:0] window_val_0_3_fu_134;
reg   [7:0] window_val_0_4_fu_138;
reg   [7:0] window_val_0_5_fu_142;
reg   [7:0] window_val_0_6_fu_146;
reg   [7:0] window_val_0_7_fu_150;
reg   [7:0] window_val_1_0_fu_154;
wire   [7:0] window_val_1_0_4_fu_1086_p3;
reg   [7:0] window_val_1_1_fu_158;
reg   [7:0] window_val_1_2_fu_162;
reg   [7:0] window_val_1_3_fu_166;
reg   [7:0] window_val_1_4_fu_170;
reg   [7:0] window_val_1_5_fu_174;
reg   [7:0] window_val_1_6_fu_178;
reg   [7:0] window_val_1_7_fu_182;
reg   [7:0] window_val_2_0_fu_186;
wire   [7:0] window_val_2_0_4_fu_1372_p3;
reg   [7:0] window_val_2_1_fu_190;
reg   [7:0] window_val_2_2_fu_194;
reg   [7:0] window_val_2_3_fu_198;
reg   [7:0] window_val_2_4_fu_202;
reg   [7:0] window_val_2_5_fu_206;
reg   [7:0] window_val_2_6_fu_210;
reg   [7:0] window_val_2_7_fu_214;
reg   [7:0] window_val_3_0_fu_218;
wire   [7:0] window_val_3_0_4_fu_1623_p3;
reg   [7:0] window_val_3_1_fu_222;
reg   [7:0] window_val_3_2_fu_226;
reg   [7:0] window_val_3_3_fu_230;
reg   [7:0] window_val_3_4_fu_234;
reg   [7:0] window_val_3_5_fu_238;
reg   [7:0] window_val_3_6_fu_242;
reg   [7:0] window_val_3_7_fu_246;
reg   [7:0] window_val_4_0_fu_250;
wire   [7:0] window_val_4_0_4_fu_1879_p3;
reg   [7:0] window_val_4_1_fu_254;
reg   [7:0] window_val_4_2_fu_258;
reg   [7:0] window_val_4_3_fu_262;
reg   [7:0] window_val_4_4_fu_266;
reg   [7:0] window_val_4_5_fu_270;
reg   [7:0] window_val_4_6_fu_274;
reg   [7:0] window_val_4_7_fu_278;
reg   [7:0] window_val_5_0_fu_282;
wire   [7:0] window_val_5_0_4_fu_2130_p3;
reg   [7:0] window_val_5_1_fu_286;
reg   [7:0] window_val_5_2_fu_290;
reg   [7:0] window_val_5_3_fu_294;
reg   [7:0] window_val_5_4_fu_298;
reg   [7:0] window_val_5_5_fu_302;
reg   [7:0] window_val_5_6_fu_306;
reg   [7:0] window_val_5_7_fu_310;
reg   [7:0] window_val_6_0_fu_314;
wire   [7:0] window_val_6_0_4_fu_2381_p3;
reg   [7:0] window_val_6_1_fu_318;
reg   [7:0] window_val_6_2_fu_322;
reg   [7:0] window_val_6_3_fu_326;
reg   [7:0] window_val_6_4_fu_330;
reg   [7:0] window_val_6_5_fu_334;
reg   [7:0] window_val_6_6_fu_338;
reg   [7:0] window_val_6_7_fu_342;
reg   [7:0] window_val_7_0_fu_346;
wire   [7:0] window_val_7_0_4_fu_2662_p3;
reg   [7:0] window_val_7_1_fu_350;
reg   [7:0] window_val_7_2_fu_354;
reg   [7:0] window_val_7_3_fu_358;
reg   [7:0] window_val_7_4_fu_362;
reg   [7:0] window_val_7_5_fu_366;
reg   [7:0] window_val_7_6_fu_370;
reg   [7:0] window_val_7_7_fu_374;
reg   [7:0] window_val_8_0_fu_378;
wire   [7:0] window_val_8_0_4_fu_2656_p3;
reg   [7:0] window_val_8_1_fu_382;
reg   [7:0] window_val_8_2_fu_386;
reg   [7:0] window_val_8_3_fu_390;
reg   [7:0] window_val_8_4_fu_394;
reg   [7:0] window_val_8_5_fu_398;
reg   [7:0] window_val_8_6_fu_402;
reg   [7:0] window_val_8_7_fu_406;
wire   [12:0] retval_i4_cast_fu_615_p1;
wire   [12:0] retval_i_cast_fu_625_p1;
wire   [12:0] tmp_cast_fu_647_p1;
wire   [8:0] tr5_fu_667_p4;
wire   [12:0] tmp_55_cast_fu_702_p1;
wire   [11:0] t_V_7_cast_fu_694_p1;
wire   [7:0] tr_fu_727_p4;
wire   [0:0] icmp_fu_737_p2;
wire   [0:0] notlhs_fu_753_p2;
wire   [1:0] countOnes_cast_fu_969_p1;
wire   [1:0] countOnes_1_fu_972_p3;
wire   [1:0] tmp_77_0_2_fu_978_p2;
wire   [1:0] countOnes_2_fu_984_p3;
wire   [2:0] countOnes_2_cast_fu_991_p1;
wire   [2:0] tmp_77_0_3_fu_995_p2;
wire   [2:0] tmp_77_0_4_fu_1032_p2;
wire   [2:0] countOnes_4_fu_1037_p3;
wire   [2:0] tmp_77_0_5_fu_1043_p2;
wire   [2:0] countOnes_6_fu_1092_p3;
wire   [3:0] countOnes_6_cast_fu_1097_p1;
wire   [3:0] tmp_77_0_7_fu_1101_p2;
wire   [3:0] countOnes_7_fu_1107_p3;
wire   [3:0] tmp_77_0_8_fu_1114_p2;
wire   [3:0] tmp_77_1_fu_1242_p2;
wire   [3:0] countOnes_9_fu_1247_p3;
wire   [3:0] tmp_77_1_1_fu_1253_p2;
wire   [3:0] countOnes_80_fu_1272_p3;
wire   [3:0] tmp_77_1_3_fu_1277_p2;
wire   [3:0] countOnes_81_fu_1283_p3;
wire   [3:0] tmp_77_1_4_fu_1290_p2;
wire   [3:0] tmp_77_1_5_fu_1303_p2;
wire   [3:0] countOnes_83_fu_1308_p3;
wire   [4:0] countOnes_14_cast_fu_1314_p1;
wire   [4:0] tmp_77_1_6_fu_1318_p2;
wire   [4:0] tmp_77_1_7_fu_1331_p2;
wire   [4:0] countOnes_86_fu_1378_p3;
wire   [0:0] tmp_76_2_fu_1383_p2;
wire   [4:0] tmp_77_2_fu_1389_p2;
wire   [4:0] tmp_77_2_1_fu_1512_p2;
wire   [4:0] countOnes_89_fu_1529_p3;
wire   [4:0] tmp_77_2_3_fu_1534_p2;
wire   [4:0] tmp_77_2_4_fu_1547_p2;
wire   [4:0] countOnes_92_fu_1564_p3;
wire   [4:0] tmp_77_2_6_fu_1569_p2;
wire   [4:0] tmp_77_2_7_fu_1582_p2;
wire   [4:0] countOnes_95_fu_1629_p3;
wire   [0:0] tmp_76_3_fu_1634_p2;
wire   [4:0] tmp_77_3_fu_1640_p2;
wire   [4:0] tmp_77_3_1_fu_1763_p2;
wire   [4:0] countOnes_98_fu_1780_p3;
wire   [4:0] tmp_77_3_3_fu_1785_p2;
wire   [5:0] countOnes_30_cast_fu_1798_p1;
wire   [5:0] tmp_77_3_4_fu_1801_p2;
wire   [5:0] countOnes_101_fu_1820_p3;
wire   [5:0] tmp_77_3_6_fu_1825_p2;
wire   [5:0] tmp_77_3_7_fu_1838_p2;
wire   [5:0] countOnes_104_fu_1885_p3;
wire   [0:0] tmp_76_4_fu_1890_p2;
wire   [5:0] tmp_77_4_fu_1896_p2;
wire   [5:0] tmp_77_4_1_fu_2019_p2;
wire   [5:0] countOnes_107_fu_2036_p3;
wire   [5:0] tmp_77_4_3_fu_2041_p2;
wire   [5:0] tmp_77_4_4_fu_2054_p2;
wire   [5:0] countOnes_110_fu_2071_p3;
wire   [5:0] tmp_77_4_6_fu_2076_p2;
wire   [5:0] tmp_77_4_7_fu_2089_p2;
wire   [5:0] countOnes_113_fu_2136_p3;
wire   [0:0] tmp_76_5_fu_2141_p2;
wire   [5:0] tmp_77_5_fu_2147_p2;
wire   [5:0] tmp_77_5_1_fu_2270_p2;
wire   [5:0] countOnes_116_fu_2287_p3;
wire   [5:0] tmp_77_5_3_fu_2292_p2;
wire   [5:0] tmp_77_5_4_fu_2305_p2;
wire   [5:0] countOnes_119_fu_2322_p3;
wire   [5:0] tmp_77_5_6_fu_2327_p2;
wire   [5:0] tmp_77_5_7_fu_2340_p2;
wire   [5:0] countOnes_122_fu_2387_p3;
wire   [0:0] tmp_76_6_fu_2392_p2;
wire   [5:0] tmp_77_6_fu_2398_p2;
wire   [5:0] tmp_77_6_1_fu_2521_p2;
wire   [5:0] countOnes_125_fu_2538_p3;
wire   [5:0] tmp_77_6_3_fu_2543_p2;
wire   [5:0] tmp_77_6_4_fu_2556_p2;
wire   [5:0] countOnes_128_fu_2573_p3;
wire   [5:0] tmp_77_6_6_fu_2578_p2;
wire   [5:0] tmp_77_6_7_fu_2591_p2;
wire   [5:0] countOnes_131_fu_2668_p3;
wire   [6:0] countOnes_62_cast_fu_2673_p1;
wire   [0:0] tmp_76_7_fu_2677_p2;
wire   [6:0] tmp_77_7_fu_2683_p2;
wire   [6:0] tmp_77_7_1_fu_2921_p2;
wire   [6:0] countOnes_134_fu_2938_p3;
wire   [6:0] tmp_77_7_3_fu_2943_p2;
wire   [6:0] tmp_77_7_4_fu_2956_p2;
wire   [6:0] countOnes_137_fu_2973_p3;
wire   [6:0] tmp_77_7_6_fu_2978_p2;
wire   [6:0] tmp_77_7_7_fu_2991_p2;
wire   [6:0] countOnes_140_fu_3008_p3;
wire   [6:0] tmp_77_8_fu_3013_p2;
wire   [6:0] tmp_77_8_1_fu_3026_p2;
wire   [6:0] countOnes_143_fu_3043_p3;
wire   [6:0] tmp_77_8_3_fu_3048_p2;
wire   [6:0] tmp_77_8_4_fu_3061_p2;
wire   [6:0] countOnes_146_fu_3078_p3;
wire   [6:0] tmp_77_8_6_fu_3083_p2;
wire   [6:0] tmp_77_8_7_fu_3096_p2;
wire   [6:0] tmp_77_8_8_fu_3107_p2;
wire   [6:0] countOnes_149_fu_3112_p3;
wire   [0:0] tmp3_fu_3124_p2;
wire   [0:0] tmp2_fu_3128_p2;
wire   [0:0] pixel_out_val_fu_3133_p2;
reg   [1:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv7_29 = 7'b101001;
parameter    ap_true = 1'b1;


median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_0_address0 ),
    .ce0( lineBuffer_val_0_ce0 ),
    .q0( lineBuffer_val_0_q0 ),
    .address1( lineBuffer_val_0_address1 ),
    .ce1( lineBuffer_val_0_ce1 ),
    .we1( lineBuffer_val_0_we1 ),
    .d1( lineBuffer_val_0_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_1_address0 ),
    .ce0( lineBuffer_val_1_ce0 ),
    .q0( lineBuffer_val_1_q0 ),
    .address1( lineBuffer_val_1_address1 ),
    .ce1( lineBuffer_val_1_ce1 ),
    .we1( lineBuffer_val_1_we1 ),
    .d1( lineBuffer_val_1_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_2_address0 ),
    .ce0( lineBuffer_val_2_ce0 ),
    .q0( lineBuffer_val_2_q0 ),
    .address1( lineBuffer_val_2_address1 ),
    .ce1( lineBuffer_val_2_ce1 ),
    .we1( lineBuffer_val_2_we1 ),
    .d1( lineBuffer_val_2_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_3_address0 ),
    .ce0( lineBuffer_val_3_ce0 ),
    .q0( lineBuffer_val_3_q0 ),
    .address1( lineBuffer_val_3_address1 ),
    .ce1( lineBuffer_val_3_ce1 ),
    .we1( lineBuffer_val_3_we1 ),
    .d1( lineBuffer_val_3_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_4_address0 ),
    .ce0( lineBuffer_val_4_ce0 ),
    .q0( lineBuffer_val_4_q0 ),
    .address1( lineBuffer_val_4_address1 ),
    .ce1( lineBuffer_val_4_ce1 ),
    .we1( lineBuffer_val_4_we1 ),
    .d1( lineBuffer_val_4_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_5_address0 ),
    .ce0( lineBuffer_val_5_ce0 ),
    .q0( lineBuffer_val_5_q0 ),
    .address1( lineBuffer_val_5_address1 ),
    .ce1( lineBuffer_val_5_ce1 ),
    .we1( lineBuffer_val_5_we1 ),
    .d1( lineBuffer_val_5_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_6_address0 ),
    .ce0( lineBuffer_val_6_ce0 ),
    .q0( lineBuffer_val_6_q0 ),
    .address1( lineBuffer_val_6_address1 ),
    .ce1( lineBuffer_val_6_ce1 ),
    .we1( lineBuffer_val_6_we1 ),
    .d1( lineBuffer_val_6_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_7_address0 ),
    .ce0( lineBuffer_val_7_ce0 ),
    .q0( lineBuffer_val_7_q0 ),
    .address1( lineBuffer_val_7_address1 ),
    .ce1( lineBuffer_val_7_ce1 ),
    .we1( lineBuffer_val_7_we1 ),
    .d1( lineBuffer_val_7_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_7_fu_706_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == tmp_7_fu_706_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_7_fu_706_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it43 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it44 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it45 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it46 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it47 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it48 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it49 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it50 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it51 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it52 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it53 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_7_fu_706_p2))) begin
        t_V_4_reg_592 <= i_V_reg_3726;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_39)) begin
        t_V_4_reg_592 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == tmp_7_fu_706_p2))) begin
        t_V_reg_603 <= j_V_fu_711_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
        t_V_reg_603 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it10 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it9;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it11 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it10;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it12 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it11;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it13 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it12;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it14 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it13;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it15 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it14;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it16 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it15;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it17 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it16;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it18 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it17;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it19 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it18;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it20 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it19;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it21 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it20;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it22 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it21;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it23 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it22;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it24 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it23;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it25 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it24;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it26 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it25;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it27 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it26;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it28 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it27;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it29 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it28;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it30 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it29;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it31 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it30;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it32 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it31;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it33 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it32;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it34 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it33;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it35 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it34;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it36 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it35;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it37 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it36;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it38 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it37;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it39 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it38;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it5 <= lineBuff0_load_reg_3948;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it6 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it5;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it7 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it6;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it8 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it7;
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it9 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it8;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it10 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it9;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it11 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it10;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it12 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it11;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it13 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it12;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it14 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it13;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it15 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it14;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it16 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it15;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it17 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it16;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it18 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it17;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it19 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it18;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it20 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it19;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it21 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it20;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it22 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it21;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it23 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it22;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it24 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it23;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it25 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it24;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it26 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it25;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it27 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it26;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it28 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it27;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it29 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it28;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it30 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it29;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it31 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it30;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it32 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it31;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it33 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it32;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it34 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it33;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it35 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it34;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it36 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it35;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it37 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it36;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it38 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it37;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it39 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it38;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it5 <= lineBuff1_load_reg_3943;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it6 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it5;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it7 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it6;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it8 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it7;
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it9 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it8;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it10 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it9;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it11 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it10;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it12 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it11;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it13 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it12;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it14 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it13;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it15 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it14;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it16 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it15;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it17 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it16;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it18 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it17;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it19 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it18;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it20 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it19;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it21 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it20;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it22 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it21;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it23 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it22;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it24 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it23;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it25 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it24;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it26 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it25;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it27 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it26;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it28 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it27;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it29 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it28;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it30 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it29;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it31 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it30;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it32 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it31;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it33 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it32;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it5 <= lineBuff2_load_reg_3938;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it6 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it5;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it7 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it6;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it8 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it7;
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it9 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it8;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it10 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it9;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it11 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it10;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it12 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it11;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it13 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it12;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it14 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it13;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it15 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it14;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it16 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it15;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it17 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it16;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it18 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it17;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it19 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it18;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it20 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it19;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it21 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it20;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it22 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it21;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it23 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it22;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it24 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it23;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it25 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it24;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it26 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it25;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it27 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it26;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it5 <= lineBuff3_load_reg_3933;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it6 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it5;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it7 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it6;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it8 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it7;
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it9 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it8;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it10 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it9;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it11 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it10;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it12 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it11;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it13 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it12;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it14 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it13;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it15 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it14;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it16 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it15;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it17 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it16;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it18 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it17;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it19 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it18;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it20 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it19;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it21 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it20;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it5 <= lineBuff4_load_reg_3928;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it6 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it5;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it7 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it6;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it8 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it7;
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it9 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it8;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it10 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it9;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it11 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it10;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it12 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it11;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it13 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it12;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it14 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it13;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it15 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it14;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it5 <= lineBuff5_load_reg_3923;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it6 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it5;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it7 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it6;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it8 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it7;
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it9 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it8;
        ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it5 <= lineBuff6_load_reg_3918;
        ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it6 <= ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it5;
        ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it7 <= ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it6;
        ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it8 <= ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it7;
        ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it9 <= ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it8;
        ap_reg_ppstg_not4_reg_3773_pp0_it1 <= not4_reg_3773;
        ap_reg_ppstg_not4_reg_3773_pp0_it10 <= ap_reg_ppstg_not4_reg_3773_pp0_it9;
        ap_reg_ppstg_not4_reg_3773_pp0_it11 <= ap_reg_ppstg_not4_reg_3773_pp0_it10;
        ap_reg_ppstg_not4_reg_3773_pp0_it12 <= ap_reg_ppstg_not4_reg_3773_pp0_it11;
        ap_reg_ppstg_not4_reg_3773_pp0_it13 <= ap_reg_ppstg_not4_reg_3773_pp0_it12;
        ap_reg_ppstg_not4_reg_3773_pp0_it14 <= ap_reg_ppstg_not4_reg_3773_pp0_it13;
        ap_reg_ppstg_not4_reg_3773_pp0_it15 <= ap_reg_ppstg_not4_reg_3773_pp0_it14;
        ap_reg_ppstg_not4_reg_3773_pp0_it16 <= ap_reg_ppstg_not4_reg_3773_pp0_it15;
        ap_reg_ppstg_not4_reg_3773_pp0_it17 <= ap_reg_ppstg_not4_reg_3773_pp0_it16;
        ap_reg_ppstg_not4_reg_3773_pp0_it18 <= ap_reg_ppstg_not4_reg_3773_pp0_it17;
        ap_reg_ppstg_not4_reg_3773_pp0_it19 <= ap_reg_ppstg_not4_reg_3773_pp0_it18;
        ap_reg_ppstg_not4_reg_3773_pp0_it2 <= ap_reg_ppstg_not4_reg_3773_pp0_it1;
        ap_reg_ppstg_not4_reg_3773_pp0_it20 <= ap_reg_ppstg_not4_reg_3773_pp0_it19;
        ap_reg_ppstg_not4_reg_3773_pp0_it21 <= ap_reg_ppstg_not4_reg_3773_pp0_it20;
        ap_reg_ppstg_not4_reg_3773_pp0_it22 <= ap_reg_ppstg_not4_reg_3773_pp0_it21;
        ap_reg_ppstg_not4_reg_3773_pp0_it23 <= ap_reg_ppstg_not4_reg_3773_pp0_it22;
        ap_reg_ppstg_not4_reg_3773_pp0_it24 <= ap_reg_ppstg_not4_reg_3773_pp0_it23;
        ap_reg_ppstg_not4_reg_3773_pp0_it25 <= ap_reg_ppstg_not4_reg_3773_pp0_it24;
        ap_reg_ppstg_not4_reg_3773_pp0_it26 <= ap_reg_ppstg_not4_reg_3773_pp0_it25;
        ap_reg_ppstg_not4_reg_3773_pp0_it27 <= ap_reg_ppstg_not4_reg_3773_pp0_it26;
        ap_reg_ppstg_not4_reg_3773_pp0_it28 <= ap_reg_ppstg_not4_reg_3773_pp0_it27;
        ap_reg_ppstg_not4_reg_3773_pp0_it29 <= ap_reg_ppstg_not4_reg_3773_pp0_it28;
        ap_reg_ppstg_not4_reg_3773_pp0_it3 <= ap_reg_ppstg_not4_reg_3773_pp0_it2;
        ap_reg_ppstg_not4_reg_3773_pp0_it30 <= ap_reg_ppstg_not4_reg_3773_pp0_it29;
        ap_reg_ppstg_not4_reg_3773_pp0_it31 <= ap_reg_ppstg_not4_reg_3773_pp0_it30;
        ap_reg_ppstg_not4_reg_3773_pp0_it32 <= ap_reg_ppstg_not4_reg_3773_pp0_it31;
        ap_reg_ppstg_not4_reg_3773_pp0_it33 <= ap_reg_ppstg_not4_reg_3773_pp0_it32;
        ap_reg_ppstg_not4_reg_3773_pp0_it34 <= ap_reg_ppstg_not4_reg_3773_pp0_it33;
        ap_reg_ppstg_not4_reg_3773_pp0_it35 <= ap_reg_ppstg_not4_reg_3773_pp0_it34;
        ap_reg_ppstg_not4_reg_3773_pp0_it36 <= ap_reg_ppstg_not4_reg_3773_pp0_it35;
        ap_reg_ppstg_not4_reg_3773_pp0_it37 <= ap_reg_ppstg_not4_reg_3773_pp0_it36;
        ap_reg_ppstg_not4_reg_3773_pp0_it38 <= ap_reg_ppstg_not4_reg_3773_pp0_it37;
        ap_reg_ppstg_not4_reg_3773_pp0_it39 <= ap_reg_ppstg_not4_reg_3773_pp0_it38;
        ap_reg_ppstg_not4_reg_3773_pp0_it4 <= ap_reg_ppstg_not4_reg_3773_pp0_it3;
        ap_reg_ppstg_not4_reg_3773_pp0_it5 <= ap_reg_ppstg_not4_reg_3773_pp0_it4;
        ap_reg_ppstg_not4_reg_3773_pp0_it6 <= ap_reg_ppstg_not4_reg_3773_pp0_it5;
        ap_reg_ppstg_not4_reg_3773_pp0_it7 <= ap_reg_ppstg_not4_reg_3773_pp0_it6;
        ap_reg_ppstg_not4_reg_3773_pp0_it8 <= ap_reg_ppstg_not4_reg_3773_pp0_it7;
        ap_reg_ppstg_not4_reg_3773_pp0_it9 <= ap_reg_ppstg_not4_reg_3773_pp0_it8;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it1 <= not_or_cond_reg_3800;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it10 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it9;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it11 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it10;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it12 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it11;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it13 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it12;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it14 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it13;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it15 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it14;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it16 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it15;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it17 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it16;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it18 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it17;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it19 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it18;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it2 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it1;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it20 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it19;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it21 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it20;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it22 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it21;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it23 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it22;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it24 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it23;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it25 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it24;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it26 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it25;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it27 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it26;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it28 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it27;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it29 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it28;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it3 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it2;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it30 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it29;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it31 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it30;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it32 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it31;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it33 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it32;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it34 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it33;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it35 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it34;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it36 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it35;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it37 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it36;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it38 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it37;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it39 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it38;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it4 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it3;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it40 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it39;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it41 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it40;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it42 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it41;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it43 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it42;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it44 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it43;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it45 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it44;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it46 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it45;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it47 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it46;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it48 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it47;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it49 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it48;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it5 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it4;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it50 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it49;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it51 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it50;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it51;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it6 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it5;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it7 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it6;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it8 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it7;
        ap_reg_ppstg_not_or_cond_reg_3800_pp0_it9 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it8;
        ap_reg_ppstg_or_cond_reg_3786_pp0_it1 <= or_cond_reg_3786;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it1 <= tmp_1_reg_3790;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it10 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it9;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it11 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it10;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it12 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it11;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it13 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it12;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it14 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it13;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it15 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it14;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it16 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it15;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it17 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it16;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it18 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it17;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it19 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it18;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it2 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it1;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it20 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it19;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it21 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it20;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it22 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it21;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it23 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it22;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it24 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it23;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it25 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it24;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it26 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it25;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it27 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it26;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it28 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it27;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it29 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it28;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it3 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it2;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it30 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it29;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it31 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it30;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it32 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it31;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it33 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it32;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it34 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it33;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it35 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it34;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it36 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it35;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it37 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it36;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it38 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it37;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it39 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it38;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it4 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it3;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it40 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it39;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it41 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it40;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it42 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it41;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it43 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it42;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it44 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it43;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it45 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it44;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it46 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it45;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it47 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it46;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it48 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it47;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it49 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it48;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it5 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it4;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it50 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it49;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it51 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it50;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it52 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it51;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it6 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it5;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it7 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it6;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it8 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it7;
        ap_reg_ppstg_tmp_1_reg_3790_pp0_it9 <= ap_reg_ppstg_tmp_1_reg_3790_pp0_it8;
        ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[0] <= tmp_6_reg_3751[0];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[1] <= tmp_6_reg_3751[1];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[2] <= tmp_6_reg_3751[2];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[3] <= tmp_6_reg_3751[3];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[4] <= tmp_6_reg_3751[4];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[5] <= tmp_6_reg_3751[5];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[6] <= tmp_6_reg_3751[6];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[7] <= tmp_6_reg_3751[7];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[8] <= tmp_6_reg_3751[8];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[9] <= tmp_6_reg_3751[9];
ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[10] <= tmp_6_reg_3751[10];
        ap_reg_ppstg_tmp_76_0_4_reg_3882_pp0_it3 <= tmp_76_0_4_reg_3882;
        ap_reg_ppstg_tmp_76_0_5_reg_3887_pp0_it3 <= tmp_76_0_5_reg_3887;
        ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it3 <= tmp_76_0_6_reg_3892;
        ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it4 <= ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it3;
        ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it3 <= tmp_76_0_7_reg_3897;
        ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it4 <= ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it3;
        ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it3 <= tmp_76_0_8_reg_3902;
        ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it4 <= ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it3;
        ap_reg_ppstg_tmp_76_1_2_reg_3979_pp0_it6 <= tmp_76_1_2_reg_3979;
        ap_reg_ppstg_tmp_76_1_3_reg_3984_pp0_it6 <= tmp_76_1_3_reg_3984;
        ap_reg_ppstg_tmp_76_1_4_reg_3989_pp0_it6 <= tmp_76_1_4_reg_3989;
        ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it6 <= tmp_76_1_5_reg_3994;
        ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it7 <= ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it6;
        ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it6 <= tmp_76_1_6_reg_3999;
        ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it7 <= ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it6;
        ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it6 <= tmp_76_1_7_reg_4004;
        ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it7 <= ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it6;
        ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it8 <= ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it7;
        ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it6 <= tmp_76_1_8_reg_4009;
        ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it7 <= ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it6;
        ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it8 <= ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it7;
        ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it9 <= ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it8;
        ap_reg_ppstg_tmp_76_2_2_reg_4057_pp0_it11 <= tmp_76_2_2_reg_4057;
        ap_reg_ppstg_tmp_76_2_3_reg_4062_pp0_it11 <= tmp_76_2_3_reg_4062;
        ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it11 <= tmp_76_2_4_reg_4067;
        ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it12 <= ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it11;
        ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it11 <= tmp_76_2_5_reg_4072;
        ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it12 <= ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it11;
        ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it13 <= ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it12;
        ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it11 <= tmp_76_2_6_reg_4077;
        ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it12 <= ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it11;
        ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it13 <= ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it12;
        ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it11 <= tmp_76_2_7_reg_4082;
        ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it12 <= ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it11;
        ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it13 <= ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it12;
        ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it14 <= ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it13;
        ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it11 <= tmp_76_2_8_reg_4087;
        ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it12 <= ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it11;
        ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it13 <= ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it12;
        ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it14 <= ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it13;
        ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it15 <= ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it14;
        ap_reg_ppstg_tmp_76_3_2_reg_4145_pp0_it17 <= tmp_76_3_2_reg_4145;
        ap_reg_ppstg_tmp_76_3_3_reg_4150_pp0_it17 <= tmp_76_3_3_reg_4150;
        ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it17 <= tmp_76_3_4_reg_4155;
        ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it18 <= ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it17;
        ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it17 <= tmp_76_3_5_reg_4160;
        ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it18 <= ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it17;
        ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it19 <= ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it18;
        ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it17 <= tmp_76_3_6_reg_4165;
        ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it18 <= ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it17;
        ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it19 <= ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it18;
        ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it17 <= tmp_76_3_7_reg_4170;
        ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it18 <= ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it17;
        ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it19 <= ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it18;
        ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it20 <= ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it19;
        ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it17 <= tmp_76_3_8_reg_4175;
        ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it18 <= ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it17;
        ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it19 <= ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it18;
        ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it20 <= ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it19;
        ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it21 <= ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it20;
        ap_reg_ppstg_tmp_76_4_2_reg_4232_pp0_it23 <= tmp_76_4_2_reg_4232;
        ap_reg_ppstg_tmp_76_4_3_reg_4237_pp0_it23 <= tmp_76_4_3_reg_4237;
        ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it23 <= tmp_76_4_4_reg_4242;
        ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it24 <= ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it23;
        ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it23 <= tmp_76_4_5_reg_4247;
        ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it24 <= ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it23;
        ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it25 <= ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it24;
        ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it23 <= tmp_76_4_6_reg_4252;
        ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it24 <= ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it23;
        ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it25 <= ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it24;
        ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it23 <= tmp_76_4_7_reg_4257;
        ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it24 <= ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it23;
        ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it25 <= ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it24;
        ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it26 <= ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it25;
        ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it23 <= tmp_76_4_8_reg_4262;
        ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it24 <= ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it23;
        ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it25 <= ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it24;
        ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it26 <= ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it25;
        ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it27 <= ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it26;
        ap_reg_ppstg_tmp_76_5_2_reg_4320_pp0_it29 <= tmp_76_5_2_reg_4320;
        ap_reg_ppstg_tmp_76_5_3_reg_4325_pp0_it29 <= tmp_76_5_3_reg_4325;
        ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it29 <= tmp_76_5_4_reg_4330;
        ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it30 <= ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it29;
        ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it29 <= tmp_76_5_5_reg_4335;
        ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it30 <= ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it29;
        ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it31 <= ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it30;
        ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it29 <= tmp_76_5_6_reg_4340;
        ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it30 <= ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it29;
        ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it31 <= ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it30;
        ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it29 <= tmp_76_5_7_reg_4345;
        ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it30 <= ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it29;
        ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it31 <= ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it30;
        ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it32 <= ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it31;
        ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it29 <= tmp_76_5_8_reg_4350;
        ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it30 <= ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it29;
        ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it31 <= ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it30;
        ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it32 <= ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it31;
        ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it33 <= ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it32;
        ap_reg_ppstg_tmp_76_6_2_reg_4408_pp0_it35 <= tmp_76_6_2_reg_4408;
        ap_reg_ppstg_tmp_76_6_3_reg_4413_pp0_it35 <= tmp_76_6_3_reg_4413;
        ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it35 <= tmp_76_6_4_reg_4418;
        ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it36 <= ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it35;
        ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it35 <= tmp_76_6_5_reg_4423;
        ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it36 <= ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it35;
        ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it37 <= ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it36;
        ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it35 <= tmp_76_6_6_reg_4428;
        ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it36 <= ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it35;
        ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it37 <= ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it36;
        ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it35 <= tmp_76_6_7_reg_4433;
        ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it36 <= ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it35;
        ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it37 <= ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it36;
        ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it38 <= ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it37;
        ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it35 <= tmp_76_6_8_reg_4438;
        ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it36 <= ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it35;
        ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it37 <= ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it36;
        ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it38 <= ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it37;
        ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it39 <= ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it38;
        ap_reg_ppstg_tmp_76_7_2_reg_4496_pp0_it41 <= tmp_76_7_2_reg_4496;
        ap_reg_ppstg_tmp_76_7_3_reg_4501_pp0_it41 <= tmp_76_7_3_reg_4501;
        ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it41 <= tmp_76_7_4_reg_4506;
        ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it42 <= ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it41;
        ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it41 <= tmp_76_7_5_reg_4511;
        ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it42 <= ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it41;
        ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it43 <= ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it42;
        ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it41 <= tmp_76_7_6_reg_4516;
        ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it42 <= ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it41;
        ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it43 <= ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it42;
        ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it41 <= tmp_76_7_7_reg_4521;
        ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it42 <= ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it41;
        ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it43 <= ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it42;
        ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it44 <= ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it43;
        ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it41 <= tmp_76_7_8_reg_4526;
        ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it42 <= ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it41;
        ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it43 <= ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it42;
        ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it44 <= ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it43;
        ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it45 <= ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it44;
        ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it41 <= tmp_76_8_1_reg_4536;
        ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it42 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it41;
        ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it43 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it42;
        ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it44 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it43;
        ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it45 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it44;
        ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it46 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it45;
        ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it41 <= tmp_76_8_2_reg_4541;
        ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it42 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it41;
        ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it43 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it42;
        ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it44 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it43;
        ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it45 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it44;
        ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it46 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it45;
        ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it47 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it46;
        ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it41 <= tmp_76_8_3_reg_4546;
        ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it42 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it41;
        ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it43 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it42;
        ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it44 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it43;
        ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it45 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it44;
        ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it46 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it45;
        ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it47 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it46;
        ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it41 <= tmp_76_8_4_reg_4551;
        ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it42 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it41;
        ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it43 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it42;
        ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it44 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it43;
        ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it45 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it44;
        ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it46 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it45;
        ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it47 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it46;
        ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it48 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it47;
        ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it41 <= tmp_76_8_5_reg_4556;
        ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it42 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it41;
        ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it43 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it42;
        ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it44 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it43;
        ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it45 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it44;
        ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it46 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it45;
        ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it47 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it46;
        ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it48 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it47;
        ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it49 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it48;
        ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it41 <= tmp_76_8_6_reg_4561;
        ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it42 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it41;
        ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it43 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it42;
        ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it44 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it43;
        ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it45 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it44;
        ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it46 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it45;
        ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it47 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it46;
        ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it48 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it47;
        ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it49 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it48;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it41 <= tmp_76_8_7_reg_4566;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it42 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it41;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it43 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it42;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it44 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it43;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it45 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it44;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it46 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it45;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it47 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it46;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it48 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it47;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it49 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it48;
        ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it50 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it49;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it41 <= tmp_76_8_8_reg_4571;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it42 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it41;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it43 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it42;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it44 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it43;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it45 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it44;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it46 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it45;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it47 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it46;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it48 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it47;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it49 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it48;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it50 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it49;
        ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it51 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it50;
        ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it41 <= tmp_76_8_reg_4531;
        ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it42 <= ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it41;
        ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it43 <= ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it42;
        ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it44 <= ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it43;
        ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it45 <= ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it44;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 <= tmp_7_reg_3764;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it10 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it9;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it11 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it10;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it12 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it11;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it13 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it12;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it14 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it13;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it15 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it14;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it16 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it15;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it17 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it16;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it18 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it17;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it19 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it18;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it1;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it20 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it19;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it21 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it20;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it22 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it21;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it23 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it22;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it24 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it23;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it25 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it24;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it26 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it25;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it27 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it26;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it28 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it27;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it29 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it28;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it3 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it2;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it30 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it29;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it31 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it30;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it32 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it31;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it33 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it32;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it34 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it33;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it35 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it34;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it36 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it35;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it37 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it36;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it38 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it37;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it39 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it38;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it4 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it3;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it40 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it39;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it41 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it40;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it42 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it41;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it43 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it42;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it44 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it43;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it45 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it44;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it46 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it45;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it47 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it46;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it48 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it47;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it49 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it48;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it5 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it4;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it50 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it49;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it51 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it50;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it52 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it51;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it6 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it5;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it7 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it6;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it8 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it7;
        ap_reg_ppstg_tmp_7_reg_3764_pp0_it9 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it8;
        ap_reg_ppstg_tmp_reg_3795_pp0_it1 <= tmp_reg_3795;
        ap_reg_ppstg_tmp_reg_3795_pp0_it10 <= ap_reg_ppstg_tmp_reg_3795_pp0_it9;
        ap_reg_ppstg_tmp_reg_3795_pp0_it11 <= ap_reg_ppstg_tmp_reg_3795_pp0_it10;
        ap_reg_ppstg_tmp_reg_3795_pp0_it12 <= ap_reg_ppstg_tmp_reg_3795_pp0_it11;
        ap_reg_ppstg_tmp_reg_3795_pp0_it13 <= ap_reg_ppstg_tmp_reg_3795_pp0_it12;
        ap_reg_ppstg_tmp_reg_3795_pp0_it14 <= ap_reg_ppstg_tmp_reg_3795_pp0_it13;
        ap_reg_ppstg_tmp_reg_3795_pp0_it15 <= ap_reg_ppstg_tmp_reg_3795_pp0_it14;
        ap_reg_ppstg_tmp_reg_3795_pp0_it16 <= ap_reg_ppstg_tmp_reg_3795_pp0_it15;
        ap_reg_ppstg_tmp_reg_3795_pp0_it17 <= ap_reg_ppstg_tmp_reg_3795_pp0_it16;
        ap_reg_ppstg_tmp_reg_3795_pp0_it18 <= ap_reg_ppstg_tmp_reg_3795_pp0_it17;
        ap_reg_ppstg_tmp_reg_3795_pp0_it19 <= ap_reg_ppstg_tmp_reg_3795_pp0_it18;
        ap_reg_ppstg_tmp_reg_3795_pp0_it2 <= ap_reg_ppstg_tmp_reg_3795_pp0_it1;
        ap_reg_ppstg_tmp_reg_3795_pp0_it20 <= ap_reg_ppstg_tmp_reg_3795_pp0_it19;
        ap_reg_ppstg_tmp_reg_3795_pp0_it21 <= ap_reg_ppstg_tmp_reg_3795_pp0_it20;
        ap_reg_ppstg_tmp_reg_3795_pp0_it22 <= ap_reg_ppstg_tmp_reg_3795_pp0_it21;
        ap_reg_ppstg_tmp_reg_3795_pp0_it23 <= ap_reg_ppstg_tmp_reg_3795_pp0_it22;
        ap_reg_ppstg_tmp_reg_3795_pp0_it24 <= ap_reg_ppstg_tmp_reg_3795_pp0_it23;
        ap_reg_ppstg_tmp_reg_3795_pp0_it25 <= ap_reg_ppstg_tmp_reg_3795_pp0_it24;
        ap_reg_ppstg_tmp_reg_3795_pp0_it26 <= ap_reg_ppstg_tmp_reg_3795_pp0_it25;
        ap_reg_ppstg_tmp_reg_3795_pp0_it27 <= ap_reg_ppstg_tmp_reg_3795_pp0_it26;
        ap_reg_ppstg_tmp_reg_3795_pp0_it28 <= ap_reg_ppstg_tmp_reg_3795_pp0_it27;
        ap_reg_ppstg_tmp_reg_3795_pp0_it29 <= ap_reg_ppstg_tmp_reg_3795_pp0_it28;
        ap_reg_ppstg_tmp_reg_3795_pp0_it3 <= ap_reg_ppstg_tmp_reg_3795_pp0_it2;
        ap_reg_ppstg_tmp_reg_3795_pp0_it30 <= ap_reg_ppstg_tmp_reg_3795_pp0_it29;
        ap_reg_ppstg_tmp_reg_3795_pp0_it31 <= ap_reg_ppstg_tmp_reg_3795_pp0_it30;
        ap_reg_ppstg_tmp_reg_3795_pp0_it32 <= ap_reg_ppstg_tmp_reg_3795_pp0_it31;
        ap_reg_ppstg_tmp_reg_3795_pp0_it33 <= ap_reg_ppstg_tmp_reg_3795_pp0_it32;
        ap_reg_ppstg_tmp_reg_3795_pp0_it34 <= ap_reg_ppstg_tmp_reg_3795_pp0_it33;
        ap_reg_ppstg_tmp_reg_3795_pp0_it35 <= ap_reg_ppstg_tmp_reg_3795_pp0_it34;
        ap_reg_ppstg_tmp_reg_3795_pp0_it36 <= ap_reg_ppstg_tmp_reg_3795_pp0_it35;
        ap_reg_ppstg_tmp_reg_3795_pp0_it37 <= ap_reg_ppstg_tmp_reg_3795_pp0_it36;
        ap_reg_ppstg_tmp_reg_3795_pp0_it38 <= ap_reg_ppstg_tmp_reg_3795_pp0_it37;
        ap_reg_ppstg_tmp_reg_3795_pp0_it39 <= ap_reg_ppstg_tmp_reg_3795_pp0_it38;
        ap_reg_ppstg_tmp_reg_3795_pp0_it4 <= ap_reg_ppstg_tmp_reg_3795_pp0_it3;
        ap_reg_ppstg_tmp_reg_3795_pp0_it40 <= ap_reg_ppstg_tmp_reg_3795_pp0_it39;
        ap_reg_ppstg_tmp_reg_3795_pp0_it41 <= ap_reg_ppstg_tmp_reg_3795_pp0_it40;
        ap_reg_ppstg_tmp_reg_3795_pp0_it42 <= ap_reg_ppstg_tmp_reg_3795_pp0_it41;
        ap_reg_ppstg_tmp_reg_3795_pp0_it43 <= ap_reg_ppstg_tmp_reg_3795_pp0_it42;
        ap_reg_ppstg_tmp_reg_3795_pp0_it44 <= ap_reg_ppstg_tmp_reg_3795_pp0_it43;
        ap_reg_ppstg_tmp_reg_3795_pp0_it45 <= ap_reg_ppstg_tmp_reg_3795_pp0_it44;
        ap_reg_ppstg_tmp_reg_3795_pp0_it46 <= ap_reg_ppstg_tmp_reg_3795_pp0_it45;
        ap_reg_ppstg_tmp_reg_3795_pp0_it47 <= ap_reg_ppstg_tmp_reg_3795_pp0_it46;
        ap_reg_ppstg_tmp_reg_3795_pp0_it48 <= ap_reg_ppstg_tmp_reg_3795_pp0_it47;
        ap_reg_ppstg_tmp_reg_3795_pp0_it49 <= ap_reg_ppstg_tmp_reg_3795_pp0_it48;
        ap_reg_ppstg_tmp_reg_3795_pp0_it5 <= ap_reg_ppstg_tmp_reg_3795_pp0_it4;
        ap_reg_ppstg_tmp_reg_3795_pp0_it50 <= ap_reg_ppstg_tmp_reg_3795_pp0_it49;
        ap_reg_ppstg_tmp_reg_3795_pp0_it51 <= ap_reg_ppstg_tmp_reg_3795_pp0_it50;
        ap_reg_ppstg_tmp_reg_3795_pp0_it52 <= ap_reg_ppstg_tmp_reg_3795_pp0_it51;
        ap_reg_ppstg_tmp_reg_3795_pp0_it6 <= ap_reg_ppstg_tmp_reg_3795_pp0_it5;
        ap_reg_ppstg_tmp_reg_3795_pp0_it7 <= ap_reg_ppstg_tmp_reg_3795_pp0_it6;
        ap_reg_ppstg_tmp_reg_3795_pp0_it8 <= ap_reg_ppstg_tmp_reg_3795_pp0_it7;
        ap_reg_ppstg_tmp_reg_3795_pp0_it9 <= ap_reg_ppstg_tmp_reg_3795_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it18))) begin
        countOnes_100_reg_4195 <= countOnes_100_fu_1807_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it19))) begin
        countOnes_102_reg_4205 <= countOnes_102_fu_1831_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it20))) begin
        countOnes_103_reg_4211 <= countOnes_103_fu_1843_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it21))) begin
        countOnes_105_reg_4221 <= countOnes_105_fu_1902_p3;
        tmp_76_4_1_reg_4227 <= tmp_76_4_1_fu_1910_p2;
        tmp_76_4_2_reg_4232 <= tmp_76_4_2_fu_1916_p2;
        tmp_76_4_3_reg_4237 <= tmp_76_4_3_fu_1922_p2;
        tmp_76_4_4_reg_4242 <= tmp_76_4_4_fu_1928_p2;
        tmp_76_4_5_reg_4247 <= tmp_76_4_5_fu_1934_p2;
        tmp_76_4_6_reg_4252 <= tmp_76_4_6_fu_1940_p2;
        tmp_76_4_7_reg_4257 <= tmp_76_4_7_fu_1946_p2;
        tmp_76_4_8_reg_4262 <= tmp_76_4_8_fu_1952_p2;
        window_val_4_0_fu_250 <= window_val_4_0_4_fu_1879_p3;
        window_val_4_1_fu_254 <= window_val_4_0_fu_250;
        window_val_4_2_fu_258 <= window_val_4_1_fu_254;
        window_val_4_3_fu_262 <= window_val_4_2_fu_258;
        window_val_4_4_fu_266 <= window_val_4_3_fu_262;
        window_val_4_5_fu_270 <= window_val_4_4_fu_266;
        window_val_4_6_fu_274 <= window_val_4_5_fu_270;
        window_val_4_7_fu_278 <= window_val_4_6_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it22))) begin
        countOnes_106_reg_4267 <= countOnes_106_fu_2024_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it23))) begin
        countOnes_108_reg_4277 <= countOnes_108_fu_2047_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it24))) begin
        countOnes_109_reg_4283 <= countOnes_109_fu_2059_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it25))) begin
        countOnes_111_reg_4293 <= countOnes_111_fu_2082_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it26))) begin
        countOnes_112_reg_4299 <= countOnes_112_fu_2094_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it27))) begin
        countOnes_114_reg_4309 <= countOnes_114_fu_2153_p3;
        tmp_76_5_1_reg_4315 <= tmp_76_5_1_fu_2161_p2;
        tmp_76_5_2_reg_4320 <= tmp_76_5_2_fu_2167_p2;
        tmp_76_5_3_reg_4325 <= tmp_76_5_3_fu_2173_p2;
        tmp_76_5_4_reg_4330 <= tmp_76_5_4_fu_2179_p2;
        tmp_76_5_5_reg_4335 <= tmp_76_5_5_fu_2185_p2;
        tmp_76_5_6_reg_4340 <= tmp_76_5_6_fu_2191_p2;
        tmp_76_5_7_reg_4345 <= tmp_76_5_7_fu_2197_p2;
        tmp_76_5_8_reg_4350 <= tmp_76_5_8_fu_2203_p2;
        window_val_5_0_fu_282 <= window_val_5_0_4_fu_2130_p3;
        window_val_5_1_fu_286 <= window_val_5_0_fu_282;
        window_val_5_2_fu_290 <= window_val_5_1_fu_286;
        window_val_5_3_fu_294 <= window_val_5_2_fu_290;
        window_val_5_4_fu_298 <= window_val_5_3_fu_294;
        window_val_5_5_fu_302 <= window_val_5_4_fu_298;
        window_val_5_6_fu_306 <= window_val_5_5_fu_302;
        window_val_5_7_fu_310 <= window_val_5_6_fu_306;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it28))) begin
        countOnes_115_reg_4355 <= countOnes_115_fu_2275_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it29))) begin
        countOnes_117_reg_4365 <= countOnes_117_fu_2298_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it30))) begin
        countOnes_118_reg_4371 <= countOnes_118_fu_2310_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it31))) begin
        countOnes_120_reg_4381 <= countOnes_120_fu_2333_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it32))) begin
        countOnes_121_reg_4387 <= countOnes_121_fu_2345_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it33))) begin
        countOnes_123_reg_4397 <= countOnes_123_fu_2404_p3;
        tmp_76_6_1_reg_4403 <= tmp_76_6_1_fu_2412_p2;
        tmp_76_6_2_reg_4408 <= tmp_76_6_2_fu_2418_p2;
        tmp_76_6_3_reg_4413 <= tmp_76_6_3_fu_2424_p2;
        tmp_76_6_4_reg_4418 <= tmp_76_6_4_fu_2430_p2;
        tmp_76_6_5_reg_4423 <= tmp_76_6_5_fu_2436_p2;
        tmp_76_6_6_reg_4428 <= tmp_76_6_6_fu_2442_p2;
        tmp_76_6_7_reg_4433 <= tmp_76_6_7_fu_2448_p2;
        tmp_76_6_8_reg_4438 <= tmp_76_6_8_fu_2454_p2;
        window_val_6_0_fu_314 <= window_val_6_0_4_fu_2381_p3;
        window_val_6_1_fu_318 <= window_val_6_0_fu_314;
        window_val_6_2_fu_322 <= window_val_6_1_fu_318;
        window_val_6_3_fu_326 <= window_val_6_2_fu_322;
        window_val_6_4_fu_330 <= window_val_6_3_fu_326;
        window_val_6_5_fu_334 <= window_val_6_4_fu_330;
        window_val_6_6_fu_338 <= window_val_6_5_fu_334;
        window_val_6_7_fu_342 <= window_val_6_6_fu_338;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it34))) begin
        countOnes_124_reg_4443 <= countOnes_124_fu_2526_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it35))) begin
        countOnes_126_reg_4453 <= countOnes_126_fu_2549_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it36))) begin
        countOnes_127_reg_4459 <= countOnes_127_fu_2561_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it37))) begin
        countOnes_129_reg_4469 <= countOnes_129_fu_2584_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it38))) begin
        countOnes_130_reg_4475 <= countOnes_130_fu_2596_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it39))) begin
        countOnes_132_reg_4485 <= countOnes_132_fu_2689_p3;
        tmp_76_7_1_reg_4491 <= tmp_76_7_1_fu_2697_p2;
        tmp_76_7_2_reg_4496 <= tmp_76_7_2_fu_2703_p2;
        tmp_76_7_3_reg_4501 <= tmp_76_7_3_fu_2709_p2;
        tmp_76_7_4_reg_4506 <= tmp_76_7_4_fu_2715_p2;
        tmp_76_7_5_reg_4511 <= tmp_76_7_5_fu_2721_p2;
        tmp_76_7_6_reg_4516 <= tmp_76_7_6_fu_2727_p2;
        tmp_76_7_7_reg_4521 <= tmp_76_7_7_fu_2733_p2;
        tmp_76_7_8_reg_4526 <= tmp_76_7_8_fu_2739_p2;
        tmp_76_8_1_reg_4536 <= tmp_76_8_1_fu_2751_p2;
        tmp_76_8_2_reg_4541 <= tmp_76_8_2_fu_2757_p2;
        tmp_76_8_3_reg_4546 <= tmp_76_8_3_fu_2763_p2;
        tmp_76_8_4_reg_4551 <= tmp_76_8_4_fu_2769_p2;
        tmp_76_8_5_reg_4556 <= tmp_76_8_5_fu_2775_p2;
        tmp_76_8_6_reg_4561 <= tmp_76_8_6_fu_2781_p2;
        tmp_76_8_7_reg_4566 <= tmp_76_8_7_fu_2787_p2;
        tmp_76_8_8_reg_4571 <= tmp_76_8_8_fu_2793_p2;
        tmp_76_8_reg_4531 <= tmp_76_8_fu_2745_p2;
        window_val_7_0_fu_346 <= window_val_7_0_4_fu_2662_p3;
        window_val_7_1_fu_350 <= window_val_7_0_fu_346;
        window_val_7_2_fu_354 <= window_val_7_1_fu_350;
        window_val_7_3_fu_358 <= window_val_7_2_fu_354;
        window_val_7_4_fu_362 <= window_val_7_3_fu_358;
        window_val_7_5_fu_366 <= window_val_7_4_fu_362;
        window_val_7_6_fu_370 <= window_val_7_5_fu_366;
        window_val_7_7_fu_374 <= window_val_7_6_fu_370;
        window_val_8_0_fu_378 <= window_val_8_0_4_fu_2656_p3;
        window_val_8_1_fu_382 <= window_val_8_0_fu_378;
        window_val_8_2_fu_386 <= window_val_8_1_fu_382;
        window_val_8_3_fu_390 <= window_val_8_2_fu_386;
        window_val_8_4_fu_394 <= window_val_8_3_fu_390;
        window_val_8_5_fu_398 <= window_val_8_4_fu_394;
        window_val_8_6_fu_402 <= window_val_8_5_fu_398;
        window_val_8_7_fu_406 <= window_val_8_6_fu_402;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it40))) begin
        countOnes_133_reg_4576 <= countOnes_133_fu_2926_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it41))) begin
        countOnes_135_reg_4586 <= countOnes_135_fu_2949_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it42))) begin
        countOnes_136_reg_4592 <= countOnes_136_fu_2961_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it44) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it43))) begin
        countOnes_138_reg_4602 <= countOnes_138_fu_2984_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it45) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it44))) begin
        countOnes_139_reg_4608 <= countOnes_139_fu_2996_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it46) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it45))) begin
        countOnes_141_reg_4618 <= countOnes_141_fu_3019_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it47) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it46))) begin
        countOnes_142_reg_4624 <= countOnes_142_fu_3031_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it47))) begin
        countOnes_144_reg_4634 <= countOnes_144_fu_3054_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it49) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it48))) begin
        countOnes_145_reg_4640 <= countOnes_145_fu_3066_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it49))) begin
        countOnes_147_reg_4650 <= countOnes_147_fu_3089_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it51) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it50))) begin
        countOnes_148_reg_4656 <= countOnes_148_fu_3101_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2))) begin
        countOnes_3_reg_3907 <= countOnes_3_fu_1001_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it3))) begin
        countOnes_5_reg_3953 <= countOnes_5_fu_1049_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it6))) begin
        countOnes_82_reg_4024 <= countOnes_82_fu_1296_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it7))) begin
        countOnes_84_reg_4030 <= countOnes_84_fu_1324_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it8))) begin
        countOnes_85_reg_4036 <= countOnes_85_fu_1336_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it9))) begin
        countOnes_87_reg_4046 <= countOnes_87_fu_1395_p3;
        tmp_76_2_1_reg_4052 <= tmp_76_2_1_fu_1403_p2;
        tmp_76_2_2_reg_4057 <= tmp_76_2_2_fu_1409_p2;
        tmp_76_2_3_reg_4062 <= tmp_76_2_3_fu_1415_p2;
        tmp_76_2_4_reg_4067 <= tmp_76_2_4_fu_1421_p2;
        tmp_76_2_5_reg_4072 <= tmp_76_2_5_fu_1427_p2;
        tmp_76_2_6_reg_4077 <= tmp_76_2_6_fu_1433_p2;
        tmp_76_2_7_reg_4082 <= tmp_76_2_7_fu_1439_p2;
        tmp_76_2_8_reg_4087 <= tmp_76_2_8_fu_1445_p2;
        window_val_2_0_fu_186 <= window_val_2_0_4_fu_1372_p3;
        window_val_2_1_fu_190 <= window_val_2_0_fu_186;
        window_val_2_2_fu_194 <= window_val_2_1_fu_190;
        window_val_2_3_fu_198 <= window_val_2_2_fu_194;
        window_val_2_4_fu_202 <= window_val_2_3_fu_198;
        window_val_2_5_fu_206 <= window_val_2_4_fu_202;
        window_val_2_6_fu_210 <= window_val_2_5_fu_206;
        window_val_2_7_fu_214 <= window_val_2_6_fu_210;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it10))) begin
        countOnes_88_reg_4092 <= countOnes_88_fu_1517_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it4))) begin
        countOnes_8_reg_3963 <= countOnes_8_fu_1120_p3;
        tmp_76_1_1_reg_3974 <= tmp_76_1_1_fu_1133_p2;
        tmp_76_1_2_reg_3979 <= tmp_76_1_2_fu_1139_p2;
        tmp_76_1_3_reg_3984 <= tmp_76_1_3_fu_1145_p2;
        tmp_76_1_4_reg_3989 <= tmp_76_1_4_fu_1151_p2;
        tmp_76_1_5_reg_3994 <= tmp_76_1_5_fu_1157_p2;
        tmp_76_1_6_reg_3999 <= tmp_76_1_6_fu_1163_p2;
        tmp_76_1_7_reg_4004 <= tmp_76_1_7_fu_1169_p2;
        tmp_76_1_8_reg_4009 <= tmp_76_1_8_fu_1175_p2;
        tmp_76_1_reg_3969 <= tmp_76_1_fu_1127_p2;
        window_val_1_0_fu_154 <= window_val_1_0_4_fu_1086_p3;
        window_val_1_1_fu_158 <= window_val_1_0_fu_154;
        window_val_1_2_fu_162 <= window_val_1_1_fu_158;
        window_val_1_3_fu_166 <= window_val_1_2_fu_162;
        window_val_1_4_fu_170 <= window_val_1_3_fu_166;
        window_val_1_5_fu_174 <= window_val_1_4_fu_170;
        window_val_1_6_fu_178 <= window_val_1_5_fu_174;
        window_val_1_7_fu_182 <= window_val_1_6_fu_178;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it11))) begin
        countOnes_90_reg_4102 <= countOnes_90_fu_1540_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it12))) begin
        countOnes_91_reg_4108 <= countOnes_91_fu_1552_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it13))) begin
        countOnes_93_reg_4118 <= countOnes_93_fu_1575_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it14))) begin
        countOnes_94_reg_4124 <= countOnes_94_fu_1587_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it15))) begin
        countOnes_96_reg_4134 <= countOnes_96_fu_1646_p3;
        tmp_76_3_1_reg_4140 <= tmp_76_3_1_fu_1654_p2;
        tmp_76_3_2_reg_4145 <= tmp_76_3_2_fu_1660_p2;
        tmp_76_3_3_reg_4150 <= tmp_76_3_3_fu_1666_p2;
        tmp_76_3_4_reg_4155 <= tmp_76_3_4_fu_1672_p2;
        tmp_76_3_5_reg_4160 <= tmp_76_3_5_fu_1678_p2;
        tmp_76_3_6_reg_4165 <= tmp_76_3_6_fu_1684_p2;
        tmp_76_3_7_reg_4170 <= tmp_76_3_7_fu_1690_p2;
        tmp_76_3_8_reg_4175 <= tmp_76_3_8_fu_1696_p2;
        window_val_3_0_fu_218 <= window_val_3_0_4_fu_1623_p3;
        window_val_3_1_fu_222 <= window_val_3_0_fu_218;
        window_val_3_2_fu_226 <= window_val_3_1_fu_222;
        window_val_3_3_fu_230 <= window_val_3_2_fu_226;
        window_val_3_4_fu_234 <= window_val_3_3_fu_230;
        window_val_3_5_fu_238 <= window_val_3_4_fu_234;
        window_val_3_6_fu_242 <= window_val_3_5_fu_238;
        window_val_3_7_fu_246 <= window_val_3_6_fu_242;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it16))) begin
        countOnes_97_reg_4180 <= countOnes_97_fu_1768_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it17))) begin
        countOnes_99_reg_4190 <= countOnes_99_fu_1791_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it5))) begin
        countOnes_reg_4014 <= countOnes_fu_1259_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_3726 <= i_V_fu_656_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
        icmp6_reg_3736 <= icmp6_fu_677_p2;
        not_reg_3731 <= not_fu_662_p2;
        notrhs_reg_3741 <= notrhs_fu_683_p2;
        tmp_5_reg_3746 <= tmp_5_fu_689_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuff0_fu_114 <= return_value_25_reg_3809;
        lineBuff1_fu_110 <= lineBuffer_val_1_q0;
        lineBuff2_fu_106 <= lineBuffer_val_2_q0;
        lineBuff3_fu_102 <= lineBuffer_val_3_q0;
        lineBuff4_fu_98 <= lineBuffer_val_4_q0;
        lineBuff5_fu_94 <= lineBuffer_val_5_q0;
        lineBuff6_fu_90 <= lineBuffer_val_6_q0;
        lineBuff7_fu_86 <= lineBuffer_val_7_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it3))) begin
        lineBuff0_load_reg_3948 <= lineBuff0_fu_114;
        lineBuff1_load_reg_3943 <= lineBuff1_fu_110;
        lineBuff2_load_reg_3938 <= lineBuff2_fu_106;
        lineBuff3_load_reg_3933 <= lineBuff3_fu_102;
        lineBuff4_load_reg_3928 <= lineBuff4_fu_98;
        lineBuff5_load_reg_3923 <= lineBuff5_fu_94;
        lineBuff6_load_reg_3918 <= lineBuff6_fu_90;
        lineBuff7_load_reg_3913 <= lineBuff7_fu_86;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it1))) begin
        lineBuffer_val_1_addr_reg_3815 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
        lineBuffer_val_2_addr_reg_3821 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
        lineBuffer_val_3_addr_reg_3827 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
        lineBuffer_val_4_addr_reg_3833 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
        lineBuffer_val_5_addr_reg_3839 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
        lineBuffer_val_6_addr_reg_3845 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
        lineBuffer_val_7_addr_reg_3851 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
        return_value_25_reg_3809 <= lineBuffer_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == tmp_7_fu_706_p2))) begin
        not4_reg_3773 <= not4_fu_717_p2;
        not_or_cond_reg_3800 <= not_or_cond_fu_759_p2;
        or_cond_reg_3786 <= or_cond_fu_722_p2;
        tmp_1_reg_3790 <= tmp_1_fu_743_p2;
        tmp_reg_3795 <= tmp_fu_748_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1))) begin
        not_tmp_s_reg_3857 <= not_tmp_s_fu_807_p2;
        tmp_76_0_1_reg_3862 <= tmp_76_0_1_fu_813_p2;
        tmp_76_0_2_reg_3872 <= tmp_76_0_2_fu_827_p2;
        tmp_76_0_3_reg_3877 <= tmp_76_0_3_fu_833_p2;
        tmp_76_0_4_reg_3882 <= tmp_76_0_4_fu_839_p2;
        tmp_76_0_5_reg_3887 <= tmp_76_0_5_fu_845_p2;
        tmp_76_0_6_reg_3892 <= tmp_76_0_6_fu_851_p2;
        tmp_76_0_7_reg_3897 <= tmp_76_0_7_fu_857_p2;
        tmp_76_0_8_reg_3902 <= tmp_76_0_8_fu_863_p2;
        tmp_77_0_1_reg_3867 <= tmp_77_0_1_fu_819_p3;
        window_val_0_0_fu_122 <= window_val_0_0_4_fu_800_p3;
        window_val_0_1_fu_126 <= window_val_0_0_fu_122;
        window_val_0_2_fu_130 <= window_val_0_1_fu_126;
        window_val_0_3_fu_134 <= window_val_0_2_fu_130;
        window_val_0_4_fu_138 <= window_val_0_3_fu_134;
        window_val_0_5_fu_142 <= window_val_0_4_fu_138;
        window_val_0_6_fu_146 <= window_val_0_5_fu_142;
        window_val_0_7_fu_150 <= window_val_0_6_fu_146;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_39)) begin
        op2_addr_i_i1_reg_3718 <= op2_addr_i_i1_fu_641_p2;
        op2_addr_i_i_reg_3713 <= op2_addr_i_i_fu_635_p2;
        op2_assign_2_reg_3708 <= op2_assign_2_fu_629_p2;
        op2_assign_reg_3703 <= op2_assign_fu_619_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_3764) & ~(ap_const_lv1_0 == or_cond_reg_3786) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        pixel_in_val_fu_118 <= src_data_stream_0_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it52) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it51))) begin
        tmp_2_reg_4662 <= tmp_2_fu_3118_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        tmp_6_reg_3751[0] <= tmp_6_fu_698_p1[0];
tmp_6_reg_3751[1] <= tmp_6_fu_698_p1[1];
tmp_6_reg_3751[2] <= tmp_6_fu_698_p1[2];
tmp_6_reg_3751[3] <= tmp_6_fu_698_p1[3];
tmp_6_reg_3751[4] <= tmp_6_fu_698_p1[4];
tmp_6_reg_3751[5] <= tmp_6_fu_698_p1[5];
tmp_6_reg_3751[6] <= tmp_6_fu_698_p1[6];
tmp_6_reg_3751[7] <= tmp_6_fu_698_p1[7];
tmp_6_reg_3751[8] <= tmp_6_fu_698_p1[8];
tmp_6_reg_3751[9] <= tmp_6_fu_698_p1[9];
tmp_6_reg_3751[10] <= tmp_6_fu_698_p1[10];
        tmp_7_reg_3764 <= tmp_7_fu_706_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it3))) begin
        tmp_77_0_6_reg_3958 <= tmp_77_0_6_fu_1056_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it5) & (ap_const_lv1_0 == tmp_76_1_2_reg_3979))) begin
        tmp_77_1_2_reg_4019 <= tmp_77_1_2_fu_1266_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it8))) begin
        tmp_77_1_8_reg_4041 <= tmp_77_1_8_fu_1342_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it10) & (ap_const_lv1_0 == tmp_76_2_2_reg_4057))) begin
        tmp_77_2_2_reg_4097 <= tmp_77_2_2_fu_1523_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it12) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it12))) begin
        tmp_77_2_5_reg_4113 <= tmp_77_2_5_fu_1558_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it14) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it14))) begin
        tmp_77_2_8_reg_4129 <= tmp_77_2_8_fu_1593_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it16) & (ap_const_lv1_0 == tmp_76_3_2_reg_4145))) begin
        tmp_77_3_2_reg_4185 <= tmp_77_3_2_fu_1774_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it18) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it18))) begin
        tmp_77_3_5_reg_4200 <= tmp_77_3_5_fu_1814_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it20) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it20))) begin
        tmp_77_3_8_reg_4216 <= tmp_77_3_8_fu_1849_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it22) & (ap_const_lv1_0 == tmp_76_4_2_reg_4232))) begin
        tmp_77_4_2_reg_4272 <= tmp_77_4_2_fu_2030_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it24) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it24))) begin
        tmp_77_4_5_reg_4288 <= tmp_77_4_5_fu_2065_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it26) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it26))) begin
        tmp_77_4_8_reg_4304 <= tmp_77_4_8_fu_2100_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it28) & (ap_const_lv1_0 == tmp_76_5_2_reg_4320))) begin
        tmp_77_5_2_reg_4360 <= tmp_77_5_2_fu_2281_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it30) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it30))) begin
        tmp_77_5_5_reg_4376 <= tmp_77_5_5_fu_2316_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it32) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it32))) begin
        tmp_77_5_8_reg_4392 <= tmp_77_5_8_fu_2351_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it34) & (ap_const_lv1_0 == tmp_76_6_2_reg_4408))) begin
        tmp_77_6_2_reg_4448 <= tmp_77_6_2_fu_2532_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it36))) begin
        tmp_77_6_5_reg_4464 <= tmp_77_6_5_fu_2567_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it38) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it38))) begin
        tmp_77_6_8_reg_4480 <= tmp_77_6_8_fu_2602_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it40) & (ap_const_lv1_0 == tmp_76_7_2_reg_4496))) begin
        tmp_77_7_2_reg_4581 <= tmp_77_7_2_fu_2932_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it42) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it42))) begin
        tmp_77_7_5_reg_4597 <= tmp_77_7_5_fu_2967_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it45) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it44) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it44))) begin
        tmp_77_7_8_reg_4613 <= tmp_77_7_8_fu_3002_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it47) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it46) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it46))) begin
        tmp_77_8_2_reg_4629 <= tmp_77_8_2_fu_3037_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it49) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it48) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it48))) begin
        tmp_77_8_5_reg_4645 <= tmp_77_8_5_fu_3072_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or tmp_s_fu_651_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_s_fu_651_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_651_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_s_fu_651_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it52 or ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it52) & ~(ap_const_lv1_0 == ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// lineBuffer_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3764 or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or not4_reg_3773)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_3764) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == not4_reg_3773))) begin
        lineBuffer_val_0_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_0_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 or ap_reg_ppstg_or_cond_reg_3786_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_3786_pp0_it1))) begin
        lineBuffer_val_0_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_0_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 or ap_reg_ppstg_or_cond_reg_3786_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_3786_pp0_it1))) begin
        lineBuffer_val_0_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_0_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 or ap_reg_ppstg_not4_reg_3773_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it1))) begin
        lineBuffer_val_1_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_1_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_1_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_1_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_1_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_1_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 or ap_reg_ppstg_not4_reg_3773_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it1))) begin
        lineBuffer_val_2_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_2_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_2_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_2_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_2_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_2_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_3_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 or ap_reg_ppstg_not4_reg_3773_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it1))) begin
        lineBuffer_val_3_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_3_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_3_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_3_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_3_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_3_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_3_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_3_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_4_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 or ap_reg_ppstg_not4_reg_3773_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it1))) begin
        lineBuffer_val_4_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_4_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_4_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_4_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_4_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_4_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_4_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_4_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_5_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 or ap_reg_ppstg_not4_reg_3773_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it1))) begin
        lineBuffer_val_5_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_5_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_5_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_5_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_5_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_5_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_5_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_5_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_6_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 or ap_reg_ppstg_not4_reg_3773_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it1))) begin
        lineBuffer_val_6_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_6_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_6_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_6_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_6_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_6_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_6_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_6_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_7_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 or ap_reg_ppstg_not4_reg_3773_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it1))) begin
        lineBuffer_val_7_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_7_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_7_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_7_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_7_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_7_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 or ap_reg_ppstg_not4_reg_3773_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3773_pp0_it2))) begin
        lineBuffer_val_7_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_7_we1 = ap_const_logic_0;
    end
end

/// src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_3764 or or_cond_reg_3786 or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_3764) & ~(ap_const_lv1_0 == or_cond_reg_3786) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        src_data_stream_0_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_39 or tmp_s_fu_651_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it52 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or tmp_7_fu_706_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_39) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((tmp_s_fu_651_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it52)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_7_fu_706_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_7_fu_706_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_199 assign process. ///
always @ (dst_data_stream_0_V_full_n or ap_reg_ppstg_tmp_7_reg_3764_pp0_it52 or ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52)
begin
    ap_sig_bdd_199 = ((dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_3764_pp0_it52) & ~(ap_const_lv1_0 == ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52));
end

/// ap_sig_bdd_39 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_39 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_83 assign process. ///
always @ (src_data_stream_0_V_empty_n or tmp_7_reg_3764 or or_cond_reg_3786)
begin
    ap_sig_bdd_83 = ((src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_7_reg_3764) & ~(ap_const_lv1_0 == or_cond_reg_3786));
end
assign countOnes_100_fu_1807_p3 = ((ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it18)? countOnes_30_cast_fu_1798_p1: tmp_77_3_4_fu_1801_p2);
assign countOnes_101_fu_1820_p3 = ((ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it19)? countOnes_100_reg_4195: tmp_77_3_5_reg_4200);
assign countOnes_102_fu_1831_p3 = ((ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it19)? countOnes_101_fu_1820_p3: tmp_77_3_6_fu_1825_p2);
assign countOnes_103_fu_1843_p3 = ((ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it20)? countOnes_102_reg_4205: tmp_77_3_7_fu_1838_p2);
assign countOnes_104_fu_1885_p3 = ((ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it21)? countOnes_103_reg_4211: tmp_77_3_8_reg_4216);
assign countOnes_105_fu_1902_p3 = ((tmp_76_4_fu_1890_p2)? countOnes_104_fu_1885_p3: tmp_77_4_fu_1896_p2);
assign countOnes_106_fu_2024_p3 = ((tmp_76_4_1_reg_4227)? countOnes_105_reg_4221: tmp_77_4_1_fu_2019_p2);
assign countOnes_107_fu_2036_p3 = ((ap_reg_ppstg_tmp_76_4_2_reg_4232_pp0_it23)? countOnes_106_reg_4267: tmp_77_4_2_reg_4272);
assign countOnes_108_fu_2047_p3 = ((ap_reg_ppstg_tmp_76_4_3_reg_4237_pp0_it23)? countOnes_107_fu_2036_p3: tmp_77_4_3_fu_2041_p2);
assign countOnes_109_fu_2059_p3 = ((ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it24)? countOnes_108_reg_4277: tmp_77_4_4_fu_2054_p2);
assign countOnes_110_fu_2071_p3 = ((ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it25)? countOnes_109_reg_4283: tmp_77_4_5_reg_4288);
assign countOnes_111_fu_2082_p3 = ((ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it25)? countOnes_110_fu_2071_p3: tmp_77_4_6_fu_2076_p2);
assign countOnes_112_fu_2094_p3 = ((ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it26)? countOnes_111_reg_4293: tmp_77_4_7_fu_2089_p2);
assign countOnes_113_fu_2136_p3 = ((ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it27)? countOnes_112_reg_4299: tmp_77_4_8_reg_4304);
assign countOnes_114_fu_2153_p3 = ((tmp_76_5_fu_2141_p2)? countOnes_113_fu_2136_p3: tmp_77_5_fu_2147_p2);
assign countOnes_115_fu_2275_p3 = ((tmp_76_5_1_reg_4315)? countOnes_114_reg_4309: tmp_77_5_1_fu_2270_p2);
assign countOnes_116_fu_2287_p3 = ((ap_reg_ppstg_tmp_76_5_2_reg_4320_pp0_it29)? countOnes_115_reg_4355: tmp_77_5_2_reg_4360);
assign countOnes_117_fu_2298_p3 = ((ap_reg_ppstg_tmp_76_5_3_reg_4325_pp0_it29)? countOnes_116_fu_2287_p3: tmp_77_5_3_fu_2292_p2);
assign countOnes_118_fu_2310_p3 = ((ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it30)? countOnes_117_reg_4365: tmp_77_5_4_fu_2305_p2);
assign countOnes_119_fu_2322_p3 = ((ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it31)? countOnes_118_reg_4371: tmp_77_5_5_reg_4376);
assign countOnes_120_fu_2333_p3 = ((ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it31)? countOnes_119_fu_2322_p3: tmp_77_5_6_fu_2327_p2);
assign countOnes_121_fu_2345_p3 = ((ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it32)? countOnes_120_reg_4381: tmp_77_5_7_fu_2340_p2);
assign countOnes_122_fu_2387_p3 = ((ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it33)? countOnes_121_reg_4387: tmp_77_5_8_reg_4392);
assign countOnes_123_fu_2404_p3 = ((tmp_76_6_fu_2392_p2)? countOnes_122_fu_2387_p3: tmp_77_6_fu_2398_p2);
assign countOnes_124_fu_2526_p3 = ((tmp_76_6_1_reg_4403)? countOnes_123_reg_4397: tmp_77_6_1_fu_2521_p2);
assign countOnes_125_fu_2538_p3 = ((ap_reg_ppstg_tmp_76_6_2_reg_4408_pp0_it35)? countOnes_124_reg_4443: tmp_77_6_2_reg_4448);
assign countOnes_126_fu_2549_p3 = ((ap_reg_ppstg_tmp_76_6_3_reg_4413_pp0_it35)? countOnes_125_fu_2538_p3: tmp_77_6_3_fu_2543_p2);
assign countOnes_127_fu_2561_p3 = ((ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it36)? countOnes_126_reg_4453: tmp_77_6_4_fu_2556_p2);
assign countOnes_128_fu_2573_p3 = ((ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it37)? countOnes_127_reg_4459: tmp_77_6_5_reg_4464);
assign countOnes_129_fu_2584_p3 = ((ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it37)? countOnes_128_fu_2573_p3: tmp_77_6_6_fu_2578_p2);
assign countOnes_130_fu_2596_p3 = ((ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it38)? countOnes_129_reg_4469: tmp_77_6_7_fu_2591_p2);
assign countOnes_131_fu_2668_p3 = ((ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it39)? countOnes_130_reg_4475: tmp_77_6_8_reg_4480);
assign countOnes_132_fu_2689_p3 = ((tmp_76_7_fu_2677_p2)? countOnes_62_cast_fu_2673_p1: tmp_77_7_fu_2683_p2);
assign countOnes_133_fu_2926_p3 = ((tmp_76_7_1_reg_4491)? countOnes_132_reg_4485: tmp_77_7_1_fu_2921_p2);
assign countOnes_134_fu_2938_p3 = ((ap_reg_ppstg_tmp_76_7_2_reg_4496_pp0_it41)? countOnes_133_reg_4576: tmp_77_7_2_reg_4581);
assign countOnes_135_fu_2949_p3 = ((ap_reg_ppstg_tmp_76_7_3_reg_4501_pp0_it41)? countOnes_134_fu_2938_p3: tmp_77_7_3_fu_2943_p2);
assign countOnes_136_fu_2961_p3 = ((ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it42)? countOnes_135_reg_4586: tmp_77_7_4_fu_2956_p2);
assign countOnes_137_fu_2973_p3 = ((ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it43)? countOnes_136_reg_4592: tmp_77_7_5_reg_4597);
assign countOnes_138_fu_2984_p3 = ((ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it43)? countOnes_137_fu_2973_p3: tmp_77_7_6_fu_2978_p2);
assign countOnes_139_fu_2996_p3 = ((ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it44)? countOnes_138_reg_4602: tmp_77_7_7_fu_2991_p2);
assign countOnes_140_fu_3008_p3 = ((ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it45)? countOnes_139_reg_4608: tmp_77_7_8_reg_4613);
assign countOnes_141_fu_3019_p3 = ((ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it45)? countOnes_140_fu_3008_p3: tmp_77_8_fu_3013_p2);
assign countOnes_142_fu_3031_p3 = ((ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it46)? countOnes_141_reg_4618: tmp_77_8_1_fu_3026_p2);
assign countOnes_143_fu_3043_p3 = ((ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it47)? countOnes_142_reg_4624: tmp_77_8_2_reg_4629);
assign countOnes_144_fu_3054_p3 = ((ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it47)? countOnes_143_fu_3043_p3: tmp_77_8_3_fu_3048_p2);
assign countOnes_145_fu_3066_p3 = ((ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it48)? countOnes_144_reg_4634: tmp_77_8_4_fu_3061_p2);
assign countOnes_146_fu_3078_p3 = ((ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it49)? countOnes_145_reg_4640: tmp_77_8_5_reg_4645);
assign countOnes_147_fu_3089_p3 = ((ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it49)? countOnes_146_fu_3078_p3: tmp_77_8_6_fu_3083_p2);
assign countOnes_148_fu_3101_p3 = ((ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it50)? countOnes_147_reg_4650: tmp_77_8_7_fu_3096_p2);
assign countOnes_149_fu_3112_p3 = ((ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it51)? countOnes_148_reg_4656: tmp_77_8_8_fu_3107_p2);
assign countOnes_14_cast_fu_1314_p1 = $unsigned(countOnes_83_fu_1308_p3);
assign countOnes_1_fu_972_p3 = ((tmp_76_0_1_reg_3862)? countOnes_cast_fu_969_p1: tmp_77_0_1_reg_3867);
assign countOnes_2_cast_fu_991_p1 = $unsigned(countOnes_2_fu_984_p3);
assign countOnes_2_fu_984_p3 = ((tmp_76_0_2_reg_3872)? countOnes_1_fu_972_p3: tmp_77_0_2_fu_978_p2);
assign countOnes_30_cast_fu_1798_p1 = $unsigned(countOnes_99_reg_4190);
assign countOnes_3_fu_1001_p3 = ((tmp_76_0_3_reg_3877)? countOnes_2_cast_fu_991_p1: tmp_77_0_3_fu_995_p2);
assign countOnes_4_fu_1037_p3 = ((ap_reg_ppstg_tmp_76_0_4_reg_3882_pp0_it3)? countOnes_3_reg_3907: tmp_77_0_4_fu_1032_p2);
assign countOnes_5_fu_1049_p3 = ((ap_reg_ppstg_tmp_76_0_5_reg_3887_pp0_it3)? countOnes_4_fu_1037_p3: tmp_77_0_5_fu_1043_p2);
assign countOnes_62_cast_fu_2673_p1 = $unsigned(countOnes_131_fu_2668_p3);
assign countOnes_6_cast_fu_1097_p1 = $unsigned(countOnes_6_fu_1092_p3);
assign countOnes_6_fu_1092_p3 = ((ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it4)? countOnes_5_reg_3953: tmp_77_0_6_reg_3958);
assign countOnes_7_fu_1107_p3 = ((ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it4)? countOnes_6_cast_fu_1097_p1: tmp_77_0_7_fu_1101_p2);
assign countOnes_80_fu_1272_p3 = ((ap_reg_ppstg_tmp_76_1_2_reg_3979_pp0_it6)? countOnes_reg_4014: tmp_77_1_2_reg_4019);
assign countOnes_81_fu_1283_p3 = ((ap_reg_ppstg_tmp_76_1_3_reg_3984_pp0_it6)? countOnes_80_fu_1272_p3: tmp_77_1_3_fu_1277_p2);
assign countOnes_82_fu_1296_p3 = ((ap_reg_ppstg_tmp_76_1_4_reg_3989_pp0_it6)? countOnes_81_fu_1283_p3: tmp_77_1_4_fu_1290_p2);
assign countOnes_83_fu_1308_p3 = ((ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it7)? countOnes_82_reg_4024: tmp_77_1_5_fu_1303_p2);
assign countOnes_84_fu_1324_p3 = ((ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it7)? countOnes_14_cast_fu_1314_p1: tmp_77_1_6_fu_1318_p2);
assign countOnes_85_fu_1336_p3 = ((ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it8)? countOnes_84_reg_4030: tmp_77_1_7_fu_1331_p2);
assign countOnes_86_fu_1378_p3 = ((ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it9)? countOnes_85_reg_4036: tmp_77_1_8_reg_4041);
assign countOnes_87_fu_1395_p3 = ((tmp_76_2_fu_1383_p2)? countOnes_86_fu_1378_p3: tmp_77_2_fu_1389_p2);
assign countOnes_88_fu_1517_p3 = ((tmp_76_2_1_reg_4052)? countOnes_87_reg_4046: tmp_77_2_1_fu_1512_p2);
assign countOnes_89_fu_1529_p3 = ((ap_reg_ppstg_tmp_76_2_2_reg_4057_pp0_it11)? countOnes_88_reg_4092: tmp_77_2_2_reg_4097);
assign countOnes_8_fu_1120_p3 = ((ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it4)? countOnes_7_fu_1107_p3: tmp_77_0_8_fu_1114_p2);
assign countOnes_90_fu_1540_p3 = ((ap_reg_ppstg_tmp_76_2_3_reg_4062_pp0_it11)? countOnes_89_fu_1529_p3: tmp_77_2_3_fu_1534_p2);
assign countOnes_91_fu_1552_p3 = ((ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it12)? countOnes_90_reg_4102: tmp_77_2_4_fu_1547_p2);
assign countOnes_92_fu_1564_p3 = ((ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it13)? countOnes_91_reg_4108: tmp_77_2_5_reg_4113);
assign countOnes_93_fu_1575_p3 = ((ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it13)? countOnes_92_fu_1564_p3: tmp_77_2_6_fu_1569_p2);
assign countOnes_94_fu_1587_p3 = ((ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it14)? countOnes_93_reg_4118: tmp_77_2_7_fu_1582_p2);
assign countOnes_95_fu_1629_p3 = ((ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it15)? countOnes_94_reg_4124: tmp_77_2_8_reg_4129);
assign countOnes_96_fu_1646_p3 = ((tmp_76_3_fu_1634_p2)? countOnes_95_fu_1629_p3: tmp_77_3_fu_1640_p2);
assign countOnes_97_fu_1768_p3 = ((tmp_76_3_1_reg_4140)? countOnes_96_reg_4134: tmp_77_3_1_fu_1763_p2);
assign countOnes_98_fu_1780_p3 = ((ap_reg_ppstg_tmp_76_3_2_reg_4145_pp0_it17)? countOnes_97_reg_4180: tmp_77_3_2_reg_4185);
assign countOnes_99_fu_1791_p3 = ((ap_reg_ppstg_tmp_76_3_3_reg_4150_pp0_it17)? countOnes_98_fu_1780_p3: tmp_77_3_3_fu_1785_p2);
assign countOnes_9_fu_1247_p3 = ((tmp_76_1_reg_3969)? countOnes_8_reg_3963: tmp_77_1_fu_1242_p2);
assign countOnes_cast_fu_969_p1 = $unsigned(not_tmp_s_reg_3857);
assign countOnes_fu_1259_p3 = ((tmp_76_1_1_reg_3974)? countOnes_9_fu_1247_p3: tmp_77_1_1_fu_1253_p2);
assign dst_data_stream_0_V_din = $signed(pixel_out_val_fu_3133_p2);
assign i_V_fu_656_p2 = (t_V_4_reg_592 + ap_const_lv12_1);
assign icmp6_fu_677_p2 = (tr5_fu_667_p4 == ap_const_lv9_0? 1'b1: 1'b0);
assign icmp_fu_737_p2 = (tr_fu_727_p4 == ap_const_lv8_0? 1'b1: 1'b0);
assign j_V_fu_711_p2 = (t_V_reg_603 + ap_const_lv11_1);
assign lineBuffer_val_0_address0 = tmp_6_reg_3751;
assign lineBuffer_val_0_address1 = ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
assign lineBuffer_val_0_d1 = pixel_in_val_fu_118;
assign lineBuffer_val_1_address0 = ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
assign lineBuffer_val_1_address1 = lineBuffer_val_1_addr_reg_3815;
assign lineBuffer_val_1_d1 = return_value_25_reg_3809;
assign lineBuffer_val_2_address0 = ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
assign lineBuffer_val_2_address1 = lineBuffer_val_2_addr_reg_3821;
assign lineBuffer_val_2_d1 = lineBuffer_val_1_q0;
assign lineBuffer_val_3_address0 = ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
assign lineBuffer_val_3_address1 = lineBuffer_val_3_addr_reg_3827;
assign lineBuffer_val_3_d1 = lineBuffer_val_2_q0;
assign lineBuffer_val_4_address0 = ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
assign lineBuffer_val_4_address1 = lineBuffer_val_4_addr_reg_3833;
assign lineBuffer_val_4_d1 = lineBuffer_val_3_q0;
assign lineBuffer_val_5_address0 = ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
assign lineBuffer_val_5_address1 = lineBuffer_val_5_addr_reg_3839;
assign lineBuffer_val_5_d1 = lineBuffer_val_4_q0;
assign lineBuffer_val_6_address0 = ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
assign lineBuffer_val_6_address1 = lineBuffer_val_6_addr_reg_3845;
assign lineBuffer_val_6_d1 = lineBuffer_val_5_q0;
assign lineBuffer_val_7_address0 = ap_reg_ppstg_tmp_6_reg_3751_pp0_it1;
assign lineBuffer_val_7_address1 = lineBuffer_val_7_addr_reg_3851;
assign lineBuffer_val_7_d1 = lineBuffer_val_6_q0;
assign not4_fu_717_p2 = (t_V_7_cast_fu_694_p1 < p_read1? 1'b1: 1'b0);
assign not_fu_662_p2 = (t_V_4_reg_592 < p_read? 1'b1: 1'b0);
assign not_or_cond_fu_759_p2 = (notrhs_reg_3741 & notlhs_fu_753_p2);
assign not_tmp_s_fu_807_p2 = (window_val_0_0_4_fu_800_p3 != ap_const_lv8_0? 1'b1: 1'b0);
assign notlhs_fu_753_p2 = (t_V_reg_603 != ap_const_lv11_0? 1'b1: 1'b0);
assign notrhs_fu_683_p2 = (t_V_4_reg_592 != ap_const_lv12_0? 1'b1: 1'b0);
assign op2_addr_i_i1_fu_641_p2 = (retval_i_cast_fu_625_p1 + ap_const_lv13_1FFF);
assign op2_addr_i_i_fu_635_p2 = (retval_i4_cast_fu_615_p1 + ap_const_lv13_1FFF);
assign op2_assign_2_fu_629_p2 = (retval_i_cast_fu_625_p1 + ap_const_lv13_1);
assign op2_assign_fu_619_p2 = (retval_i4_cast_fu_615_p1 + ap_const_lv13_1);
assign or_cond_fu_722_p2 = (not_reg_3731 & not4_fu_717_p2);
assign pixel_out_val_fu_3133_p2 = (tmp2_fu_3128_p2 | ap_reg_ppstg_tmp_reg_3795_pp0_it52);
assign retval_i4_cast_fu_615_p1 = $unsigned(p_read);
assign retval_i_cast_fu_625_p1 = $unsigned(p_read1);
assign t_V_7_cast_fu_694_p1 = $unsigned(t_V_reg_603);
assign tmp2_fu_3128_p2 = (tmp3_fu_3124_p2 | tmp_5_reg_3746);
assign tmp3_fu_3124_p2 = (ap_reg_ppstg_tmp_1_reg_3790_pp0_it52 | tmp_2_reg_4662);
assign tmp_1_fu_743_p2 = (tmp_55_cast_fu_702_p1 > op2_addr_i_i1_reg_3718? 1'b1: 1'b0);
assign tmp_2_fu_3118_p2 = (countOnes_149_fu_3112_p3 > ap_const_lv7_29? 1'b1: 1'b0);
assign tmp_55_cast_fu_702_p1 = $unsigned(t_V_reg_603);
assign tmp_5_fu_689_p2 = (tmp_cast_fu_647_p1 > op2_addr_i_i_reg_3713? 1'b1: 1'b0);
assign tmp_6_fu_698_p1 = $unsigned(t_V_reg_603);
assign tmp_76_0_1_fu_813_p2 = (window_val_0_0_fu_122 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_0_2_fu_827_p2 = (window_val_0_1_fu_126 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_0_3_fu_833_p2 = (window_val_0_2_fu_130 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_0_4_fu_839_p2 = (window_val_0_3_fu_134 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_0_5_fu_845_p2 = (window_val_0_4_fu_138 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_0_6_fu_851_p2 = (window_val_0_5_fu_142 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_0_7_fu_857_p2 = (window_val_0_6_fu_146 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_0_8_fu_863_p2 = (window_val_0_7_fu_150 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_1_1_fu_1133_p2 = (window_val_1_0_fu_154 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_1_2_fu_1139_p2 = (window_val_1_1_fu_158 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_1_3_fu_1145_p2 = (window_val_1_2_fu_162 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_1_4_fu_1151_p2 = (window_val_1_3_fu_166 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_1_5_fu_1157_p2 = (window_val_1_4_fu_170 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_1_6_fu_1163_p2 = (window_val_1_5_fu_174 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_1_7_fu_1169_p2 = (window_val_1_6_fu_178 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_1_8_fu_1175_p2 = (window_val_1_7_fu_182 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_1_fu_1127_p2 = (window_val_1_0_4_fu_1086_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_2_1_fu_1403_p2 = (window_val_2_0_fu_186 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_2_2_fu_1409_p2 = (window_val_2_1_fu_190 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_2_3_fu_1415_p2 = (window_val_2_2_fu_194 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_2_4_fu_1421_p2 = (window_val_2_3_fu_198 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_2_5_fu_1427_p2 = (window_val_2_4_fu_202 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_2_6_fu_1433_p2 = (window_val_2_5_fu_206 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_2_7_fu_1439_p2 = (window_val_2_6_fu_210 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_2_8_fu_1445_p2 = (window_val_2_7_fu_214 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_2_fu_1383_p2 = (window_val_2_0_4_fu_1372_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_3_1_fu_1654_p2 = (window_val_3_0_fu_218 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_3_2_fu_1660_p2 = (window_val_3_1_fu_222 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_3_3_fu_1666_p2 = (window_val_3_2_fu_226 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_3_4_fu_1672_p2 = (window_val_3_3_fu_230 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_3_5_fu_1678_p2 = (window_val_3_4_fu_234 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_3_6_fu_1684_p2 = (window_val_3_5_fu_238 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_3_7_fu_1690_p2 = (window_val_3_6_fu_242 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_3_8_fu_1696_p2 = (window_val_3_7_fu_246 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_3_fu_1634_p2 = (window_val_3_0_4_fu_1623_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_4_1_fu_1910_p2 = (window_val_4_0_fu_250 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_4_2_fu_1916_p2 = (window_val_4_1_fu_254 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_4_3_fu_1922_p2 = (window_val_4_2_fu_258 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_4_4_fu_1928_p2 = (window_val_4_3_fu_262 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_4_5_fu_1934_p2 = (window_val_4_4_fu_266 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_4_6_fu_1940_p2 = (window_val_4_5_fu_270 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_4_7_fu_1946_p2 = (window_val_4_6_fu_274 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_4_8_fu_1952_p2 = (window_val_4_7_fu_278 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_4_fu_1890_p2 = (window_val_4_0_4_fu_1879_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_5_1_fu_2161_p2 = (window_val_5_0_fu_282 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_5_2_fu_2167_p2 = (window_val_5_1_fu_286 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_5_3_fu_2173_p2 = (window_val_5_2_fu_290 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_5_4_fu_2179_p2 = (window_val_5_3_fu_294 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_5_5_fu_2185_p2 = (window_val_5_4_fu_298 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_5_6_fu_2191_p2 = (window_val_5_5_fu_302 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_5_7_fu_2197_p2 = (window_val_5_6_fu_306 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_5_8_fu_2203_p2 = (window_val_5_7_fu_310 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_5_fu_2141_p2 = (window_val_5_0_4_fu_2130_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_6_1_fu_2412_p2 = (window_val_6_0_fu_314 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_6_2_fu_2418_p2 = (window_val_6_1_fu_318 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_6_3_fu_2424_p2 = (window_val_6_2_fu_322 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_6_4_fu_2430_p2 = (window_val_6_3_fu_326 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_6_5_fu_2436_p2 = (window_val_6_4_fu_330 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_6_6_fu_2442_p2 = (window_val_6_5_fu_334 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_6_7_fu_2448_p2 = (window_val_6_6_fu_338 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_6_8_fu_2454_p2 = (window_val_6_7_fu_342 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_6_fu_2392_p2 = (window_val_6_0_4_fu_2381_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_7_1_fu_2697_p2 = (window_val_7_0_fu_346 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_7_2_fu_2703_p2 = (window_val_7_1_fu_350 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_7_3_fu_2709_p2 = (window_val_7_2_fu_354 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_7_4_fu_2715_p2 = (window_val_7_3_fu_358 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_7_5_fu_2721_p2 = (window_val_7_4_fu_362 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_7_6_fu_2727_p2 = (window_val_7_5_fu_366 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_7_7_fu_2733_p2 = (window_val_7_6_fu_370 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_7_8_fu_2739_p2 = (window_val_7_7_fu_374 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_7_fu_2677_p2 = (window_val_7_0_4_fu_2662_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_8_1_fu_2751_p2 = (window_val_8_0_fu_378 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_8_2_fu_2757_p2 = (window_val_8_1_fu_382 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_8_3_fu_2763_p2 = (window_val_8_2_fu_386 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_8_4_fu_2769_p2 = (window_val_8_3_fu_390 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_8_5_fu_2775_p2 = (window_val_8_4_fu_394 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_8_6_fu_2781_p2 = (window_val_8_5_fu_398 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_8_7_fu_2787_p2 = (window_val_8_6_fu_402 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_8_8_fu_2793_p2 = (window_val_8_7_fu_406 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_8_fu_2745_p2 = (window_val_8_0_4_fu_2656_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_77_0_1_fu_819_p3 = ((not_tmp_s_fu_807_p2)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_77_0_2_fu_978_p2 = (countOnes_1_fu_972_p3 + ap_const_lv2_1);
assign tmp_77_0_3_fu_995_p2 = (countOnes_2_cast_fu_991_p1 + ap_const_lv3_1);
assign tmp_77_0_4_fu_1032_p2 = (countOnes_3_reg_3907 + ap_const_lv3_1);
assign tmp_77_0_5_fu_1043_p2 = (countOnes_4_fu_1037_p3 + ap_const_lv3_1);
assign tmp_77_0_6_fu_1056_p2 = (countOnes_5_fu_1049_p3 + ap_const_lv3_1);
assign tmp_77_0_7_fu_1101_p2 = (countOnes_6_cast_fu_1097_p1 + ap_const_lv4_1);
assign tmp_77_0_8_fu_1114_p2 = (countOnes_7_fu_1107_p3 + ap_const_lv4_1);
assign tmp_77_1_1_fu_1253_p2 = (countOnes_9_fu_1247_p3 + ap_const_lv4_1);
assign tmp_77_1_2_fu_1266_p2 = (countOnes_fu_1259_p3 + ap_const_lv4_1);
assign tmp_77_1_3_fu_1277_p2 = (countOnes_80_fu_1272_p3 + ap_const_lv4_1);
assign tmp_77_1_4_fu_1290_p2 = (countOnes_81_fu_1283_p3 + ap_const_lv4_1);
assign tmp_77_1_5_fu_1303_p2 = (countOnes_82_reg_4024 + ap_const_lv4_1);
assign tmp_77_1_6_fu_1318_p2 = (countOnes_14_cast_fu_1314_p1 + ap_const_lv5_1);
assign tmp_77_1_7_fu_1331_p2 = (countOnes_84_reg_4030 + ap_const_lv5_1);
assign tmp_77_1_8_fu_1342_p2 = (countOnes_85_fu_1336_p3 + ap_const_lv5_1);
assign tmp_77_1_fu_1242_p2 = (countOnes_8_reg_3963 + ap_const_lv4_1);
assign tmp_77_2_1_fu_1512_p2 = (countOnes_87_reg_4046 + ap_const_lv5_1);
assign tmp_77_2_2_fu_1523_p2 = (countOnes_88_fu_1517_p3 + ap_const_lv5_1);
assign tmp_77_2_3_fu_1534_p2 = (countOnes_89_fu_1529_p3 + ap_const_lv5_1);
assign tmp_77_2_4_fu_1547_p2 = (countOnes_90_reg_4102 + ap_const_lv5_1);
assign tmp_77_2_5_fu_1558_p2 = (countOnes_91_fu_1552_p3 + ap_const_lv5_1);
assign tmp_77_2_6_fu_1569_p2 = (countOnes_92_fu_1564_p3 + ap_const_lv5_1);
assign tmp_77_2_7_fu_1582_p2 = (countOnes_93_reg_4118 + ap_const_lv5_1);
assign tmp_77_2_8_fu_1593_p2 = (countOnes_94_fu_1587_p3 + ap_const_lv5_1);
assign tmp_77_2_fu_1389_p2 = (countOnes_86_fu_1378_p3 + ap_const_lv5_1);
assign tmp_77_3_1_fu_1763_p2 = (countOnes_96_reg_4134 + ap_const_lv5_1);
assign tmp_77_3_2_fu_1774_p2 = (countOnes_97_fu_1768_p3 + ap_const_lv5_1);
assign tmp_77_3_3_fu_1785_p2 = (countOnes_98_fu_1780_p3 + ap_const_lv5_1);
assign tmp_77_3_4_fu_1801_p2 = (countOnes_30_cast_fu_1798_p1 + ap_const_lv6_1);
assign tmp_77_3_5_fu_1814_p2 = (countOnes_100_fu_1807_p3 + ap_const_lv6_1);
assign tmp_77_3_6_fu_1825_p2 = (countOnes_101_fu_1820_p3 + ap_const_lv6_1);
assign tmp_77_3_7_fu_1838_p2 = (countOnes_102_reg_4205 + ap_const_lv6_1);
assign tmp_77_3_8_fu_1849_p2 = (countOnes_103_fu_1843_p3 + ap_const_lv6_1);
assign tmp_77_3_fu_1640_p2 = (countOnes_95_fu_1629_p3 + ap_const_lv5_1);
assign tmp_77_4_1_fu_2019_p2 = (countOnes_105_reg_4221 + ap_const_lv6_1);
assign tmp_77_4_2_fu_2030_p2 = (countOnes_106_fu_2024_p3 + ap_const_lv6_1);
assign tmp_77_4_3_fu_2041_p2 = (countOnes_107_fu_2036_p3 + ap_const_lv6_1);
assign tmp_77_4_4_fu_2054_p2 = (countOnes_108_reg_4277 + ap_const_lv6_1);
assign tmp_77_4_5_fu_2065_p2 = (countOnes_109_fu_2059_p3 + ap_const_lv6_1);
assign tmp_77_4_6_fu_2076_p2 = (countOnes_110_fu_2071_p3 + ap_const_lv6_1);
assign tmp_77_4_7_fu_2089_p2 = (countOnes_111_reg_4293 + ap_const_lv6_1);
assign tmp_77_4_8_fu_2100_p2 = (countOnes_112_fu_2094_p3 + ap_const_lv6_1);
assign tmp_77_4_fu_1896_p2 = (countOnes_104_fu_1885_p3 + ap_const_lv6_1);
assign tmp_77_5_1_fu_2270_p2 = (countOnes_114_reg_4309 + ap_const_lv6_1);
assign tmp_77_5_2_fu_2281_p2 = (countOnes_115_fu_2275_p3 + ap_const_lv6_1);
assign tmp_77_5_3_fu_2292_p2 = (countOnes_116_fu_2287_p3 + ap_const_lv6_1);
assign tmp_77_5_4_fu_2305_p2 = (countOnes_117_reg_4365 + ap_const_lv6_1);
assign tmp_77_5_5_fu_2316_p2 = (countOnes_118_fu_2310_p3 + ap_const_lv6_1);
assign tmp_77_5_6_fu_2327_p2 = (countOnes_119_fu_2322_p3 + ap_const_lv6_1);
assign tmp_77_5_7_fu_2340_p2 = (countOnes_120_reg_4381 + ap_const_lv6_1);
assign tmp_77_5_8_fu_2351_p2 = (countOnes_121_fu_2345_p3 + ap_const_lv6_1);
assign tmp_77_5_fu_2147_p2 = (countOnes_113_fu_2136_p3 + ap_const_lv6_1);
assign tmp_77_6_1_fu_2521_p2 = (countOnes_123_reg_4397 + ap_const_lv6_1);
assign tmp_77_6_2_fu_2532_p2 = (countOnes_124_fu_2526_p3 + ap_const_lv6_1);
assign tmp_77_6_3_fu_2543_p2 = (countOnes_125_fu_2538_p3 + ap_const_lv6_1);
assign tmp_77_6_4_fu_2556_p2 = (countOnes_126_reg_4453 + ap_const_lv6_1);
assign tmp_77_6_5_fu_2567_p2 = (countOnes_127_fu_2561_p3 + ap_const_lv6_1);
assign tmp_77_6_6_fu_2578_p2 = (countOnes_128_fu_2573_p3 + ap_const_lv6_1);
assign tmp_77_6_7_fu_2591_p2 = (countOnes_129_reg_4469 + ap_const_lv6_1);
assign tmp_77_6_8_fu_2602_p2 = (countOnes_130_fu_2596_p3 + ap_const_lv6_1);
assign tmp_77_6_fu_2398_p2 = (countOnes_122_fu_2387_p3 + ap_const_lv6_1);
assign tmp_77_7_1_fu_2921_p2 = (countOnes_132_reg_4485 + ap_const_lv7_1);
assign tmp_77_7_2_fu_2932_p2 = (countOnes_133_fu_2926_p3 + ap_const_lv7_1);
assign tmp_77_7_3_fu_2943_p2 = (countOnes_134_fu_2938_p3 + ap_const_lv7_1);
assign tmp_77_7_4_fu_2956_p2 = (countOnes_135_reg_4586 + ap_const_lv7_1);
assign tmp_77_7_5_fu_2967_p2 = (countOnes_136_fu_2961_p3 + ap_const_lv7_1);
assign tmp_77_7_6_fu_2978_p2 = (countOnes_137_fu_2973_p3 + ap_const_lv7_1);
assign tmp_77_7_7_fu_2991_p2 = (countOnes_138_reg_4602 + ap_const_lv7_1);
assign tmp_77_7_8_fu_3002_p2 = (countOnes_139_fu_2996_p3 + ap_const_lv7_1);
assign tmp_77_7_fu_2683_p2 = (countOnes_62_cast_fu_2673_p1 + ap_const_lv7_1);
assign tmp_77_8_1_fu_3026_p2 = (countOnes_141_reg_4618 + ap_const_lv7_1);
assign tmp_77_8_2_fu_3037_p2 = (countOnes_142_fu_3031_p3 + ap_const_lv7_1);
assign tmp_77_8_3_fu_3048_p2 = (countOnes_143_fu_3043_p3 + ap_const_lv7_1);
assign tmp_77_8_4_fu_3061_p2 = (countOnes_144_reg_4634 + ap_const_lv7_1);
assign tmp_77_8_5_fu_3072_p2 = (countOnes_145_fu_3066_p3 + ap_const_lv7_1);
assign tmp_77_8_6_fu_3083_p2 = (countOnes_146_fu_3078_p3 + ap_const_lv7_1);
assign tmp_77_8_7_fu_3096_p2 = (countOnes_147_reg_4650 + ap_const_lv7_1);
assign tmp_77_8_8_fu_3107_p2 = (countOnes_148_reg_4656 + ap_const_lv7_1);
assign tmp_77_8_fu_3013_p2 = (countOnes_140_fu_3008_p3 + ap_const_lv7_1);
assign tmp_7_fu_706_p2 = (tmp_55_cast_fu_702_p1 < op2_assign_2_reg_3708? 1'b1: 1'b0);
assign tmp_cast_fu_647_p1 = $unsigned(t_V_4_reg_592);
assign tmp_fu_748_p2 = (icmp6_reg_3736 | icmp_fu_737_p2);
assign tmp_s_fu_651_p2 = (tmp_cast_fu_647_p1 < op2_assign_reg_3703? 1'b1: 1'b0);
assign tr5_fu_667_p4 = {{t_V_4_reg_592[ap_const_lv32_B : ap_const_lv32_3]}};
assign tr_fu_727_p4 = {{t_V_reg_603[ap_const_lv32_A : ap_const_lv32_3]}};
assign window_val_0_0_4_fu_800_p3 = ((ap_reg_ppstg_not4_reg_3773_pp0_it1)? pixel_in_val_fu_118: window_val_0_0_fu_122);
assign window_val_1_0_4_fu_1086_p3 = ((ap_reg_ppstg_not4_reg_3773_pp0_it4)? lineBuff7_load_reg_3913: window_val_1_0_fu_154);
assign window_val_2_0_4_fu_1372_p3 = ((ap_reg_ppstg_not4_reg_3773_pp0_it9)? ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it9: window_val_2_0_fu_186);
assign window_val_3_0_4_fu_1623_p3 = ((ap_reg_ppstg_not4_reg_3773_pp0_it15)? ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it15: window_val_3_0_fu_218);
assign window_val_4_0_4_fu_1879_p3 = ((ap_reg_ppstg_not4_reg_3773_pp0_it21)? ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it21: window_val_4_0_fu_250);
assign window_val_5_0_4_fu_2130_p3 = ((ap_reg_ppstg_not4_reg_3773_pp0_it27)? ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it27: window_val_5_0_fu_282);
assign window_val_6_0_4_fu_2381_p3 = ((ap_reg_ppstg_not4_reg_3773_pp0_it33)? ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it33: window_val_6_0_fu_314);
assign window_val_7_0_4_fu_2662_p3 = ((ap_reg_ppstg_not4_reg_3773_pp0_it39)? ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it39: window_val_7_0_fu_346);
assign window_val_8_0_4_fu_2656_p3 = ((ap_reg_ppstg_not4_reg_3773_pp0_it39)? ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it39: window_val_8_0_fu_378);
always @ (posedge ap_clk)
begin
    tmp_6_reg_3751[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end



endmodule //median_filter_1

