# SPI_UVM
This project implements a UVM-based testbench for an SPI controller (master) interfacing with a slave memory device. The testbench is designed to verify the functionality of the SPI communication protocol, focusing on the master-slave interaction, signal timing, and data integrity.
