
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    13138500                       # Number of ticks simulated
final_tick                                  132836000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 675257                       # Simulator instruction rate (inst/s)
host_op_rate                                  1344432                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               79733797                       # Simulator tick rate (ticks/s)
host_mem_usage                                 798636                       # Number of bytes of host memory used
host_seconds                                     0.16                       # Real time elapsed on the host
sim_insts                                      111245                       # Number of instructions simulated
sim_ops                                        221512                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6400                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 126                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    487118012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    126650683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613768695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    487118012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        487118012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    487118012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    126650683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            613768695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         126                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       126                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   8064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    8064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      12141000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   126                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           18                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.777778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.499789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.021371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            4     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            8     44.44%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2     11.11%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      5.56%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      5.56%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      5.56%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      5.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           18                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                       949750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 3312250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7537.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26287.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       613.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                       96                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      96357.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    75600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                    41250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  210600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy               508560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4869225                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               567750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                6272985                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            777.803472                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1209500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       6886500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                    15120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                     8250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                   39000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy               508560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              1035405                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3919500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                5525835                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            686.759049                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      6518500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       1281500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                    4                       # Number of system calls
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse           130.998194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               53993                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               151                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            357.569536                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   124.382958                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data     6.615235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.242935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.012920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.255856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.291016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             11292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            11292                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data         5300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5300                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data          289                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            289                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data         5589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data         5589                       # number of overall hits
system.cpu.dcache.overall_hits::total            5589                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data           43                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            43                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data           44                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data           44                       # number of overall misses
system.cpu.dcache.overall_misses::total            44                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data      3115500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3115500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data        99750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        99750                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data      3215250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3215250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data      3215250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3215250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data         5343                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5343                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data          290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data         5633                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5633                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data         5633                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5633                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008048                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008048                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.003448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003448                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007811                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007811                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007811                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 72453.488372                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72453.488372                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data        99750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        99750                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 73073.863636                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73073.863636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 73073.863636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73073.863636                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data           26                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data      1987500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1987500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data        97750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        97750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data      2085250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2085250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data      2085250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2085250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003448                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003448                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004616                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004616                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004616                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004616                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data        79500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        79500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data        97750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        97750                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 80201.923077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80201.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 80201.923077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80201.923077                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                14                       # number of replacements
system.cpu.icache.tags.tagsinuse           203.689943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              141160                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               284                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            497.042254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   176.730010                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    26.959933                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.345176                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.052656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.397832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.527344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2957                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst         1306                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1306                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst         1306                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst         1306                       # number of overall hits
system.cpu.icache.overall_hits::total            1306                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          121                       # number of overall misses
system.cpu.icache.overall_misses::total           121                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      9070500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9070500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      9070500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9070500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      9070500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9070500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst         1427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst         1427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1427                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst         1427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1427                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.084793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.084793                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.084793                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.084793                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.084793                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.084793                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 74962.809917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74962.809917                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 74962.809917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74962.809917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 74962.809917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74962.809917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          103                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          103                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          103                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      7731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7731500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      7731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      7731500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7731500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.072179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.072179                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072179                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.072179                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072179                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 75063.106796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75063.106796                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 75063.106796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75063.106796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 75063.106796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75063.106796                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   278.468059                       # Cycle average of tags in use
system.l2.tags.total_refs                           3                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       372                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.008065                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.498307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst               192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                54                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    25.621576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data     6.348177                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.008498                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           372                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.011353                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1167                       # Number of tag accesses
system.l2.tags.data_accesses                     1167                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       3                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                1                       # number of Writeback hits
system.l2.Writeback_hits::total                     1                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             3                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            3                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          100                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           25                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   125                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          100                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data           26                       # number of demand (read+write) misses
system.l2.demand_misses::total                    126                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          100                       # number of overall misses
system.l2.overall_misses::switch_cpus.data           26                       # number of overall misses
system.l2.overall_misses::total                   126                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      7596500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      1961500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         9558000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data        96750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         96750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      7596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      2058250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          9654750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      7596500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      2058250                       # number of overall miss cycles
system.l2.overall_miss_latency::total         9654750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 128                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            1                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 1                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  129                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 129                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.970874                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.976562                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.970874                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.976744                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.970874                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.976744                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        75965                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data        78460                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total        76464                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        96750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        96750                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        75965                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 79163.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        76625                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        75965                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 79163.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        76625                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              125                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              126                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      6348500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      1650500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      7999000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data        83750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        83750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      6348500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      1734250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      8082750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      6348500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      1734250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      8082750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.970874                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.976562                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.970874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.976744                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.970874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.976744                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        63485                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data        66020                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total        63992                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data        83750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        83750                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        63485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 66701.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64148.809524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        63485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 66701.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64148.809524                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 125                       # Transaction distribution
system.membus.trans_dist::ReadResp                125                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               126                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     126    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 126                       # Request fanout histogram
system.membus.reqLayer2.occupancy              158500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             668250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups            1199                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted         1199                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          206                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups          806                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits             207                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     25.682382                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              79                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus.numCycles                    26277                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles         3098                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                  14788                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches                1199                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches          286                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                 13275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles             455                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          285                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines              1427                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes            74                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples        16910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.728681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.103696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            12429     73.50%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              257      1.52%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              161      0.95%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              281      1.66%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              220      1.30%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              252      1.49%     80.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              238      1.41%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              334      1.98%     83.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             2738     16.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        16910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.045629                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.562774                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles             3137                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles          9929                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles              1156                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles          2450                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles            227                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts          27500                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles            227                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles             3880                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles            3273                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           36                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles              2726                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles          6757                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts          26786                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             6                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           6530                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents             39                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands        35771                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups         61590                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups        49508                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           96                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps         31171                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps             4600                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            6                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts             13440                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads         5684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          530                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads           37                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           27                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded              25782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           30                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued             24709                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued           17                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         3507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined         4900                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples        16910                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.461206                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.499740                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         6070     35.90%     35.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         3650     21.58%     57.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         3010     17.80%     75.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         2683     15.87%     91.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          956      5.65%     96.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          251      1.48%     98.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          152      0.90%     99.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          105      0.62%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           33      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        16910                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              37     67.27%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             14     25.45%     92.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             4      7.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           81      0.33%      0.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         16275     65.87%     66.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2390      9.67%     75.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.03%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           20      0.08%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         5518     22.33%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          418      1.69%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          24709                       # Type of FU issued
system.switch_cpus.iq.rate                   0.940328                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                  55                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002226                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads        66335                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes        29214                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        24188                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           65                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          108                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses          24650                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              33                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads           64                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads          551                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores          240                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles            227                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles             474                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles             7                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts        25812                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts          5684                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts          530                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect          231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts          270                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts         24422                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts          5445                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          287                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs                 5819                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches              562                       # Number of branches executed
system.switch_cpus.iew.exec_stores                374                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.929406                       # Inst execution rate
system.switch_cpus.iew.wb_sent                  24288                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                 24204                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers             19682                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers             33068                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.921110                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.595198                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts         3517                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts          224                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples        16305                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.367985                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.741799                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         7054     43.26%     43.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         4676     28.68%     71.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          403      2.47%     74.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         1347      8.26%     82.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         2269     13.92%     96.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           51      0.31%     96.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          251      1.54%     98.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           87      0.53%     98.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          167      1.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        16305                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts        11244                       # Number of instructions committed
system.switch_cpus.commit.committedOps          22305                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                   5423                       # Number of memory references committed
system.switch_cpus.commit.loads                  5133                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches                402                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  8                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts             22293                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           36                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            7      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        14472     64.88%     64.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2390     10.72%     75.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            7      0.03%     75.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            6      0.03%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         5133     23.01%     98.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          290      1.30%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        22305                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events           167                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads                41960                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               52254                       # The number of ROB writes
system.switch_cpus.timesIdled                      70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    9367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts               11244                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 22305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.336980                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.336980                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.427903                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.427903                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads            45490                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           25612                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                28                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               14                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads              2287                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             7546                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads            7138                       # number of misc regfile reads
system.tol2bus.trans_dist::ReadReq                128                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               128                       # Transaction distribution
system.tol2bus.trans_dist::Writeback                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           53                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   8320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples              130                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    130    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                130                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              66000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            173500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             41750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
