INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:42:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 buffer7/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 1.346ns (20.493%)  route 5.222ns (79.507%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1791, unset)         0.508     0.508    buffer7/clk
    SLICE_X44Y85         FDRE                                         r  buffer7/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer7/dataReg_reg[2]/Q
                         net (fo=5, routed)           0.513     1.275    buffer7/control/Memory_reg[0][5][2]
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.043     1.318 r  buffer7/control/Memory[1][2]_i_1/O
                         net (fo=11, routed)          0.405     1.723    buffer7/control/dataReg_reg[2]
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.043     1.766 r  buffer7/control/outs[4]_i_2/O
                         net (fo=5, routed)           0.178     1.944    buffer7/control/outs[4]_i_2_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.043     1.987 r  buffer7/control/result0_carry_i_1/O
                         net (fo=1, routed)           0.270     2.258    cmpi0/DI[2]
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.449 f  cmpi0/result0_carry/CO[3]
                         net (fo=26, routed)          0.698     3.147    buffer29/fifo/CO[0]
    SLICE_X35Y96         LUT6 (Prop_lut6_I2_O)        0.043     3.190 f  buffer29/fifo/fullReg_i_5__2/O
                         net (fo=6, routed)           0.410     3.599    buffer29/fifo/Empty_reg_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I3_O)        0.043     3.642 f  buffer29/fifo/fullReg_i_3__7/O
                         net (fo=10, routed)          0.363     4.005    control_merge0/tehb/control/Empty_reg_2
    SLICE_X36Y97         LUT6 (Prop_lut6_I1_O)        0.043     4.048 f  control_merge0/tehb/control/dataReg[4]_i_2__3/O
                         net (fo=10, routed)          0.404     4.452    control_merge0/tehb/control/transmitValue_reg_0
    SLICE_X41Y97         LUT3 (Prop_lut3_I0_O)        0.043     4.495 f  control_merge0/tehb/control/fullReg_i_2__8/O
                         net (fo=13, routed)          0.249     4.744    fork1/control/generateBlocks[0].regblock/dataReg_reg[0]
    SLICE_X40Y98         LUT4 (Prop_lut4_I1_O)        0.051     4.795 f  fork1/control/generateBlocks[0].regblock/ldq_addr_3_q[4]_i_3__0/O
                         net (fo=30, routed)          0.564     5.360    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_valid_2_q_reg_0
    SLICE_X27Y98         LUT3 (Prop_lut3_I2_O)        0.132     5.492 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_1/O
                         net (fo=1, routed)           0.334     5.826    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_i_1_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.010 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     6.010    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry_n_0
    SLICE_X26Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.117 f  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0/O[2]
                         net (fo=2, routed)           0.419     6.536    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_8_double_out_01_carry__0_n_5
    SLICE_X27Y96         LUT5 (Prop_lut5_I4_O)        0.126     6.662 r  lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/ldq_addr_1_q[4]_i_1/O
                         net (fo=5, routed)           0.414     7.076    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_1
    SLICE_X39Y101        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1791, unset)         0.483    10.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X39Y101        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X39Y101        FDRE (Setup_fdre_C_CE)      -0.280     9.867    lsq2/handshake_lsq_lsq2_core/ldq_addr_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.867    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  2.791    




