#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 28 00:57:10 2020
# Process ID: 12364
# Current directory: C:/Users/aliza/Documents/cmpe_140/assignment_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9880 C:\Users\aliza\Documents\cmpe_140\assignment_8\Lab_5.xpr
# Log file: C:/Users/aliza/Documents/cmpe_140/assignment_8/vivado.log
# Journal file: C:/Users/aliza/Documents/cmpe_140/assignment_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/CMPE 140/cmpe_140-assignment-8/assignment_8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleMips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/prod_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prod_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'a' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wd' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.prod_reg
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.SingleCycleMips
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 70 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 794.000 ; gain = 12.578
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 855.137 ; gain = 17.121
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
$finish called at time : 70 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 38
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleMips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/prod_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prod_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'a' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wd' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.prod_reg
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.SingleCycleMips
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 70 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 864.918 ; gain = 9.781
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 864.918 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/AD/WE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 864.918 ; gain = 0.000
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/processor/mips/we_dm}} 
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/processor/mips/cu/md/we_dm}} 
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 864.918 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/processor/mips/instr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 872.797 ; gain = 0.000
run 10 ns
current_wave_config {tb_SOC_behav.wcfg}
tb_SOC_behav.wcfg
add_wave {{/tb_SOC/DUT/processor/mips/dp/pc_plus4}} 
run 10 ns
run 10 ns
save_wave_config {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleMips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/prod_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prod_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'a' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'pc_current' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:19]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wd' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.prod_reg
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.SingleCycleMips
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 872.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleMips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/prod_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prod_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wd' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.prod_reg
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.SingleCycleMips
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 872.797 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 872.797 ; gain = 0.000
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 878.699 ; gain = 0.000
run 90 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 878.699 ; gain = 0.000
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 878.699 ; gain = 0.000
run 80 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 878.699 ; gain = 0.000
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleMips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/prod_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prod_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wd' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.prod_reg
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.SingleCycleMips
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 878.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wd' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 956.410 ; gain = 8.676
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wd' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1062.027 ; gain = 8.801
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.027 ; gain = 0.000
run 80 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CLA_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/CarryLookBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryLookBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/D_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Factorial Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FactorialAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Factorial_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/Gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Parallel_Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SRLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleMips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/main_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/prod_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prod_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SOC
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wd' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.prod_reg
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.SingleCycleMips
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sim_3/new/tb_SOC.v" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1062.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SOC' in fileset 'sim_3'...
INFO: [SIM-utils-43] Exported 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj tb_SOC_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
"xelab -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/SingleCycleMips.v:15]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wd' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/soc.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SOC_behav -key {Behavioral:sim_3:Functional:tb_SOC} -tclbatch {tb_SOC.tcl} -view {C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 100 fs
open_wave_config C:/Users/aliza/Documents/cmpe_140/assignment_8/tb_SOC_behav.wcfg
source tb_SOC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SOC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1062.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 28 01:56:06 2020...
