{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1531, "design__instance__area": 12898.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0005925817531533539, "power__switching__total": 0.00035469973227009177, "power__leakage__total": 1.6173828498722287e-08, "power__total": 0.0009472976671531796, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2664062656992479, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2688942200566458, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.341297444410854, "timing__setup__ws__corner:nom_tt_025C_1v80": 14.004186651144268, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.341297, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2736252690764354, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.27598887845155856, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9059649953331774, "timing__setup__ws__corner:nom_ss_100C_1v60": 11.355201544897588, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.905965, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 12.181682, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2627802216871194, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2650595373767139, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11477552566563701, "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.822626212655011, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.114776, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 16, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2612789503151868, "clock__skew__worst_setup": 0.26299810296186416, "timing__hold__ws": 0.111591128385195, "timing__setup__ws": 11.333198700284072, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.111591, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 12.009565, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 188.13 198.85", "design__core__bbox": "5.52 10.88 182.16 187.68", "design__io": 109, "design__die__area": 37409.7, "design__core__area": 31230, "design__instance__count__stdcell": 1966, "design__instance__area__stdcell": 13442.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.430449, "design__instance__utilization__stdcell": 0.430449, "design__rows": 65, "design__rows:unithd": 65, "design__sites": 24960, "design__sites:unithd": 24960, "design__instance__count__class:buffer": 120, "design__instance__area__class:buffer": 768.237, "design__instance__count__class:inverter": 22, "design__instance__area__class:inverter": 83.8304, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 2843.98, "design__instance__count__class:multi_input_combinational_cell": 894, "design__instance__area__class:multi_input_combinational_cell": 6580.06, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 6272278, "design__instance__count__class:timing_repair_buffer": 322, "design__instance__area__class:timing_repair_buffer": 2238.4, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 34021.5, "design__violations": 0, "design__instance__count__class:clock_buffer": 19, "design__instance__area__class:clock_buffer": 272.762, "design__instance__count__class:clock_inverter": 12, "design__instance__area__class:clock_inverter": 111.357, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 64, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1585, "route__net__special": 2, "route__drc_errors__iter:0": 796, "route__wirelength__iter:0": 38686, "route__drc_errors__iter:1": 376, "route__wirelength__iter:1": 38214, "route__drc_errors__iter:2": 349, "route__wirelength__iter:2": 38152, "route__drc_errors__iter:3": 91, "route__wirelength__iter:3": 38111, "route__drc_errors__iter:4": 16, "route__wirelength__iter:4": 38121, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 38116, "route__drc_errors": 0, "route__wirelength": 38116, "route__vias": 10938, "route__vias__singlecut": 10938, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 347.02, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2644554927675074, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2664491203092104, "timing__hold__ws__corner:min_tt_025C_1v80": 0.33661907547507275, "timing__setup__ws__corner:min_tt_025C_1v80": 14.017939206183854, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.336619, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.270822177904585, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.272732871784003, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8988627874214836, "timing__setup__ws__corner:min_ss_100C_1v60": 11.38156090478294, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.898863, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 12.319911, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2612789503151868, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26299810296186416, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.111591128385195, "timing__setup__ws__corner:min_ff_n40C_1v95": 14.829757397388466, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111591, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2686135556680828, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.27272671004604204, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3451861671980379, "timing__setup__ws__corner:max_tt_025C_1v80": 13.993866017615465, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.345186, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.27665201468292194, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2806628064951157, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9176223374214337, "timing__setup__ws__corner:max_ss_100C_1v60": 11.333198700284072, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.917622, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 12.009565, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2645905514022728, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.26843242277649243, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11745038607451662, "timing__setup__ws__corner:max_ff_n40C_1v95": 14.818202195821364, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11745, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79973, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79994, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000273679, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000278408, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.56368e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000278408, "design_powergrid__voltage__worst": 0.000278408, "design_powergrid__voltage__worst__net:VPWR": 1.79973, "design_powergrid__drop__worst": 0.000278408, "design_powergrid__drop__worst__net:VPWR": 0.000273679, "design_powergrid__voltage__worst__net:VGND": 0.000278408, "design_powergrid__drop__worst__net:VGND": 0.000278408, "ir__voltage__worst": 1.8, "ir__drop__avg": 5.67e-05, "ir__drop__worst": 0.000274, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}