<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: A module testing pattern matching in casex statements
rc: 1 (means success: 0)
tags: 12.6.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-12
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv</a>
defines: 
time_elapsed: 0.932s
ram usage: 36056 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprowf8f9x/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-12 <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-6" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:6</a>: No timescale set for &#34;case_tb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-6" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:6</a>: Compile module &#34;work@case_tb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html#l-6" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv:6</a>: Top level module &#34;work@case_tb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmprowf8f9x/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_case_tb
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprowf8f9x/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprowf8f9x/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@case_tb)
 |vpiName:work@case_tb
 |uhdmallPackages:
 \_package: builtin, parent:work@case_tb
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@case_tb, file:<a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv</a>, line:6, parent:work@case_tb
   |vpiDefName:work@case_tb
   |vpiFullName:work@case_tb
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_case_stmt: , line:22
       |vpiCaseType:2
       |vpiCondition:
       \_ref_obj: (v), line:22
         |vpiName:v
         |vpiFullName:work@case_tb.v
   |vpiNet:
   \_logic_net: (tmp), line:20
     |vpiName:tmp
     |vpiFullName:work@case_tb.tmp
   |vpiTypedef:
   \_union_typespec: (u), line:8
     |vpiName:u
     |vpiTypespecMember:
     \_typespec_member: (a), line:11
       |vpiName:a
       |vpiTypespec:
       \_struct_typespec: , line:9
         |vpiTypespecMember:
         \_typespec_member: (val1), line:10
           |vpiName:val1
           |vpiTypespec:
           \_bit_typespec: , line:10
             |vpiRange:
             \_range: , line:10
               |vpiLeftRange:
               \_constant: , line:10
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
               |vpiRightRange:
               \_constant: , line:10
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
         |vpiTypespecMember:
         \_typespec_member: (val2), line:10
           |vpiName:val2
           |vpiTypespec:
           \_bit_typespec: , line:10
             |vpiRange:
             \_range: , line:10
               |vpiLeftRange:
               \_constant: , line:10
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
               |vpiRightRange:
               \_constant: , line:10
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
     |vpiTypespecMember:
     \_typespec_member: (b), line:14
       |vpiName:b
       |vpiTypespec:
       \_struct_typespec: , line:12
         |vpiTypespecMember:
         \_typespec_member: (val1), line:13
           |vpiName:val1
           |vpiTypespec:
           \_bit_typespec: , line:13
             |vpiRange:
             \_range: , line:13
               |vpiLeftRange:
               \_constant: , line:13
                 |vpiConstType:7
                 |vpiDecompile:7
                 |vpiSize:32
                 |INT:7
               |vpiRightRange:
               \_constant: , line:13
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
         |vpiTypespecMember:
         \_typespec_member: (val2), line:13
           |vpiName:val2
           |vpiTypespec:
           \_bit_typespec: , line:13
             |vpiRange:
             \_range: , line:13
               |vpiLeftRange:
               \_constant: , line:13
                 |vpiConstType:7
                 |vpiDecompile:7
                 |vpiSize:32
                 |INT:7
               |vpiRightRange:
               \_constant: , line:13
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
     |vpiTypespecMember:
     \_typespec_member: (c), line:17
       |vpiName:c
       |vpiTypespec:
       \_struct_typespec: , line:15
         |vpiTypespecMember:
         \_typespec_member: (val1), line:16
           |vpiName:val1
           |vpiTypespec:
           \_bit_typespec: , line:16
             |vpiRange:
             \_range: , line:16
               |vpiLeftRange:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:15
                 |vpiSize:32
                 |INT:15
               |vpiRightRange:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
         |vpiTypespecMember:
         \_typespec_member: (val2), line:16
           |vpiName:val2
           |vpiTypespec:
           \_bit_typespec: , line:16
             |vpiRange:
             \_range: , line:16
               |vpiLeftRange:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:15
                 |vpiSize:32
                 |INT:15
               |vpiRightRange:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
 |uhdmtopModules:
 \_module: work@case_tb (work@case_tb), file:<a href="../../../tests/chapter-12/12.6.1--casex_pattern.sv.html" target="file-frame">tests/chapter-12/12.6.1--casex_pattern.sv</a>, line:6
   |vpiDefName:work@case_tb
   |vpiName:work@case_tb
   |vpiVariables:
   \_union_var: (tmp), line:20, parent:work@case_tb
     |vpiName:tmp
     |vpiFullName:work@case_tb.tmp
     |vpiTypespec:
     \_union_typespec: (u), line:8
Object: \work_case_tb of type 3000
Object: \work_case_tb of type 32
Object: \tmp of type 619
ERROR: Encountered unhandled object type: 619

</pre>
</body>