%!PS-Adobe-3.0
%%Creator: Model Technology ModelSim SE vsim 5.7e Simulator 2003.07 Jul  8 2003
%%Title: /afs/eos.ncsu.edu/service/ece/research/tinker/bviyer/vol1/OR_1200_Multithreading_Implementation/verilog_with_my_changes/or1200_cpu/Wave_Forms_For_The_Whole_Thing/register_file_top_module.ps
%%CreationDate: 2004-08-14 01:25:01 AM
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%PageOrder: ascend
%%Pages: 8
%%EndComments
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3320 def/REdge 5699 def/LabelWidth 3283 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) MLW
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_8) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3320 329 MT 3320 329 LT 6297 329 LT ST
3320 410 MT 3320 410 LT 6297 410 LT ST
(00000020) 3334 370 WT pop 0 originOffset 37 add RSS
3320 473 MT 3320 473 LT 6297 473 LT ST
3320 554 MT 3320 554 LT 6297 554 LT ST
(00000005) 3334 514 WT pop 0 originOffset 37 add RSS
3320 658 MT 3320 698 LS
3320 698 MT 3518 698 LS
3518 698 MT 3518 618 LS
3518 618 MT 3717 618 LS
3717 618 MT 3717 698 LS
3717 698 MT 3915 698 LS
3915 698 MT 3915 618 LS
3915 618 MT 4114 618 LS
4114 618 MT 4114 698 LS
4114 698 MT 4312 698 LS
4312 698 MT 4312 618 LS
4312 618 MT 4511 618 LS
4511 618 MT 4511 698 LS
4511 698 MT 4709 698 LS
4709 698 MT 4709 618 LS
4709 618 MT 4908 618 LS
4908 618 MT 4908 698 LS
4908 698 MT 5106 698 LS
5106 698 MT 5106 618 LS
5106 618 MT 5305 618 LS
5305 618 MT 5305 698 LS
5305 698 MT 5503 698 LS
5503 698 MT 5503 618 LS
5503 618 MT 5702 618 LS
5702 618 MT 5702 698 LS
5702 698 MT 5900 698 LS
5900 698 MT 5900 618 LS
5900 618 MT 6099 618 LS
6099 618 MT 6099 698 LS
6099 698 MT 6297 698 LS
3320 802 MT 3320 842 LS
3320 842 MT 3518 842 LS
3518 842 MT 3518 762 LS
3518 762 MT 3717 762 LS
3717 762 MT 3717 842 LS
3717 842 MT 6297 842 LS
3320 946 MT 3518 946 LS
3518 946 MT 3518 906 LS
3518 906 MT 6297 906 LS
3320 1090 MT 4114 1090 LS
4114 1090 MT 4114 1130 LS
4114 1130 MT 6297 1130 LS
3320 1234 MT 3518 1234 LS
3518 1234 MT 3518 1234 LT 3525 1193 LT 4305 1193 LT 4312 1234 LT ST
3518 1234 MT 3518 1234 LT 3525 1274 LT 4305 1274 LT 4312 1234 LT ST
(00) 3532 1234 WT pop 0 originOffset 37 add RSS
4312 1234 MT 4312 1234 LT 4319 1193 LT 4702 1193 LT 4709 1234 LT ST
4312 1234 MT 4312 1234 LT 4319 1274 LT 4702 1274 LT 4709 1234 LT ST
(02) 4326 1234 WT pop 0 originOffset 37 add RSS
4709 1234 MT 4709 1234 LT 4716 1193 LT 6297 1193 LT ST
4709 1234 MT 4709 1234 LT 4716 1274 LT 6297 1274 LT ST
(03) 4723 1234 WT pop 0 originOffset 37 add RSS
3320 1378 MT 3518 1378 LS
3518 1378 MT 3518 1378 LT 3525 1337 LT 4305 1337 LT 4312 1378 LT ST
3518 1378 MT 3518 1378 LT 3525 1418 LT 4305 1418 LT 4312 1378 LT ST
(00000000) 3532 1378 WT pop 0 originOffset 37 add RSS
4312 1378 MT 6297 1378 LS
3320 1522 MT 3518 1522 LS
3518 1522 MT 3518 1562 LS
3518 1562 MT 6297 1562 LS
3320 1666 MT 4114 1666 LS
4114 1666 MT 4114 1706 LS
4114 1706 MT 4312 1706 LS
4312 1706 MT 4312 1666 LS
4312 1666 MT 6297 1666 LS
3320 1810 MT 3518 1810 LS
3518 1810 MT 3518 1810 LT 3525 1769 LT 5099 1769 LT 5106 1810 LT ST
3518 1810 MT 3518 1810 LT 3525 1850 LT 5099 1850 LT 5106 1810 LT ST
(0) 3532 1810 WT pop 0 originOffset 37 add RSS
5106 1810 MT 5106 1810 LT 5113 1769 LT 5496 1769 LT 5503 1810 LT ST
5106 1810 MT 5106 1810 LT 5113 1850 LT 5496 1850 LT 5503 1810 LT ST
(1) 5120 1810 WT pop 0 originOffset 37 add RSS
5503 1810 MT 5503 1810 LT 5510 1769 LT 5893 1769 LT 5900 1810 LT ST
5503 1810 MT 5503 1810 LT 5510 1850 LT 5893 1850 LT 5900 1810 LT ST
(2) 5517 1810 WT pop 0 originOffset 37 add RSS
5900 1810 MT 5900 1810 LT 5907 1769 LT 6297 1769 LT ST
5900 1810 MT 5900 1810 LT 5907 1850 LT 6297 1850 LT ST
(3) 5914 1810 WT pop 0 originOffset 37 add RSS
3320 1954 MT 3518 1954 LS
3518 1954 MT 3518 1954 LT 3525 1913 LT 5099 1913 LT 5106 1954 LT ST
3518 1954 MT 3518 1954 LT 3525 1994 LT 5099 1994 LT 5106 1954 LT ST
(0) 3532 1954 WT pop 0 originOffset 37 add RSS
5106 1954 MT 5106 1954 LT 5113 1913 LT 5496 1913 LT 5503 1954 LT ST
5106 1954 MT 5106 1954 LT 5113 1994 LT 5496 1994 LT 5503 1954 LT ST
(1) 5120 1954 WT pop 0 originOffset 37 add RSS
5503 1954 MT 5503 1954 LT 5510 1913 LT 5893 1913 LT 5900 1954 LT ST
5503 1954 MT 5503 1954 LT 5510 1994 LT 5893 1994 LT 5900 1954 LT ST
(2) 5517 1954 WT pop 0 originOffset 37 add RSS
5900 1954 MT 5900 1954 LT 5907 1913 LT 6297 1913 LT ST
5900 1954 MT 5900 1954 LT 5907 1994 LT 6297 1994 LT ST
(3) 5914 1954 WT pop 0 originOffset 37 add RSS
3320 2098 MT 3518 2098 LS
3518 2098 MT 3518 2098 LT 3525 2057 LT 5496 2057 LT 5503 2098 LT ST
3518 2098 MT 3518 2098 LT 3525 2138 LT 5496 2138 LT 5503 2098 LT ST
(0) 3532 2098 WT pop 0 originOffset 37 add RSS
5503 2098 MT 5503 2098 LT 5510 2057 LT 5893 2057 LT 5900 2098 LT ST
5503 2098 MT 5503 2098 LT 5510 2138 LT 5893 2138 LT 5900 2098 LT ST
(1) 5517 2098 WT pop 0 originOffset 37 add RSS
5900 2098 MT 5900 2098 LT 5907 2057 LT 6297 2057 LT ST
5900 2098 MT 5900 2098 LT 5907 2138 LT 6297 2138 LT ST
(2) 5914 2098 WT pop 0 originOffset 37 add RSS
3320 2242 MT 3518 2242 LS
3518 2242 MT 3518 2242 LT 3525 2201 LT 4305 2201 LT 4312 2242 LT ST
3518 2242 MT 3518 2242 LT 3525 2282 LT 4305 2282 LT 4312 2242 LT ST
(00) 3532 2242 WT pop 0 originOffset 37 add RSS
4312 2242 MT 4312 2242 LT 4319 2201 LT 4702 2201 LT 4709 2242 LT ST
4312 2242 MT 4312 2242 LT 4319 2282 LT 4702 2282 LT 4709 2242 LT ST
(02) 4326 2242 WT pop 0 originOffset 37 add RSS
4709 2242 MT 4709 2242 LT 4716 2201 LT 6297 2201 LT ST
4709 2242 MT 4709 2242 LT 4716 2282 LT 6297 2282 LT ST
(03) 4723 2242 WT pop 0 originOffset 37 add RSS
3320 2386 MT 3518 2386 LS
3518 2386 MT 3518 2386 LT 3525 2345 LT 4305 2345 LT 4312 2386 LT ST
3518 2386 MT 3518 2386 LT 3525 2426 LT 4305 2426 LT 4312 2386 LT ST
(00000000) 3532 2386 WT pop 0 originOffset 37 add RSS
4312 2386 MT 6297 2386 LS
3320 2530 MT 3518 2530 LS
3518 2530 MT 3518 2570 LS
3518 2570 MT 6297 2570 LS
3320 2674 MT 4114 2674 LS
4114 2674 MT 4114 2714 LS
4114 2714 MT 6297 2714 LS
3320 2818 MT 4114 2818 LS
4114 2818 MT 4114 2818 LT 4121 2777 LT 6297 2777 LT ST
4114 2818 MT 4114 2818 LT 4121 2858 LT 6297 2858 LT ST
(01) 4128 2818 WT pop 0 originOffset 37 add RSS
3320 2962 MT 4114 2962 LS
4114 2962 MT 4114 2962 LT 4121 2921 LT 6297 2921 LT ST
4114 2962 MT 4114 2962 LT 4121 3002 LT 6297 3002 LT ST
(00) 4128 2962 WT pop 0 originOffset 37 add RSS
3320 3106 MT 6297 3106 LS
3320 3250 MT 6297 3250 LS
3320 3394 MT 4114 3394 LS
4114 3394 MT 4114 3434 LS
4114 3434 MT 6297 3434 LS
3320 3538 MT 4114 3538 LS
4114 3538 MT 4114 3578 LS
4114 3578 MT 6297 3578 LS
3320 3682 MT 4114 3682 LS
4114 3682 MT 4114 3682 LT 4121 3641 LT 6297 3641 LT ST
4114 3682 MT 4114 3682 LT 4121 3722 LT 6297 3722 LT ST
(01) 4128 3682 WT pop 0 originOffset 37 add RSS
3320 3826 MT 4114 3826 LS
4114 3826 MT 4114 3826 LT 4121 3785 LT 6297 3785 LT ST
4114 3826 MT 4114 3826 LT 4121 3866 LT 6297 3866 LT ST
(00) 4128 3826 WT pop 0 originOffset 37 add RSS
3320 3970 MT 6297 3970 LS
3320 4114 MT 6297 4114 LS
3320 4258 MT 4114 4258 LS
4114 4258 MT 4114 4298 LS
4114 4298 MT 6297 4298 LS
3320 4402 MT 4114 4402 LS
4114 4402 MT 4114 4442 LS
4114 4442 MT 6297 4442 LS
% draw timeline
3360 4533 MT 3360 4570 LS
3399 4533 MT 3399 4570 LS
3439 4533 MT 3439 4570 LS
3479 4533 MT 3479 4570 LS
3519 4533 MT 3519 4570 LS
3558 4533 MT 3558 4570 LS
3598 4533 MT 3598 4570 LS
3638 4533 MT 3638 4570 LS
3677 4533 MT 3677 4570 LS
(0) 3320 4649 WT TS RSS
3757 4533 MT 3757 4570 LS
3796 4533 MT 3796 4570 LS
3836 4533 MT 3836 4570 LS
3876 4533 MT 3876 4570 LS
3916 4533 MT 3916 4570 LS
3955 4533 MT 3955 4570 LS
3995 4533 MT 3995 4570 LS
4035 4533 MT 4035 4570 LS
4074 4533 MT 4074 4570 LS
3717 4506 MT 3717 4570 LS
4154 4533 MT 4154 4570 LS
4193 4533 MT 4193 4570 LS
4233 4533 MT 4233 4570 LS
4273 4533 MT 4273 4570 LS
4313 4533 MT 4313 4570 LS
4352 4533 MT 4352 4570 LS
4392 4533 MT 4392 4570 LS
4432 4533 MT 4432 4570 LS
4471 4533 MT 4471 4570 LS
4114 4506 MT 4114 4570 LS
(20) 4114 4649 WT TS RSS
4551 4533 MT 4551 4570 LS
4590 4533 MT 4590 4570 LS
4630 4533 MT 4630 4570 LS
4670 4533 MT 4670 4570 LS
4710 4533 MT 4710 4570 LS
4749 4533 MT 4749 4570 LS
4789 4533 MT 4789 4570 LS
4829 4533 MT 4829 4570 LS
4868 4533 MT 4868 4570 LS
4511 4506 MT 4511 4570 LS
4948 4533 MT 4948 4570 LS
4987 4533 MT 4987 4570 LS
5027 4533 MT 5027 4570 LS
5067 4533 MT 5067 4570 LS
5107 4533 MT 5107 4570 LS
5146 4533 MT 5146 4570 LS
5186 4533 MT 5186 4570 LS
5226 4533 MT 5226 4570 LS
5265 4533 MT 5265 4570 LS
4908 4506 MT 4908 4570 LS
(40) 4908 4649 WT TS RSS
5345 4533 MT 5345 4570 LS
5384 4533 MT 5384 4570 LS
5424 4533 MT 5424 4570 LS
5464 4533 MT 5464 4570 LS
5504 4533 MT 5504 4570 LS
5543 4533 MT 5543 4570 LS
5583 4533 MT 5583 4570 LS
5623 4533 MT 5623 4570 LS
5662 4533 MT 5662 4570 LS
5305 4506 MT 5305 4570 LS
5742 4533 MT 5742 4570 LS
5781 4533 MT 5781 4570 LS
5821 4533 MT 5821 4570 LS
5861 4533 MT 5861 4570 LS
5901 4533 MT 5901 4570 LS
5940 4533 MT 5940 4570 LS
5980 4533 MT 5980 4570 LS
6020 4533 MT 6020 4570 LS
6059 4533 MT 6059 4570 LS
5702 4506 MT 5702 4570 LS
(60) 5702 4649 WT TS RSS
6139 4533 MT 6139 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6258 4533 MT 6258 4570 LS
6298 4533 MT 6298 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6417 4533 MT 6417 4570 LS
6456 4533 MT 6456 4570 LS
6099 4506 MT 6099 4570 LS
% draw grid
3717 300 MT 3717 4506 LS
4114 300 MT 4114 4506 LS
4511 300 MT 4511 4506 LS
4908 300 MT 4908 4506 LS
5305 300 MT 5305 4506 LS
5702 300 MT 5702 4506 LS
6099 300 MT 6099 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) 3283 409 WT TSE RSS
3710 300 MT 3724 300 LS
4107 300 MT 4121 300 LS
4504 300 MT 4518 300 LS
4901 300 MT 4915 300 LS
5298 300 MT 5312 300 LS
5695 300 MT 5709 300 LS
6092 300 MT 6106 300 LS
3320 329 MT 3320 329 LT 6297 329 LT ST
3320 410 MT 3320 410 LT 6297 410 LT ST
(00000020) 3334 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) 3283 553 WT TSE RSS
3710 444 MT 3724 444 LS
4107 444 MT 4121 444 LS
4504 444 MT 4518 444 LS
4901 444 MT 4915 444 LS
5298 444 MT 5312 444 LS
5695 444 MT 5709 444 LS
6092 444 MT 6106 444 LS
3320 473 MT 3320 473 LT 6297 473 LT ST
3320 554 MT 3320 554 LT 6297 554 LT ST
(00000005) 3334 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) 3283 697 WT TSE RSS
3710 588 MT 3724 588 LS
4107 588 MT 4121 588 LS
4504 588 MT 4518 588 LS
4901 588 MT 4915 588 LS
5298 588 MT 5312 588 LS
5695 588 MT 5709 588 LS
6092 588 MT 6106 588 LS
3320 658 MT 3320 698 LS
3320 698 MT 3518 698 LS
3518 698 MT 3518 618 LS
3518 618 MT 3717 618 LS
3717 618 MT 3717 698 LS
3717 698 MT 3915 698 LS
3915 698 MT 3915 618 LS
3915 618 MT 4114 618 LS
4114 618 MT 4114 698 LS
4114 698 MT 4312 698 LS
4312 698 MT 4312 618 LS
4312 618 MT 4511 618 LS
4511 618 MT 4511 698 LS
4511 698 MT 4709 698 LS
4709 698 MT 4709 618 LS
4709 618 MT 4908 618 LS
4908 618 MT 4908 698 LS
4908 698 MT 5106 698 LS
5106 698 MT 5106 618 LS
5106 618 MT 5305 618 LS
5305 618 MT 5305 698 LS
5305 698 MT 5503 698 LS
5503 698 MT 5503 618 LS
5503 618 MT 5702 618 LS
5702 618 MT 5702 698 LS
5702 698 MT 5900 698 LS
5900 698 MT 5900 618 LS
5900 618 MT 6099 618 LS
6099 618 MT 6099 698 LS
6099 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) 3283 841 WT TSE RSS
3710 732 MT 3724 732 LS
4107 732 MT 4121 732 LS
4504 732 MT 4518 732 LS
4901 732 MT 4915 732 LS
5298 732 MT 5312 732 LS
5695 732 MT 5709 732 LS
6092 732 MT 6106 732 LS
3320 802 MT 3320 842 LS
3320 842 MT 3518 842 LS
3518 842 MT 3518 762 LS
3518 762 MT 3717 762 LS
3717 762 MT 3717 842 LS
3717 842 MT 6297 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) 3283 985 WT TSE RSS
3710 876 MT 3724 876 LS
4107 876 MT 4121 876 LS
4504 876 MT 4518 876 LS
4901 876 MT 4915 876 LS
5298 876 MT 5312 876 LS
5695 876 MT 5709 876 LS
6092 876 MT 6106 876 LS
3320 946 MT 3518 946 LS
3518 946 MT 3518 906 LS
3518 906 MT 6297 906 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) 3283 1129 WT TSE RSS
3710 1020 MT 3724 1020 LS
4107 1020 MT 4121 1020 LS
4504 1020 MT 4518 1020 LS
4901 1020 MT 4915 1020 LS
5298 1020 MT 5312 1020 LS
5695 1020 MT 5709 1020 LS
6092 1020 MT 6106 1020 LS
3320 1090 MT 4114 1090 LS
4114 1090 MT 4114 1130 LS
4114 1130 MT 6297 1130 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) 3283 1273 WT TSE RSS
3710 1164 MT 3724 1164 LS
4107 1164 MT 4121 1164 LS
4504 1164 MT 4518 1164 LS
4901 1164 MT 4915 1164 LS
5298 1164 MT 5312 1164 LS
5695 1164 MT 5709 1164 LS
6092 1164 MT 6106 1164 LS
3320 1234 MT 3518 1234 LS
3518 1234 MT 3518 1234 LT 3525 1193 LT 4305 1193 LT 4312 1234 LT ST
3518 1234 MT 3518 1234 LT 3525 1274 LT 4305 1274 LT 4312 1234 LT ST
(00) 3532 1234 WT pop 0 originOffset 37 add RSS
4312 1234 MT 4312 1234 LT 4319 1193 LT 4702 1193 LT 4709 1234 LT ST
4312 1234 MT 4312 1234 LT 4319 1274 LT 4702 1274 LT 4709 1234 LT ST
(02) 4326 1234 WT pop 0 originOffset 37 add RSS
4709 1234 MT 4709 1234 LT 4716 1193 LT 6297 1193 LT ST
4709 1234 MT 4709 1234 LT 4716 1274 LT 6297 1274 LT ST
(03) 4723 1234 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) 3283 1417 WT TSE RSS
3710 1308 MT 3724 1308 LS
4107 1308 MT 4121 1308 LS
4504 1308 MT 4518 1308 LS
4901 1308 MT 4915 1308 LS
5298 1308 MT 5312 1308 LS
5695 1308 MT 5709 1308 LS
6092 1308 MT 6106 1308 LS
3320 1378 MT 3518 1378 LS
3518 1378 MT 3518 1378 LT 3525 1337 LT 4305 1337 LT 4312 1378 LT ST
3518 1378 MT 3518 1378 LT 3525 1418 LT 4305 1418 LT 4312 1378 LT ST
(00000000) 3532 1378 WT pop 0 originOffset 37 add RSS
4312 1378 MT 6297 1378 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) 3283 1561 WT TSE RSS
3710 1452 MT 3724 1452 LS
4107 1452 MT 4121 1452 LS
4504 1452 MT 4518 1452 LS
4901 1452 MT 4915 1452 LS
5298 1452 MT 5312 1452 LS
5695 1452 MT 5709 1452 LS
6092 1452 MT 6106 1452 LS
3320 1522 MT 3518 1522 LS
3518 1522 MT 3518 1562 LS
3518 1562 MT 6297 1562 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) 3283 1705 WT TSE RSS
3710 1596 MT 3724 1596 LS
4107 1596 MT 4121 1596 LS
4504 1596 MT 4518 1596 LS
4901 1596 MT 4915 1596 LS
5298 1596 MT 5312 1596 LS
5695 1596 MT 5709 1596 LS
6092 1596 MT 6106 1596 LS
3320 1666 MT 4114 1666 LS
4114 1666 MT 4114 1706 LS
4114 1706 MT 4312 1706 LS
4312 1706 MT 4312 1666 LS
4312 1666 MT 6297 1666 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) 3283 1849 WT TSE RSS
3710 1740 MT 3724 1740 LS
4107 1740 MT 4121 1740 LS
4504 1740 MT 4518 1740 LS
4901 1740 MT 4915 1740 LS
5298 1740 MT 5312 1740 LS
5695 1740 MT 5709 1740 LS
6092 1740 MT 6106 1740 LS
3320 1810 MT 3518 1810 LS
3518 1810 MT 3518 1810 LT 3525 1769 LT 5099 1769 LT 5106 1810 LT ST
3518 1810 MT 3518 1810 LT 3525 1850 LT 5099 1850 LT 5106 1810 LT ST
(0) 3532 1810 WT pop 0 originOffset 37 add RSS
5106 1810 MT 5106 1810 LT 5113 1769 LT 5496 1769 LT 5503 1810 LT ST
5106 1810 MT 5106 1810 LT 5113 1850 LT 5496 1850 LT 5503 1810 LT ST
(1) 5120 1810 WT pop 0 originOffset 37 add RSS
5503 1810 MT 5503 1810 LT 5510 1769 LT 5893 1769 LT 5900 1810 LT ST
5503 1810 MT 5503 1810 LT 5510 1850 LT 5893 1850 LT 5900 1810 LT ST
(2) 5517 1810 WT pop 0 originOffset 37 add RSS
5900 1810 MT 5900 1810 LT 5907 1769 LT 6297 1769 LT ST
5900 1810 MT 5900 1810 LT 5907 1850 LT 6297 1850 LT ST
(3) 5914 1810 WT pop 0 originOffset 37 add RSS
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) 3283 1993 WT TSE RSS
3710 1884 MT 3724 1884 LS
4107 1884 MT 4121 1884 LS
4504 1884 MT 4518 1884 LS
4901 1884 MT 4915 1884 LS
5298 1884 MT 5312 1884 LS
5695 1884 MT 5709 1884 LS
6092 1884 MT 6106 1884 LS
3320 1954 MT 3518 1954 LS
3518 1954 MT 3518 1954 LT 3525 1913 LT 5099 1913 LT 5106 1954 LT ST
3518 1954 MT 3518 1954 LT 3525 1994 LT 5099 1994 LT 5106 1954 LT ST
(0) 3532 1954 WT pop 0 originOffset 37 add RSS
5106 1954 MT 5106 1954 LT 5113 1913 LT 5496 1913 LT 5503 1954 LT ST
5106 1954 MT 5106 1954 LT 5113 1994 LT 5496 1994 LT 5503 1954 LT ST
(1) 5120 1954 WT pop 0 originOffset 37 add RSS
5503 1954 MT 5503 1954 LT 5510 1913 LT 5893 1913 LT 5900 1954 LT ST
5503 1954 MT 5503 1954 LT 5510 1994 LT 5893 1994 LT 5900 1954 LT ST
(2) 5517 1954 WT pop 0 originOffset 37 add RSS
5900 1954 MT 5900 1954 LT 5907 1913 LT 6297 1913 LT ST
5900 1954 MT 5900 1954 LT 5907 1994 LT 6297 1994 LT ST
(3) 5914 1954 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) 3283 2137 WT TSE RSS
3710 2028 MT 3724 2028 LS
4107 2028 MT 4121 2028 LS
4504 2028 MT 4518 2028 LS
4901 2028 MT 4915 2028 LS
5298 2028 MT 5312 2028 LS
5695 2028 MT 5709 2028 LS
6092 2028 MT 6106 2028 LS
3320 2098 MT 3518 2098 LS
3518 2098 MT 3518 2098 LT 3525 2057 LT 5496 2057 LT 5503 2098 LT ST
3518 2098 MT 3518 2098 LT 3525 2138 LT 5496 2138 LT 5503 2098 LT ST
(0) 3532 2098 WT pop 0 originOffset 37 add RSS
5503 2098 MT 5503 2098 LT 5510 2057 LT 5893 2057 LT 5900 2098 LT ST
5503 2098 MT 5503 2098 LT 5510 2138 LT 5893 2138 LT 5900 2098 LT ST
(1) 5517 2098 WT pop 0 originOffset 37 add RSS
5900 2098 MT 5900 2098 LT 5907 2057 LT 6297 2057 LT ST
5900 2098 MT 5900 2098 LT 5907 2138 LT 6297 2138 LT ST
(2) 5914 2098 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) 3283 2281 WT TSE RSS
3710 2172 MT 3724 2172 LS
4107 2172 MT 4121 2172 LS
4504 2172 MT 4518 2172 LS
4901 2172 MT 4915 2172 LS
5298 2172 MT 5312 2172 LS
5695 2172 MT 5709 2172 LS
6092 2172 MT 6106 2172 LS
3320 2242 MT 3518 2242 LS
3518 2242 MT 3518 2242 LT 3525 2201 LT 4305 2201 LT 4312 2242 LT ST
3518 2242 MT 3518 2242 LT 3525 2282 LT 4305 2282 LT 4312 2242 LT ST
(00) 3532 2242 WT pop 0 originOffset 37 add RSS
4312 2242 MT 4312 2242 LT 4319 2201 LT 4702 2201 LT 4709 2242 LT ST
4312 2242 MT 4312 2242 LT 4319 2282 LT 4702 2282 LT 4709 2242 LT ST
(02) 4326 2242 WT pop 0 originOffset 37 add RSS
4709 2242 MT 4709 2242 LT 4716 2201 LT 6297 2201 LT ST
4709 2242 MT 4709 2242 LT 4716 2282 LT 6297 2282 LT ST
(03) 4723 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) 3283 2425 WT TSE RSS
3710 2316 MT 3724 2316 LS
4107 2316 MT 4121 2316 LS
4504 2316 MT 4518 2316 LS
4901 2316 MT 4915 2316 LS
5298 2316 MT 5312 2316 LS
5695 2316 MT 5709 2316 LS
6092 2316 MT 6106 2316 LS
3320 2386 MT 3518 2386 LS
3518 2386 MT 3518 2386 LT 3525 2345 LT 4305 2345 LT 4312 2386 LT ST
3518 2386 MT 3518 2386 LT 3525 2426 LT 4305 2426 LT 4312 2386 LT ST
(00000000) 3532 2386 WT pop 0 originOffset 37 add RSS
4312 2386 MT 6297 2386 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) 3283 2569 WT TSE RSS
3710 2460 MT 3724 2460 LS
4107 2460 MT 4121 2460 LS
4504 2460 MT 4518 2460 LS
4901 2460 MT 4915 2460 LS
5298 2460 MT 5312 2460 LS
5695 2460 MT 5709 2460 LS
6092 2460 MT 6106 2460 LS
3320 2530 MT 3518 2530 LS
3518 2530 MT 3518 2570 LS
3518 2570 MT 6297 2570 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) 3283 2713 WT TSE RSS
3710 2604 MT 3724 2604 LS
4107 2604 MT 4121 2604 LS
4504 2604 MT 4518 2604 LS
4901 2604 MT 4915 2604 LS
5298 2604 MT 5312 2604 LS
5695 2604 MT 5709 2604 LS
6092 2604 MT 6106 2604 LS
3320 2674 MT 4114 2674 LS
4114 2674 MT 4114 2714 LS
4114 2714 MT 6297 2714 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) 3283 2857 WT TSE RSS
3710 2748 MT 3724 2748 LS
4107 2748 MT 4121 2748 LS
4504 2748 MT 4518 2748 LS
4901 2748 MT 4915 2748 LS
5298 2748 MT 5312 2748 LS
5695 2748 MT 5709 2748 LS
6092 2748 MT 6106 2748 LS
3320 2818 MT 4114 2818 LS
4114 2818 MT 4114 2818 LT 4121 2777 LT 6297 2777 LT ST
4114 2818 MT 4114 2818 LT 4121 2858 LT 6297 2858 LT ST
(01) 4128 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) 3283 3001 WT TSE RSS
3710 2892 MT 3724 2892 LS
4107 2892 MT 4121 2892 LS
4504 2892 MT 4518 2892 LS
4901 2892 MT 4915 2892 LS
5298 2892 MT 5312 2892 LS
5695 2892 MT 5709 2892 LS
6092 2892 MT 6106 2892 LS
3320 2962 MT 4114 2962 LS
4114 2962 MT 4114 2962 LT 4121 2921 LT 6297 2921 LT ST
4114 2962 MT 4114 2962 LT 4121 3002 LT 6297 3002 LT ST
(00) 4128 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) 3283 3145 WT TSE RSS
3710 3036 MT 3724 3036 LS
4107 3036 MT 4121 3036 LS
4504 3036 MT 4518 3036 LS
4901 3036 MT 4915 3036 LS
5298 3036 MT 5312 3036 LS
5695 3036 MT 5709 3036 LS
6092 3036 MT 6106 3036 LS
3320 3106 MT 6297 3106 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) 3283 3289 WT TSE RSS
3710 3180 MT 3724 3180 LS
4107 3180 MT 4121 3180 LS
4504 3180 MT 4518 3180 LS
4901 3180 MT 4915 3180 LS
5298 3180 MT 5312 3180 LS
5695 3180 MT 5709 3180 LS
6092 3180 MT 6106 3180 LS
3320 3250 MT 6297 3250 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) 3283 3433 WT TSE RSS
3710 3324 MT 3724 3324 LS
4107 3324 MT 4121 3324 LS
4504 3324 MT 4518 3324 LS
4901 3324 MT 4915 3324 LS
5298 3324 MT 5312 3324 LS
5695 3324 MT 5709 3324 LS
6092 3324 MT 6106 3324 LS
3320 3394 MT 4114 3394 LS
4114 3394 MT 4114 3434 LS
4114 3434 MT 6297 3434 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) 3283 3577 WT TSE RSS
3710 3468 MT 3724 3468 LS
4107 3468 MT 4121 3468 LS
4504 3468 MT 4518 3468 LS
4901 3468 MT 4915 3468 LS
5298 3468 MT 5312 3468 LS
5695 3468 MT 5709 3468 LS
6092 3468 MT 6106 3468 LS
3320 3538 MT 4114 3538 LS
4114 3538 MT 4114 3578 LS
4114 3578 MT 6297 3578 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) 3283 3721 WT TSE RSS
3710 3612 MT 3724 3612 LS
4107 3612 MT 4121 3612 LS
4504 3612 MT 4518 3612 LS
4901 3612 MT 4915 3612 LS
5298 3612 MT 5312 3612 LS
5695 3612 MT 5709 3612 LS
6092 3612 MT 6106 3612 LS
3320 3682 MT 4114 3682 LS
4114 3682 MT 4114 3682 LT 4121 3641 LT 6297 3641 LT ST
4114 3682 MT 4114 3682 LT 4121 3722 LT 6297 3722 LT ST
(01) 4128 3682 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) 3283 3865 WT TSE RSS
3710 3756 MT 3724 3756 LS
4107 3756 MT 4121 3756 LS
4504 3756 MT 4518 3756 LS
4901 3756 MT 4915 3756 LS
5298 3756 MT 5312 3756 LS
5695 3756 MT 5709 3756 LS
6092 3756 MT 6106 3756 LS
3320 3826 MT 4114 3826 LS
4114 3826 MT 4114 3826 LT 4121 3785 LT 6297 3785 LT ST
4114 3826 MT 4114 3826 LT 4121 3866 LT 6297 3866 LT ST
(00) 4128 3826 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) 3283 4009 WT TSE RSS
3710 3900 MT 3724 3900 LS
4107 3900 MT 4121 3900 LS
4504 3900 MT 4518 3900 LS
4901 3900 MT 4915 3900 LS
5298 3900 MT 5312 3900 LS
5695 3900 MT 5709 3900 LS
6092 3900 MT 6106 3900 LS
3320 3970 MT 6297 3970 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) 3283 4153 WT TSE RSS
3710 4044 MT 3724 4044 LS
4107 4044 MT 4121 4044 LS
4504 4044 MT 4518 4044 LS
4901 4044 MT 4915 4044 LS
5298 4044 MT 5312 4044 LS
5695 4044 MT 5709 4044 LS
6092 4044 MT 6106 4044 LS
3320 4114 MT 6297 4114 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) 3283 4297 WT TSE RSS
3710 4188 MT 3724 4188 LS
4107 4188 MT 4121 4188 LS
4504 4188 MT 4518 4188 LS
4901 4188 MT 4915 4188 LS
5298 4188 MT 5312 4188 LS
5695 4188 MT 5709 4188 LS
6092 4188 MT 6106 4188 LS
3320 4258 MT 4114 4258 LS
4114 4258 MT 4114 4298 LS
4114 4298 MT 6297 4298 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) 3283 4441 WT TSE RSS
3710 4332 MT 3724 4332 LS
4107 4332 MT 4121 4332 LS
4504 4332 MT 4518 4332 LS
4901 4332 MT 4915 4332 LS
5298 4332 MT 5312 4332 LS
5695 4332 MT 5709 4332 LS
6092 4332 MT 6106 4332 LS
3320 4402 MT 4114 4402 LS
4114 4402 MT 4114 4442 LS
4114 4442 MT 6297 4442 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:25:01 EDT 2004   Row: 1 Page: 1) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 2 2
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3320 def/REdge 5699 def/LabelWidth 3283 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) MLW
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_8) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3320 370 MT 3518 370 LS
3518 370 MT 3518 410 LS
3518 410 MT 6297 410 LS
3320 514 MT 6297 514 LS
3320 658 MT 6297 658 LS
3320 802 MT 6297 802 LS
3320 946 MT 6297 946 LS
3320 1090 MT 6297 1090 LS
3320 1234 MT 6297 1234 LS
3320 1378 MT 6297 1378 LS
% draw timeline
3360 4533 MT 3360 4570 LS
3399 4533 MT 3399 4570 LS
3439 4533 MT 3439 4570 LS
3479 4533 MT 3479 4570 LS
3519 4533 MT 3519 4570 LS
3558 4533 MT 3558 4570 LS
3598 4533 MT 3598 4570 LS
3638 4533 MT 3638 4570 LS
3677 4533 MT 3677 4570 LS
(0) 3320 4649 WT TS RSS
3757 4533 MT 3757 4570 LS
3796 4533 MT 3796 4570 LS
3836 4533 MT 3836 4570 LS
3876 4533 MT 3876 4570 LS
3916 4533 MT 3916 4570 LS
3955 4533 MT 3955 4570 LS
3995 4533 MT 3995 4570 LS
4035 4533 MT 4035 4570 LS
4074 4533 MT 4074 4570 LS
3717 4506 MT 3717 4570 LS
4154 4533 MT 4154 4570 LS
4193 4533 MT 4193 4570 LS
4233 4533 MT 4233 4570 LS
4273 4533 MT 4273 4570 LS
4313 4533 MT 4313 4570 LS
4352 4533 MT 4352 4570 LS
4392 4533 MT 4392 4570 LS
4432 4533 MT 4432 4570 LS
4471 4533 MT 4471 4570 LS
4114 4506 MT 4114 4570 LS
(20) 4114 4649 WT TS RSS
4551 4533 MT 4551 4570 LS
4590 4533 MT 4590 4570 LS
4630 4533 MT 4630 4570 LS
4670 4533 MT 4670 4570 LS
4710 4533 MT 4710 4570 LS
4749 4533 MT 4749 4570 LS
4789 4533 MT 4789 4570 LS
4829 4533 MT 4829 4570 LS
4868 4533 MT 4868 4570 LS
4511 4506 MT 4511 4570 LS
4948 4533 MT 4948 4570 LS
4987 4533 MT 4987 4570 LS
5027 4533 MT 5027 4570 LS
5067 4533 MT 5067 4570 LS
5107 4533 MT 5107 4570 LS
5146 4533 MT 5146 4570 LS
5186 4533 MT 5186 4570 LS
5226 4533 MT 5226 4570 LS
5265 4533 MT 5265 4570 LS
4908 4506 MT 4908 4570 LS
(40) 4908 4649 WT TS RSS
5345 4533 MT 5345 4570 LS
5384 4533 MT 5384 4570 LS
5424 4533 MT 5424 4570 LS
5464 4533 MT 5464 4570 LS
5504 4533 MT 5504 4570 LS
5543 4533 MT 5543 4570 LS
5583 4533 MT 5583 4570 LS
5623 4533 MT 5623 4570 LS
5662 4533 MT 5662 4570 LS
5305 4506 MT 5305 4570 LS
5742 4533 MT 5742 4570 LS
5781 4533 MT 5781 4570 LS
5821 4533 MT 5821 4570 LS
5861 4533 MT 5861 4570 LS
5901 4533 MT 5901 4570 LS
5940 4533 MT 5940 4570 LS
5980 4533 MT 5980 4570 LS
6020 4533 MT 6020 4570 LS
6059 4533 MT 6059 4570 LS
5702 4506 MT 5702 4570 LS
(60) 5702 4649 WT TS RSS
6139 4533 MT 6139 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6258 4533 MT 6258 4570 LS
6298 4533 MT 6298 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6417 4533 MT 6417 4570 LS
6456 4533 MT 6456 4570 LS
6099 4506 MT 6099 4570 LS
% draw grid
3717 300 MT 3717 4506 LS
4114 300 MT 4114 4506 LS
4511 300 MT 4511 4506 LS
4908 300 MT 4908 4506 LS
5305 300 MT 5305 4506 LS
5702 300 MT 5702 4506 LS
6099 300 MT 6099 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) 3283 409 WT TSE RSS
3710 300 MT 3724 300 LS
4107 300 MT 4121 300 LS
4504 300 MT 4518 300 LS
4901 300 MT 4915 300 LS
5298 300 MT 5312 300 LS
5695 300 MT 5709 300 LS
6092 300 MT 6106 300 LS
3320 370 MT 3518 370 LS
3518 370 MT 3518 410 LS
3518 410 MT 6297 410 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) 3283 553 WT TSE RSS
3710 444 MT 3724 444 LS
4107 444 MT 4121 444 LS
4504 444 MT 4518 444 LS
4901 444 MT 4915 444 LS
5298 444 MT 5312 444 LS
5695 444 MT 5709 444 LS
6092 444 MT 6106 444 LS
3320 514 MT 6297 514 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) 3283 697 WT TSE RSS
3710 588 MT 3724 588 LS
4107 588 MT 4121 588 LS
4504 588 MT 4518 588 LS
4901 588 MT 4915 588 LS
5298 588 MT 5312 588 LS
5695 588 MT 5709 588 LS
6092 588 MT 6106 588 LS
3320 658 MT 6297 658 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) 3283 841 WT TSE RSS
3710 732 MT 3724 732 LS
4107 732 MT 4121 732 LS
4504 732 MT 4518 732 LS
4901 732 MT 4915 732 LS
5298 732 MT 5312 732 LS
5695 732 MT 5709 732 LS
6092 732 MT 6106 732 LS
3320 802 MT 6297 802 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) 3283 985 WT TSE RSS
3710 876 MT 3724 876 LS
4107 876 MT 4121 876 LS
4504 876 MT 4518 876 LS
4901 876 MT 4915 876 LS
5298 876 MT 5312 876 LS
5695 876 MT 5709 876 LS
6092 876 MT 6106 876 LS
3320 946 MT 6297 946 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) 3283 1129 WT TSE RSS
3710 1020 MT 3724 1020 LS
4107 1020 MT 4121 1020 LS
4504 1020 MT 4518 1020 LS
4901 1020 MT 4915 1020 LS
5298 1020 MT 5312 1020 LS
5695 1020 MT 5709 1020 LS
6092 1020 MT 6106 1020 LS
3320 1090 MT 6297 1090 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) 3283 1273 WT TSE RSS
3710 1164 MT 3724 1164 LS
4107 1164 MT 4121 1164 LS
4504 1164 MT 4518 1164 LS
4901 1164 MT 4915 1164 LS
5298 1164 MT 5312 1164 LS
5695 1164 MT 5709 1164 LS
6092 1164 MT 6106 1164 LS
3320 1234 MT 6297 1234 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) 3283 1417 WT TSE RSS
3710 1308 MT 3724 1308 LS
4107 1308 MT 4121 1308 LS
4504 1308 MT 4518 1308 LS
4901 1308 MT 4915 1308 LS
5298 1308 MT 5312 1308 LS
5695 1308 MT 5709 1308 LS
6092 1308 MT 6106 1308 LS
3320 1378 MT 6297 1378 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:25:01 EDT 2004   Row: 1 Page: 2) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 3 3
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3320 def/REdge 5699 def/LabelWidth 3283 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) MLW
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_8) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3320 329 MT 3320 329 LT 6297 329 LT ST
3320 410 MT 3320 410 LT 6297 410 LT ST
(00000020) 3334 370 WT pop 0 originOffset 37 add RSS
3320 473 MT 3320 473 LT 6297 473 LT ST
3320 554 MT 3320 554 LT 6297 554 LT ST
(00000005) 3334 514 WT pop 0 originOffset 37 add RSS
3320 698 MT 3320 618 LS
3320 618 MT 3518 618 LS
3518 618 MT 3518 698 LS
3518 698 MT 3717 698 LS
3717 698 MT 3717 618 LS
3717 618 MT 3915 618 LS
3915 618 MT 3915 698 LS
3915 698 MT 4114 698 LS
4114 698 MT 4114 618 LS
4114 618 MT 4312 618 LS
4312 618 MT 4312 698 LS
4312 698 MT 4511 698 LS
4511 698 MT 4511 618 LS
4511 618 MT 4709 618 LS
4709 618 MT 4709 698 LS
4709 698 MT 4908 698 LS
4908 698 MT 4908 618 LS
4908 618 MT 5106 618 LS
5106 618 MT 5106 698 LS
5106 698 MT 5305 698 LS
5305 698 MT 5305 618 LS
5305 618 MT 5503 618 LS
5503 618 MT 5503 698 LS
5503 698 MT 5702 698 LS
5702 698 MT 5702 618 LS
5702 618 MT 5900 618 LS
5900 618 MT 5900 698 LS
5900 698 MT 6099 698 LS
6099 698 MT 6099 618 LS
6099 618 MT 6297 618 LS
3320 842 MT 6297 842 LS
3320 906 MT 6297 906 LS
3320 1130 MT 6297 1130 LS
3320 1193 MT 3320 1193 LT 6297 1193 LT ST
3320 1274 MT 3320 1274 LT 6297 1274 LT ST
(03) 3334 1234 WT pop 0 originOffset 37 add RSS
3320 1378 MT 6297 1378 LS
3320 1562 MT 6297 1562 LS
3320 1666 MT 6297 1666 LS
3320 1769 MT 3320 1769 LT 3710 1769 LT 3717 1810 LT ST
3320 1850 MT 3320 1850 LT 3710 1850 LT 3717 1810 LT ST
(4) 3334 1810 WT pop 0 originOffset 37 add RSS
3717 1810 MT 3717 1810 LT 3724 1769 LT 4107 1769 LT 4114 1810 LT ST
3717 1810 MT 3717 1810 LT 3724 1850 LT 4107 1850 LT 4114 1810 LT ST
(5) 3731 1810 WT pop 0 originOffset 37 add RSS
4114 1810 MT 4114 1810 LT 4121 1769 LT 4504 1769 LT 4511 1810 LT ST
4114 1810 MT 4114 1810 LT 4121 1850 LT 4504 1850 LT 4511 1810 LT ST
(6) 4128 1810 WT pop 0 originOffset 37 add RSS
4511 1810 MT 4511 1810 LT 4518 1769 LT 4901 1769 LT 4908 1810 LT ST
4511 1810 MT 4511 1810 LT 4518 1850 LT 4901 1850 LT 4908 1810 LT ST
(7) 4525 1810 WT pop 0 originOffset 37 add RSS
4908 1810 MT 4908 1810 LT 4915 1769 LT 5298 1769 LT 5305 1810 LT ST
4908 1810 MT 4908 1810 LT 4915 1850 LT 5298 1850 LT 5305 1810 LT ST
(0) 4922 1810 WT pop 0 originOffset 37 add RSS
5305 1810 MT 5305 1810 LT 5312 1769 LT 5695 1769 LT 5702 1810 LT ST
5305 1810 MT 5305 1810 LT 5312 1850 LT 5695 1850 LT 5702 1810 LT ST
(1) 5319 1810 WT pop 0 originOffset 37 add RSS
5702 1810 MT 5702 1810 LT 5709 1769 LT 6092 1769 LT 6099 1810 LT ST
5702 1810 MT 5702 1810 LT 5709 1850 LT 6092 1850 LT 6099 1810 LT ST
(2) 5716 1810 WT pop 0 originOffset 37 add RSS
6099 1810 MT 6099 1810 LT 6106 1769 LT 6297 1769 LT ST
6099 1810 MT 6099 1810 LT 6106 1850 LT 6297 1850 LT ST
(3) 6113 1810 WT pop 0 originOffset 37 add RSS
3320 1913 MT 3320 1913 LT 3710 1913 LT 3717 1954 LT ST
3320 1994 MT 3320 1994 LT 3710 1994 LT 3717 1954 LT ST
(4) 3334 1954 WT pop 0 originOffset 37 add RSS
3717 1954 MT 3717 1954 LT 3724 1913 LT 4107 1913 LT 4114 1954 LT ST
3717 1954 MT 3717 1954 LT 3724 1994 LT 4107 1994 LT 4114 1954 LT ST
(5) 3731 1954 WT pop 0 originOffset 37 add RSS
4114 1954 MT 4114 1954 LT 4121 1913 LT 4504 1913 LT 4511 1954 LT ST
4114 1954 MT 4114 1954 LT 4121 1994 LT 4504 1994 LT 4511 1954 LT ST
(6) 4128 1954 WT pop 0 originOffset 37 add RSS
4511 1954 MT 4511 1954 LT 4518 1913 LT 4901 1913 LT 4908 1954 LT ST
4511 1954 MT 4511 1954 LT 4518 1994 LT 4901 1994 LT 4908 1954 LT ST
(7) 4525 1954 WT pop 0 originOffset 37 add RSS
4908 1954 MT 4908 1954 LT 4915 1913 LT 5298 1913 LT 5305 1954 LT ST
4908 1954 MT 4908 1954 LT 4915 1994 LT 5298 1994 LT 5305 1954 LT ST
(0) 4922 1954 WT pop 0 originOffset 37 add RSS
5305 1954 MT 5305 1954 LT 5312 1913 LT 5695 1913 LT 5702 1954 LT ST
5305 1954 MT 5305 1954 LT 5312 1994 LT 5695 1994 LT 5702 1954 LT ST
(1) 5319 1954 WT pop 0 originOffset 37 add RSS
5702 1954 MT 5702 1954 LT 5709 1913 LT 6092 1913 LT 6099 1954 LT ST
5702 1954 MT 5702 1954 LT 5709 1994 LT 6092 1994 LT 6099 1954 LT ST
(2) 5716 1954 WT pop 0 originOffset 37 add RSS
6099 1954 MT 6099 1954 LT 6106 1913 LT 6297 1913 LT ST
6099 1954 MT 6099 1954 LT 6106 1994 LT 6297 1994 LT ST
(3) 6113 1954 WT pop 0 originOffset 37 add RSS
3320 2057 MT 3320 2057 LT 3710 2057 LT 3717 2098 LT ST
3320 2138 MT 3320 2138 LT 3710 2138 LT 3717 2098 LT ST
(3) 3334 2098 WT pop 0 originOffset 37 add RSS
3717 2098 MT 3717 2098 LT 3724 2057 LT 4107 2057 LT 4114 2098 LT ST
3717 2098 MT 3717 2098 LT 3724 2138 LT 4107 2138 LT 4114 2098 LT ST
(4) 3731 2098 WT pop 0 originOffset 37 add RSS
4114 2098 MT 4114 2098 LT 4121 2057 LT 4504 2057 LT 4511 2098 LT ST
4114 2098 MT 4114 2098 LT 4121 2138 LT 4504 2138 LT 4511 2098 LT ST
(5) 4128 2098 WT pop 0 originOffset 37 add RSS
4511 2098 MT 4511 2098 LT 4518 2057 LT 4901 2057 LT 4908 2098 LT ST
4511 2098 MT 4511 2098 LT 4518 2138 LT 4901 2138 LT 4908 2098 LT ST
(6) 4525 2098 WT pop 0 originOffset 37 add RSS
4908 2098 MT 4908 2098 LT 4915 2057 LT 5298 2057 LT 5305 2098 LT ST
4908 2098 MT 4908 2098 LT 4915 2138 LT 5298 2138 LT 5305 2098 LT ST
(7) 4922 2098 WT pop 0 originOffset 37 add RSS
5305 2098 MT 5305 2098 LT 5312 2057 LT 5695 2057 LT 5702 2098 LT ST
5305 2098 MT 5305 2098 LT 5312 2138 LT 5695 2138 LT 5702 2098 LT ST
(0) 5319 2098 WT pop 0 originOffset 37 add RSS
5702 2098 MT 5702 2098 LT 5709 2057 LT 6092 2057 LT 6099 2098 LT ST
5702 2098 MT 5702 2098 LT 5709 2138 LT 6092 2138 LT 6099 2098 LT ST
(1) 5716 2098 WT pop 0 originOffset 37 add RSS
6099 2098 MT 6099 2098 LT 6106 2057 LT 6297 2057 LT ST
6099 2098 MT 6099 2098 LT 6106 2138 LT 6297 2138 LT ST
(2) 6113 2098 WT pop 0 originOffset 37 add RSS
3320 2201 MT 3320 2201 LT 6297 2201 LT ST
3320 2282 MT 3320 2282 LT 6297 2282 LT ST
(03) 3334 2242 WT pop 0 originOffset 37 add RSS
3320 2386 MT 6297 2386 LS
3320 2570 MT 6297 2570 LS
3320 2714 MT 6297 2714 LS
3320 2777 MT 3320 2777 LT 6297 2777 LT ST
3320 2858 MT 3320 2858 LT 6297 2858 LT ST
(01) 3334 2818 WT pop 0 originOffset 37 add RSS
3320 2921 MT 3320 2921 LT 6297 2921 LT ST
3320 3002 MT 3320 3002 LT 6297 3002 LT ST
(00) 3334 2962 WT pop 0 originOffset 37 add RSS
3320 3106 MT 6297 3106 LS
3320 3250 MT 6297 3250 LS
3320 3434 MT 6297 3434 LS
3320 3578 MT 6297 3578 LS
3320 3641 MT 3320 3641 LT 6297 3641 LT ST
3320 3722 MT 3320 3722 LT 6297 3722 LT ST
(01) 3334 3682 WT pop 0 originOffset 37 add RSS
3320 3785 MT 3320 3785 LT 6297 3785 LT ST
3320 3866 MT 3320 3866 LT 6297 3866 LT ST
(00) 3334 3826 WT pop 0 originOffset 37 add RSS
3320 3970 MT 6297 3970 LS
3320 4114 MT 6297 4114 LS
3320 4298 MT 6297 4298 LS
3320 4442 MT 6297 4442 LS
% draw timeline
3359 4533 MT 3359 4570 LS
3399 4533 MT 3399 4570 LS
3439 4533 MT 3439 4570 LS
3478 4533 MT 3478 4570 LS
3558 4533 MT 3558 4570 LS
3597 4533 MT 3597 4570 LS
3637 4533 MT 3637 4570 LS
3677 4533 MT 3677 4570 LS
3717 4533 MT 3717 4570 LS
3756 4533 MT 3756 4570 LS
3796 4533 MT 3796 4570 LS
3836 4533 MT 3836 4570 LS
3875 4533 MT 3875 4570 LS
3518 4506 MT 3518 4570 LS
(80) 3518 4649 WT TS RSS
3955 4533 MT 3955 4570 LS
3994 4533 MT 3994 4570 LS
4034 4533 MT 4034 4570 LS
4074 4533 MT 4074 4570 LS
4114 4533 MT 4114 4570 LS
4153 4533 MT 4153 4570 LS
4193 4533 MT 4193 4570 LS
4233 4533 MT 4233 4570 LS
4272 4533 MT 4272 4570 LS
3915 4506 MT 3915 4570 LS
4352 4533 MT 4352 4570 LS
4391 4533 MT 4391 4570 LS
4431 4533 MT 4431 4570 LS
4471 4533 MT 4471 4570 LS
4511 4533 MT 4511 4570 LS
4550 4533 MT 4550 4570 LS
4590 4533 MT 4590 4570 LS
4630 4533 MT 4630 4570 LS
4669 4533 MT 4669 4570 LS
4312 4506 MT 4312 4570 LS
(100) 4312 4649 WT TS RSS
4749 4533 MT 4749 4570 LS
4788 4533 MT 4788 4570 LS
4828 4533 MT 4828 4570 LS
4868 4533 MT 4868 4570 LS
4908 4533 MT 4908 4570 LS
4947 4533 MT 4947 4570 LS
4987 4533 MT 4987 4570 LS
5027 4533 MT 5027 4570 LS
5066 4533 MT 5066 4570 LS
4709 4506 MT 4709 4570 LS
5146 4533 MT 5146 4570 LS
5185 4533 MT 5185 4570 LS
5225 4533 MT 5225 4570 LS
5265 4533 MT 5265 4570 LS
5305 4533 MT 5305 4570 LS
5344 4533 MT 5344 4570 LS
5384 4533 MT 5384 4570 LS
5424 4533 MT 5424 4570 LS
5463 4533 MT 5463 4570 LS
5106 4506 MT 5106 4570 LS
(120) 5106 4649 WT TS RSS
5543 4533 MT 5543 4570 LS
5582 4533 MT 5582 4570 LS
5622 4533 MT 5622 4570 LS
5662 4533 MT 5662 4570 LS
5702 4533 MT 5702 4570 LS
5741 4533 MT 5741 4570 LS
5781 4533 MT 5781 4570 LS
5821 4533 MT 5821 4570 LS
5860 4533 MT 5860 4570 LS
5503 4506 MT 5503 4570 LS
5940 4533 MT 5940 4570 LS
5979 4533 MT 5979 4570 LS
6019 4533 MT 6019 4570 LS
6059 4533 MT 6059 4570 LS
6099 4533 MT 6099 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6257 4533 MT 6257 4570 LS
5900 4506 MT 5900 4570 LS
(140) 5900 4649 WT TS RSS
6337 4533 MT 6337 4570 LS
6376 4533 MT 6376 4570 LS
6416 4533 MT 6416 4570 LS
6456 4533 MT 6456 4570 LS
6496 4533 MT 6496 4570 LS
6535 4533 MT 6535 4570 LS
6575 4533 MT 6575 4570 LS
6615 4533 MT 6615 4570 LS
6654 4533 MT 6654 4570 LS
6297 4506 MT 6297 4570 LS
% draw grid
3518 300 MT 3518 4506 LS
3915 300 MT 3915 4506 LS
4312 300 MT 4312 4506 LS
4709 300 MT 4709 4506 LS
5106 300 MT 5106 4506 LS
5503 300 MT 5503 4506 LS
5900 300 MT 5900 4506 LS
6297 300 MT 6297 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) 3283 409 WT TSE RSS
3511 300 MT 3525 300 LS
3908 300 MT 3922 300 LS
4305 300 MT 4319 300 LS
4702 300 MT 4716 300 LS
5099 300 MT 5113 300 LS
5496 300 MT 5510 300 LS
5893 300 MT 5907 300 LS
6290 300 MT 6304 300 LS
3320 329 MT 3320 329 LT 6297 329 LT ST
3320 410 MT 3320 410 LT 6297 410 LT ST
(00000020) 3334 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) 3283 553 WT TSE RSS
3511 444 MT 3525 444 LS
3908 444 MT 3922 444 LS
4305 444 MT 4319 444 LS
4702 444 MT 4716 444 LS
5099 444 MT 5113 444 LS
5496 444 MT 5510 444 LS
5893 444 MT 5907 444 LS
6290 444 MT 6304 444 LS
3320 473 MT 3320 473 LT 6297 473 LT ST
3320 554 MT 3320 554 LT 6297 554 LT ST
(00000005) 3334 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) 3283 697 WT TSE RSS
3511 588 MT 3525 588 LS
3908 588 MT 3922 588 LS
4305 588 MT 4319 588 LS
4702 588 MT 4716 588 LS
5099 588 MT 5113 588 LS
5496 588 MT 5510 588 LS
5893 588 MT 5907 588 LS
6290 588 MT 6304 588 LS
3320 698 MT 3320 618 LS
3320 618 MT 3518 618 LS
3518 618 MT 3518 698 LS
3518 698 MT 3717 698 LS
3717 698 MT 3717 618 LS
3717 618 MT 3915 618 LS
3915 618 MT 3915 698 LS
3915 698 MT 4114 698 LS
4114 698 MT 4114 618 LS
4114 618 MT 4312 618 LS
4312 618 MT 4312 698 LS
4312 698 MT 4511 698 LS
4511 698 MT 4511 618 LS
4511 618 MT 4709 618 LS
4709 618 MT 4709 698 LS
4709 698 MT 4908 698 LS
4908 698 MT 4908 618 LS
4908 618 MT 5106 618 LS
5106 618 MT 5106 698 LS
5106 698 MT 5305 698 LS
5305 698 MT 5305 618 LS
5305 618 MT 5503 618 LS
5503 618 MT 5503 698 LS
5503 698 MT 5702 698 LS
5702 698 MT 5702 618 LS
5702 618 MT 5900 618 LS
5900 618 MT 5900 698 LS
5900 698 MT 6099 698 LS
6099 698 MT 6099 618 LS
6099 618 MT 6297 618 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) 3283 841 WT TSE RSS
3511 732 MT 3525 732 LS
3908 732 MT 3922 732 LS
4305 732 MT 4319 732 LS
4702 732 MT 4716 732 LS
5099 732 MT 5113 732 LS
5496 732 MT 5510 732 LS
5893 732 MT 5907 732 LS
6290 732 MT 6304 732 LS
3320 842 MT 6297 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) 3283 985 WT TSE RSS
3511 876 MT 3525 876 LS
3908 876 MT 3922 876 LS
4305 876 MT 4319 876 LS
4702 876 MT 4716 876 LS
5099 876 MT 5113 876 LS
5496 876 MT 5510 876 LS
5893 876 MT 5907 876 LS
6290 876 MT 6304 876 LS
3320 906 MT 6297 906 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) 3283 1129 WT TSE RSS
3511 1020 MT 3525 1020 LS
3908 1020 MT 3922 1020 LS
4305 1020 MT 4319 1020 LS
4702 1020 MT 4716 1020 LS
5099 1020 MT 5113 1020 LS
5496 1020 MT 5510 1020 LS
5893 1020 MT 5907 1020 LS
6290 1020 MT 6304 1020 LS
3320 1130 MT 6297 1130 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) 3283 1273 WT TSE RSS
3511 1164 MT 3525 1164 LS
3908 1164 MT 3922 1164 LS
4305 1164 MT 4319 1164 LS
4702 1164 MT 4716 1164 LS
5099 1164 MT 5113 1164 LS
5496 1164 MT 5510 1164 LS
5893 1164 MT 5907 1164 LS
6290 1164 MT 6304 1164 LS
3320 1193 MT 3320 1193 LT 6297 1193 LT ST
3320 1274 MT 3320 1274 LT 6297 1274 LT ST
(03) 3334 1234 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) 3283 1417 WT TSE RSS
3511 1308 MT 3525 1308 LS
3908 1308 MT 3922 1308 LS
4305 1308 MT 4319 1308 LS
4702 1308 MT 4716 1308 LS
5099 1308 MT 5113 1308 LS
5496 1308 MT 5510 1308 LS
5893 1308 MT 5907 1308 LS
6290 1308 MT 6304 1308 LS
3320 1378 MT 6297 1378 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) 3283 1561 WT TSE RSS
3511 1452 MT 3525 1452 LS
3908 1452 MT 3922 1452 LS
4305 1452 MT 4319 1452 LS
4702 1452 MT 4716 1452 LS
5099 1452 MT 5113 1452 LS
5496 1452 MT 5510 1452 LS
5893 1452 MT 5907 1452 LS
6290 1452 MT 6304 1452 LS
3320 1562 MT 6297 1562 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) 3283 1705 WT TSE RSS
3511 1596 MT 3525 1596 LS
3908 1596 MT 3922 1596 LS
4305 1596 MT 4319 1596 LS
4702 1596 MT 4716 1596 LS
5099 1596 MT 5113 1596 LS
5496 1596 MT 5510 1596 LS
5893 1596 MT 5907 1596 LS
6290 1596 MT 6304 1596 LS
3320 1666 MT 6297 1666 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) 3283 1849 WT TSE RSS
3511 1740 MT 3525 1740 LS
3908 1740 MT 3922 1740 LS
4305 1740 MT 4319 1740 LS
4702 1740 MT 4716 1740 LS
5099 1740 MT 5113 1740 LS
5496 1740 MT 5510 1740 LS
5893 1740 MT 5907 1740 LS
6290 1740 MT 6304 1740 LS
3320 1769 MT 3320 1769 LT 3710 1769 LT 3717 1810 LT ST
3320 1850 MT 3320 1850 LT 3710 1850 LT 3717 1810 LT ST
(4) 3334 1810 WT pop 0 originOffset 37 add RSS
3717 1810 MT 3717 1810 LT 3724 1769 LT 4107 1769 LT 4114 1810 LT ST
3717 1810 MT 3717 1810 LT 3724 1850 LT 4107 1850 LT 4114 1810 LT ST
(5) 3731 1810 WT pop 0 originOffset 37 add RSS
4114 1810 MT 4114 1810 LT 4121 1769 LT 4504 1769 LT 4511 1810 LT ST
4114 1810 MT 4114 1810 LT 4121 1850 LT 4504 1850 LT 4511 1810 LT ST
(6) 4128 1810 WT pop 0 originOffset 37 add RSS
4511 1810 MT 4511 1810 LT 4518 1769 LT 4901 1769 LT 4908 1810 LT ST
4511 1810 MT 4511 1810 LT 4518 1850 LT 4901 1850 LT 4908 1810 LT ST
(7) 4525 1810 WT pop 0 originOffset 37 add RSS
4908 1810 MT 4908 1810 LT 4915 1769 LT 5298 1769 LT 5305 1810 LT ST
4908 1810 MT 4908 1810 LT 4915 1850 LT 5298 1850 LT 5305 1810 LT ST
(0) 4922 1810 WT pop 0 originOffset 37 add RSS
5305 1810 MT 5305 1810 LT 5312 1769 LT 5695 1769 LT 5702 1810 LT ST
5305 1810 MT 5305 1810 LT 5312 1850 LT 5695 1850 LT 5702 1810 LT ST
(1) 5319 1810 WT pop 0 originOffset 37 add RSS
5702 1810 MT 5702 1810 LT 5709 1769 LT 6092 1769 LT 6099 1810 LT ST
5702 1810 MT 5702 1810 LT 5709 1850 LT 6092 1850 LT 6099 1810 LT ST
(2) 5716 1810 WT pop 0 originOffset 37 add RSS
6099 1810 MT 6099 1810 LT 6106 1769 LT 6297 1769 LT ST
6099 1810 MT 6099 1810 LT 6106 1850 LT 6297 1850 LT ST
(3) 6113 1810 WT pop 0 originOffset 37 add RSS
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) 3283 1993 WT TSE RSS
3511 1884 MT 3525 1884 LS
3908 1884 MT 3922 1884 LS
4305 1884 MT 4319 1884 LS
4702 1884 MT 4716 1884 LS
5099 1884 MT 5113 1884 LS
5496 1884 MT 5510 1884 LS
5893 1884 MT 5907 1884 LS
6290 1884 MT 6304 1884 LS
3320 1913 MT 3320 1913 LT 3710 1913 LT 3717 1954 LT ST
3320 1994 MT 3320 1994 LT 3710 1994 LT 3717 1954 LT ST
(4) 3334 1954 WT pop 0 originOffset 37 add RSS
3717 1954 MT 3717 1954 LT 3724 1913 LT 4107 1913 LT 4114 1954 LT ST
3717 1954 MT 3717 1954 LT 3724 1994 LT 4107 1994 LT 4114 1954 LT ST
(5) 3731 1954 WT pop 0 originOffset 37 add RSS
4114 1954 MT 4114 1954 LT 4121 1913 LT 4504 1913 LT 4511 1954 LT ST
4114 1954 MT 4114 1954 LT 4121 1994 LT 4504 1994 LT 4511 1954 LT ST
(6) 4128 1954 WT pop 0 originOffset 37 add RSS
4511 1954 MT 4511 1954 LT 4518 1913 LT 4901 1913 LT 4908 1954 LT ST
4511 1954 MT 4511 1954 LT 4518 1994 LT 4901 1994 LT 4908 1954 LT ST
(7) 4525 1954 WT pop 0 originOffset 37 add RSS
4908 1954 MT 4908 1954 LT 4915 1913 LT 5298 1913 LT 5305 1954 LT ST
4908 1954 MT 4908 1954 LT 4915 1994 LT 5298 1994 LT 5305 1954 LT ST
(0) 4922 1954 WT pop 0 originOffset 37 add RSS
5305 1954 MT 5305 1954 LT 5312 1913 LT 5695 1913 LT 5702 1954 LT ST
5305 1954 MT 5305 1954 LT 5312 1994 LT 5695 1994 LT 5702 1954 LT ST
(1) 5319 1954 WT pop 0 originOffset 37 add RSS
5702 1954 MT 5702 1954 LT 5709 1913 LT 6092 1913 LT 6099 1954 LT ST
5702 1954 MT 5702 1954 LT 5709 1994 LT 6092 1994 LT 6099 1954 LT ST
(2) 5716 1954 WT pop 0 originOffset 37 add RSS
6099 1954 MT 6099 1954 LT 6106 1913 LT 6297 1913 LT ST
6099 1954 MT 6099 1954 LT 6106 1994 LT 6297 1994 LT ST
(3) 6113 1954 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) 3283 2137 WT TSE RSS
3511 2028 MT 3525 2028 LS
3908 2028 MT 3922 2028 LS
4305 2028 MT 4319 2028 LS
4702 2028 MT 4716 2028 LS
5099 2028 MT 5113 2028 LS
5496 2028 MT 5510 2028 LS
5893 2028 MT 5907 2028 LS
6290 2028 MT 6304 2028 LS
3320 2057 MT 3320 2057 LT 3710 2057 LT 3717 2098 LT ST
3320 2138 MT 3320 2138 LT 3710 2138 LT 3717 2098 LT ST
(3) 3334 2098 WT pop 0 originOffset 37 add RSS
3717 2098 MT 3717 2098 LT 3724 2057 LT 4107 2057 LT 4114 2098 LT ST
3717 2098 MT 3717 2098 LT 3724 2138 LT 4107 2138 LT 4114 2098 LT ST
(4) 3731 2098 WT pop 0 originOffset 37 add RSS
4114 2098 MT 4114 2098 LT 4121 2057 LT 4504 2057 LT 4511 2098 LT ST
4114 2098 MT 4114 2098 LT 4121 2138 LT 4504 2138 LT 4511 2098 LT ST
(5) 4128 2098 WT pop 0 originOffset 37 add RSS
4511 2098 MT 4511 2098 LT 4518 2057 LT 4901 2057 LT 4908 2098 LT ST
4511 2098 MT 4511 2098 LT 4518 2138 LT 4901 2138 LT 4908 2098 LT ST
(6) 4525 2098 WT pop 0 originOffset 37 add RSS
4908 2098 MT 4908 2098 LT 4915 2057 LT 5298 2057 LT 5305 2098 LT ST
4908 2098 MT 4908 2098 LT 4915 2138 LT 5298 2138 LT 5305 2098 LT ST
(7) 4922 2098 WT pop 0 originOffset 37 add RSS
5305 2098 MT 5305 2098 LT 5312 2057 LT 5695 2057 LT 5702 2098 LT ST
5305 2098 MT 5305 2098 LT 5312 2138 LT 5695 2138 LT 5702 2098 LT ST
(0) 5319 2098 WT pop 0 originOffset 37 add RSS
5702 2098 MT 5702 2098 LT 5709 2057 LT 6092 2057 LT 6099 2098 LT ST
5702 2098 MT 5702 2098 LT 5709 2138 LT 6092 2138 LT 6099 2098 LT ST
(1) 5716 2098 WT pop 0 originOffset 37 add RSS
6099 2098 MT 6099 2098 LT 6106 2057 LT 6297 2057 LT ST
6099 2098 MT 6099 2098 LT 6106 2138 LT 6297 2138 LT ST
(2) 6113 2098 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) 3283 2281 WT TSE RSS
3511 2172 MT 3525 2172 LS
3908 2172 MT 3922 2172 LS
4305 2172 MT 4319 2172 LS
4702 2172 MT 4716 2172 LS
5099 2172 MT 5113 2172 LS
5496 2172 MT 5510 2172 LS
5893 2172 MT 5907 2172 LS
6290 2172 MT 6304 2172 LS
3320 2201 MT 3320 2201 LT 6297 2201 LT ST
3320 2282 MT 3320 2282 LT 6297 2282 LT ST
(03) 3334 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) 3283 2425 WT TSE RSS
3511 2316 MT 3525 2316 LS
3908 2316 MT 3922 2316 LS
4305 2316 MT 4319 2316 LS
4702 2316 MT 4716 2316 LS
5099 2316 MT 5113 2316 LS
5496 2316 MT 5510 2316 LS
5893 2316 MT 5907 2316 LS
6290 2316 MT 6304 2316 LS
3320 2386 MT 6297 2386 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) 3283 2569 WT TSE RSS
3511 2460 MT 3525 2460 LS
3908 2460 MT 3922 2460 LS
4305 2460 MT 4319 2460 LS
4702 2460 MT 4716 2460 LS
5099 2460 MT 5113 2460 LS
5496 2460 MT 5510 2460 LS
5893 2460 MT 5907 2460 LS
6290 2460 MT 6304 2460 LS
3320 2570 MT 6297 2570 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) 3283 2713 WT TSE RSS
3511 2604 MT 3525 2604 LS
3908 2604 MT 3922 2604 LS
4305 2604 MT 4319 2604 LS
4702 2604 MT 4716 2604 LS
5099 2604 MT 5113 2604 LS
5496 2604 MT 5510 2604 LS
5893 2604 MT 5907 2604 LS
6290 2604 MT 6304 2604 LS
3320 2714 MT 6297 2714 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) 3283 2857 WT TSE RSS
3511 2748 MT 3525 2748 LS
3908 2748 MT 3922 2748 LS
4305 2748 MT 4319 2748 LS
4702 2748 MT 4716 2748 LS
5099 2748 MT 5113 2748 LS
5496 2748 MT 5510 2748 LS
5893 2748 MT 5907 2748 LS
6290 2748 MT 6304 2748 LS
3320 2777 MT 3320 2777 LT 6297 2777 LT ST
3320 2858 MT 3320 2858 LT 6297 2858 LT ST
(01) 3334 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) 3283 3001 WT TSE RSS
3511 2892 MT 3525 2892 LS
3908 2892 MT 3922 2892 LS
4305 2892 MT 4319 2892 LS
4702 2892 MT 4716 2892 LS
5099 2892 MT 5113 2892 LS
5496 2892 MT 5510 2892 LS
5893 2892 MT 5907 2892 LS
6290 2892 MT 6304 2892 LS
3320 2921 MT 3320 2921 LT 6297 2921 LT ST
3320 3002 MT 3320 3002 LT 6297 3002 LT ST
(00) 3334 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) 3283 3145 WT TSE RSS
3511 3036 MT 3525 3036 LS
3908 3036 MT 3922 3036 LS
4305 3036 MT 4319 3036 LS
4702 3036 MT 4716 3036 LS
5099 3036 MT 5113 3036 LS
5496 3036 MT 5510 3036 LS
5893 3036 MT 5907 3036 LS
6290 3036 MT 6304 3036 LS
3320 3106 MT 6297 3106 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) 3283 3289 WT TSE RSS
3511 3180 MT 3525 3180 LS
3908 3180 MT 3922 3180 LS
4305 3180 MT 4319 3180 LS
4702 3180 MT 4716 3180 LS
5099 3180 MT 5113 3180 LS
5496 3180 MT 5510 3180 LS
5893 3180 MT 5907 3180 LS
6290 3180 MT 6304 3180 LS
3320 3250 MT 6297 3250 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) 3283 3433 WT TSE RSS
3511 3324 MT 3525 3324 LS
3908 3324 MT 3922 3324 LS
4305 3324 MT 4319 3324 LS
4702 3324 MT 4716 3324 LS
5099 3324 MT 5113 3324 LS
5496 3324 MT 5510 3324 LS
5893 3324 MT 5907 3324 LS
6290 3324 MT 6304 3324 LS
3320 3434 MT 6297 3434 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) 3283 3577 WT TSE RSS
3511 3468 MT 3525 3468 LS
3908 3468 MT 3922 3468 LS
4305 3468 MT 4319 3468 LS
4702 3468 MT 4716 3468 LS
5099 3468 MT 5113 3468 LS
5496 3468 MT 5510 3468 LS
5893 3468 MT 5907 3468 LS
6290 3468 MT 6304 3468 LS
3320 3578 MT 6297 3578 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) 3283 3721 WT TSE RSS
3511 3612 MT 3525 3612 LS
3908 3612 MT 3922 3612 LS
4305 3612 MT 4319 3612 LS
4702 3612 MT 4716 3612 LS
5099 3612 MT 5113 3612 LS
5496 3612 MT 5510 3612 LS
5893 3612 MT 5907 3612 LS
6290 3612 MT 6304 3612 LS
3320 3641 MT 3320 3641 LT 6297 3641 LT ST
3320 3722 MT 3320 3722 LT 6297 3722 LT ST
(01) 3334 3682 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) 3283 3865 WT TSE RSS
3511 3756 MT 3525 3756 LS
3908 3756 MT 3922 3756 LS
4305 3756 MT 4319 3756 LS
4702 3756 MT 4716 3756 LS
5099 3756 MT 5113 3756 LS
5496 3756 MT 5510 3756 LS
5893 3756 MT 5907 3756 LS
6290 3756 MT 6304 3756 LS
3320 3785 MT 3320 3785 LT 6297 3785 LT ST
3320 3866 MT 3320 3866 LT 6297 3866 LT ST
(00) 3334 3826 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) 3283 4009 WT TSE RSS
3511 3900 MT 3525 3900 LS
3908 3900 MT 3922 3900 LS
4305 3900 MT 4319 3900 LS
4702 3900 MT 4716 3900 LS
5099 3900 MT 5113 3900 LS
5496 3900 MT 5510 3900 LS
5893 3900 MT 5907 3900 LS
6290 3900 MT 6304 3900 LS
3320 3970 MT 6297 3970 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) 3283 4153 WT TSE RSS
3511 4044 MT 3525 4044 LS
3908 4044 MT 3922 4044 LS
4305 4044 MT 4319 4044 LS
4702 4044 MT 4716 4044 LS
5099 4044 MT 5113 4044 LS
5496 4044 MT 5510 4044 LS
5893 4044 MT 5907 4044 LS
6290 4044 MT 6304 4044 LS
3320 4114 MT 6297 4114 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) 3283 4297 WT TSE RSS
3511 4188 MT 3525 4188 LS
3908 4188 MT 3922 4188 LS
4305 4188 MT 4319 4188 LS
4702 4188 MT 4716 4188 LS
5099 4188 MT 5113 4188 LS
5496 4188 MT 5510 4188 LS
5893 4188 MT 5907 4188 LS
6290 4188 MT 6304 4188 LS
3320 4298 MT 6297 4298 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) 3283 4441 WT TSE RSS
3511 4332 MT 3525 4332 LS
3908 4332 MT 3922 4332 LS
4305 4332 MT 4319 4332 LS
4702 4332 MT 4716 4332 LS
5099 4332 MT 5113 4332 LS
5496 4332 MT 5510 4332 LS
5893 4332 MT 5907 4332 LS
6290 4332 MT 6304 4332 LS
3320 4442 MT 6297 4442 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:25:01 EDT 2004   Row: 2 Page: 3) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 4 4
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3320 def/REdge 5699 def/LabelWidth 3283 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) MLW
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_8) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3320 410 MT 6297 410 LS
3320 514 MT 6297 514 LS
3320 658 MT 6297 658 LS
3320 802 MT 6297 802 LS
3320 946 MT 6297 946 LS
3320 1090 MT 6297 1090 LS
3320 1234 MT 6297 1234 LS
3320 1378 MT 6297 1378 LS
% draw timeline
3359 4533 MT 3359 4570 LS
3399 4533 MT 3399 4570 LS
3439 4533 MT 3439 4570 LS
3478 4533 MT 3478 4570 LS
3558 4533 MT 3558 4570 LS
3597 4533 MT 3597 4570 LS
3637 4533 MT 3637 4570 LS
3677 4533 MT 3677 4570 LS
3717 4533 MT 3717 4570 LS
3756 4533 MT 3756 4570 LS
3796 4533 MT 3796 4570 LS
3836 4533 MT 3836 4570 LS
3875 4533 MT 3875 4570 LS
3518 4506 MT 3518 4570 LS
(80) 3518 4649 WT TS RSS
3955 4533 MT 3955 4570 LS
3994 4533 MT 3994 4570 LS
4034 4533 MT 4034 4570 LS
4074 4533 MT 4074 4570 LS
4114 4533 MT 4114 4570 LS
4153 4533 MT 4153 4570 LS
4193 4533 MT 4193 4570 LS
4233 4533 MT 4233 4570 LS
4272 4533 MT 4272 4570 LS
3915 4506 MT 3915 4570 LS
4352 4533 MT 4352 4570 LS
4391 4533 MT 4391 4570 LS
4431 4533 MT 4431 4570 LS
4471 4533 MT 4471 4570 LS
4511 4533 MT 4511 4570 LS
4550 4533 MT 4550 4570 LS
4590 4533 MT 4590 4570 LS
4630 4533 MT 4630 4570 LS
4669 4533 MT 4669 4570 LS
4312 4506 MT 4312 4570 LS
(100) 4312 4649 WT TS RSS
4749 4533 MT 4749 4570 LS
4788 4533 MT 4788 4570 LS
4828 4533 MT 4828 4570 LS
4868 4533 MT 4868 4570 LS
4908 4533 MT 4908 4570 LS
4947 4533 MT 4947 4570 LS
4987 4533 MT 4987 4570 LS
5027 4533 MT 5027 4570 LS
5066 4533 MT 5066 4570 LS
4709 4506 MT 4709 4570 LS
5146 4533 MT 5146 4570 LS
5185 4533 MT 5185 4570 LS
5225 4533 MT 5225 4570 LS
5265 4533 MT 5265 4570 LS
5305 4533 MT 5305 4570 LS
5344 4533 MT 5344 4570 LS
5384 4533 MT 5384 4570 LS
5424 4533 MT 5424 4570 LS
5463 4533 MT 5463 4570 LS
5106 4506 MT 5106 4570 LS
(120) 5106 4649 WT TS RSS
5543 4533 MT 5543 4570 LS
5582 4533 MT 5582 4570 LS
5622 4533 MT 5622 4570 LS
5662 4533 MT 5662 4570 LS
5702 4533 MT 5702 4570 LS
5741 4533 MT 5741 4570 LS
5781 4533 MT 5781 4570 LS
5821 4533 MT 5821 4570 LS
5860 4533 MT 5860 4570 LS
5503 4506 MT 5503 4570 LS
5940 4533 MT 5940 4570 LS
5979 4533 MT 5979 4570 LS
6019 4533 MT 6019 4570 LS
6059 4533 MT 6059 4570 LS
6099 4533 MT 6099 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6257 4533 MT 6257 4570 LS
5900 4506 MT 5900 4570 LS
(140) 5900 4649 WT TS RSS
6337 4533 MT 6337 4570 LS
6376 4533 MT 6376 4570 LS
6416 4533 MT 6416 4570 LS
6456 4533 MT 6456 4570 LS
6496 4533 MT 6496 4570 LS
6535 4533 MT 6535 4570 LS
6575 4533 MT 6575 4570 LS
6615 4533 MT 6615 4570 LS
6654 4533 MT 6654 4570 LS
6297 4506 MT 6297 4570 LS
% draw grid
3518 300 MT 3518 4506 LS
3915 300 MT 3915 4506 LS
4312 300 MT 4312 4506 LS
4709 300 MT 4709 4506 LS
5106 300 MT 5106 4506 LS
5503 300 MT 5503 4506 LS
5900 300 MT 5900 4506 LS
6297 300 MT 6297 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) 3283 409 WT TSE RSS
3511 300 MT 3525 300 LS
3908 300 MT 3922 300 LS
4305 300 MT 4319 300 LS
4702 300 MT 4716 300 LS
5099 300 MT 5113 300 LS
5496 300 MT 5510 300 LS
5893 300 MT 5907 300 LS
6290 300 MT 6304 300 LS
3320 410 MT 6297 410 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) 3283 553 WT TSE RSS
3511 444 MT 3525 444 LS
3908 444 MT 3922 444 LS
4305 444 MT 4319 444 LS
4702 444 MT 4716 444 LS
5099 444 MT 5113 444 LS
5496 444 MT 5510 444 LS
5893 444 MT 5907 444 LS
6290 444 MT 6304 444 LS
3320 514 MT 6297 514 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) 3283 697 WT TSE RSS
3511 588 MT 3525 588 LS
3908 588 MT 3922 588 LS
4305 588 MT 4319 588 LS
4702 588 MT 4716 588 LS
5099 588 MT 5113 588 LS
5496 588 MT 5510 588 LS
5893 588 MT 5907 588 LS
6290 588 MT 6304 588 LS
3320 658 MT 6297 658 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) 3283 841 WT TSE RSS
3511 732 MT 3525 732 LS
3908 732 MT 3922 732 LS
4305 732 MT 4319 732 LS
4702 732 MT 4716 732 LS
5099 732 MT 5113 732 LS
5496 732 MT 5510 732 LS
5893 732 MT 5907 732 LS
6290 732 MT 6304 732 LS
3320 802 MT 6297 802 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) 3283 985 WT TSE RSS
3511 876 MT 3525 876 LS
3908 876 MT 3922 876 LS
4305 876 MT 4319 876 LS
4702 876 MT 4716 876 LS
5099 876 MT 5113 876 LS
5496 876 MT 5510 876 LS
5893 876 MT 5907 876 LS
6290 876 MT 6304 876 LS
3320 946 MT 6297 946 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) 3283 1129 WT TSE RSS
3511 1020 MT 3525 1020 LS
3908 1020 MT 3922 1020 LS
4305 1020 MT 4319 1020 LS
4702 1020 MT 4716 1020 LS
5099 1020 MT 5113 1020 LS
5496 1020 MT 5510 1020 LS
5893 1020 MT 5907 1020 LS
6290 1020 MT 6304 1020 LS
3320 1090 MT 6297 1090 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) 3283 1273 WT TSE RSS
3511 1164 MT 3525 1164 LS
3908 1164 MT 3922 1164 LS
4305 1164 MT 4319 1164 LS
4702 1164 MT 4716 1164 LS
5099 1164 MT 5113 1164 LS
5496 1164 MT 5510 1164 LS
5893 1164 MT 5907 1164 LS
6290 1164 MT 6304 1164 LS
3320 1234 MT 6297 1234 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) 3283 1417 WT TSE RSS
3511 1308 MT 3525 1308 LS
3908 1308 MT 3922 1308 LS
4305 1308 MT 4319 1308 LS
4702 1308 MT 4716 1308 LS
5099 1308 MT 5113 1308 LS
5496 1308 MT 5510 1308 LS
5893 1308 MT 5907 1308 LS
6290 1308 MT 6304 1308 LS
3320 1378 MT 6297 1378 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:25:01 EDT 2004   Row: 2 Page: 4) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 5 5
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3320 def/REdge 5699 def/LabelWidth 3283 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) MLW
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_8) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3320 329 MT 3320 329 LT 6297 329 LT ST
3320 410 MT 3320 410 LT 6297 410 LT ST
(00000020) 3334 370 WT pop 0 originOffset 37 add RSS
3320 473 MT 3320 473 LT 6297 473 LT ST
3320 554 MT 3320 554 LT 6297 554 LT ST
(00000005) 3334 514 WT pop 0 originOffset 37 add RSS
3320 618 MT 3320 698 LS
3320 698 MT 3518 698 LS
3518 698 MT 3518 618 LS
3518 618 MT 3717 618 LS
3717 618 MT 3717 698 LS
3717 698 MT 3915 698 LS
3915 698 MT 3915 618 LS
3915 618 MT 4114 618 LS
4114 618 MT 4114 698 LS
4114 698 MT 4312 698 LS
4312 698 MT 4312 618 LS
4312 618 MT 4511 618 LS
4511 618 MT 4511 698 LS
4511 698 MT 4709 698 LS
4709 698 MT 4709 618 LS
4709 618 MT 4908 618 LS
4908 618 MT 4908 698 LS
4908 698 MT 5106 698 LS
5106 698 MT 5106 618 LS
5106 618 MT 5305 618 LS
5305 618 MT 5305 698 LS
5305 698 MT 5503 698 LS
5503 698 MT 5503 618 LS
5503 618 MT 5702 618 LS
5702 618 MT 5702 698 LS
5702 698 MT 5900 698 LS
5900 698 MT 5900 618 LS
5900 618 MT 6099 618 LS
6099 618 MT 6099 698 LS
6099 698 MT 6297 698 LS
3320 842 MT 6297 842 LS
3320 906 MT 6297 906 LS
3320 1130 MT 6297 1130 LS
3320 1193 MT 3320 1193 LT 6297 1193 LT ST
3320 1274 MT 3320 1274 LT 6297 1274 LT ST
(03) 3334 1234 WT pop 0 originOffset 37 add RSS
3320 1378 MT 6297 1378 LS
3320 1562 MT 6297 1562 LS
3320 1666 MT 6297 1666 LS
3320 1769 MT 3320 1769 LT 3511 1769 LT 3518 1810 LT ST
3320 1850 MT 3320 1850 LT 3511 1850 LT 3518 1810 LT ST
(3) 3334 1810 WT pop 0 originOffset 37 add RSS
3518 1810 MT 3518 1810 LT 3525 1769 LT 3908 1769 LT 3915 1810 LT ST
3518 1810 MT 3518 1810 LT 3525 1850 LT 3908 1850 LT 3915 1810 LT ST
(4) 3532 1810 WT pop 0 originOffset 37 add RSS
3915 1810 MT 3915 1810 LT 3922 1769 LT 4305 1769 LT 4312 1810 LT ST
3915 1810 MT 3915 1810 LT 3922 1850 LT 4305 1850 LT 4312 1810 LT ST
(5) 3929 1810 WT pop 0 originOffset 37 add RSS
4312 1810 MT 4312 1810 LT 4319 1769 LT 4702 1769 LT 4709 1810 LT ST
4312 1810 MT 4312 1810 LT 4319 1850 LT 4702 1850 LT 4709 1810 LT ST
(6) 4326 1810 WT pop 0 originOffset 37 add RSS
4709 1810 MT 4709 1810 LT 4716 1769 LT 5099 1769 LT 5106 1810 LT ST
4709 1810 MT 4709 1810 LT 4716 1850 LT 5099 1850 LT 5106 1810 LT ST
(7) 4723 1810 WT pop 0 originOffset 37 add RSS
5106 1810 MT 5106 1810 LT 5113 1769 LT 5496 1769 LT 5503 1810 LT ST
5106 1810 MT 5106 1810 LT 5113 1850 LT 5496 1850 LT 5503 1810 LT ST
(0) 5120 1810 WT pop 0 originOffset 37 add RSS
5503 1810 MT 5503 1810 LT 5510 1769 LT 5893 1769 LT 5900 1810 LT ST
5503 1810 MT 5503 1810 LT 5510 1850 LT 5893 1850 LT 5900 1810 LT ST
(1) 5517 1810 WT pop 0 originOffset 37 add RSS
5900 1810 MT 5900 1810 LT 5907 1769 LT 6297 1769 LT ST
5900 1810 MT 5900 1810 LT 5907 1850 LT 6297 1850 LT ST
(2) 5914 1810 WT pop 0 originOffset 37 add RSS
3320 1913 MT 3320 1913 LT 3511 1913 LT 3518 1954 LT ST
3320 1994 MT 3320 1994 LT 3511 1994 LT 3518 1954 LT ST
(3) 3334 1954 WT pop 0 originOffset 37 add RSS
3518 1954 MT 3518 1954 LT 3525 1913 LT 3908 1913 LT 3915 1954 LT ST
3518 1954 MT 3518 1954 LT 3525 1994 LT 3908 1994 LT 3915 1954 LT ST
(4) 3532 1954 WT pop 0 originOffset 37 add RSS
3915 1954 MT 3915 1954 LT 3922 1913 LT 4305 1913 LT 4312 1954 LT ST
3915 1954 MT 3915 1954 LT 3922 1994 LT 4305 1994 LT 4312 1954 LT ST
(5) 3929 1954 WT pop 0 originOffset 37 add RSS
4312 1954 MT 4312 1954 LT 4319 1913 LT 4702 1913 LT 4709 1954 LT ST
4312 1954 MT 4312 1954 LT 4319 1994 LT 4702 1994 LT 4709 1954 LT ST
(6) 4326 1954 WT pop 0 originOffset 37 add RSS
4709 1954 MT 4709 1954 LT 4716 1913 LT 5099 1913 LT 5106 1954 LT ST
4709 1954 MT 4709 1954 LT 4716 1994 LT 5099 1994 LT 5106 1954 LT ST
(7) 4723 1954 WT pop 0 originOffset 37 add RSS
5106 1954 MT 5106 1954 LT 5113 1913 LT 5496 1913 LT 5503 1954 LT ST
5106 1954 MT 5106 1954 LT 5113 1994 LT 5496 1994 LT 5503 1954 LT ST
(0) 5120 1954 WT pop 0 originOffset 37 add RSS
5503 1954 MT 5503 1954 LT 5510 1913 LT 5893 1913 LT 5900 1954 LT ST
5503 1954 MT 5503 1954 LT 5510 1994 LT 5893 1994 LT 5900 1954 LT ST
(1) 5517 1954 WT pop 0 originOffset 37 add RSS
5900 1954 MT 5900 1954 LT 5907 1913 LT 6297 1913 LT ST
5900 1954 MT 5900 1954 LT 5907 1994 LT 6297 1994 LT ST
(2) 5914 1954 WT pop 0 originOffset 37 add RSS
3320 2057 MT 3320 2057 LT 3511 2057 LT 3518 2098 LT ST
3320 2138 MT 3320 2138 LT 3511 2138 LT 3518 2098 LT ST
(2) 3334 2098 WT pop 0 originOffset 37 add RSS
3518 2098 MT 3518 2098 LT 3525 2057 LT 3908 2057 LT 3915 2098 LT ST
3518 2098 MT 3518 2098 LT 3525 2138 LT 3908 2138 LT 3915 2098 LT ST
(3) 3532 2098 WT pop 0 originOffset 37 add RSS
3915 2098 MT 3915 2098 LT 3922 2057 LT 4305 2057 LT 4312 2098 LT ST
3915 2098 MT 3915 2098 LT 3922 2138 LT 4305 2138 LT 4312 2098 LT ST
(4) 3929 2098 WT pop 0 originOffset 37 add RSS
4312 2098 MT 4312 2098 LT 4319 2057 LT 4702 2057 LT 4709 2098 LT ST
4312 2098 MT 4312 2098 LT 4319 2138 LT 4702 2138 LT 4709 2098 LT ST
(5) 4326 2098 WT pop 0 originOffset 37 add RSS
4709 2098 MT 4709 2098 LT 4716 2057 LT 5099 2057 LT 5106 2098 LT ST
4709 2098 MT 4709 2098 LT 4716 2138 LT 5099 2138 LT 5106 2098 LT ST
(6) 4723 2098 WT pop 0 originOffset 37 add RSS
5106 2098 MT 5106 2098 LT 5113 2057 LT 5496 2057 LT 5503 2098 LT ST
5106 2098 MT 5106 2098 LT 5113 2138 LT 5496 2138 LT 5503 2098 LT ST
(7) 5120 2098 WT pop 0 originOffset 37 add RSS
5503 2098 MT 5503 2098 LT 5510 2057 LT 5893 2057 LT 5900 2098 LT ST
5503 2098 MT 5503 2098 LT 5510 2138 LT 5893 2138 LT 5900 2098 LT ST
(0) 5517 2098 WT pop 0 originOffset 37 add RSS
5900 2098 MT 5900 2098 LT 5907 2057 LT 6297 2057 LT ST
5900 2098 MT 5900 2098 LT 5907 2138 LT 6297 2138 LT ST
(1) 5914 2098 WT pop 0 originOffset 37 add RSS
3320 2201 MT 3320 2201 LT 6297 2201 LT ST
3320 2282 MT 3320 2282 LT 6297 2282 LT ST
(03) 3334 2242 WT pop 0 originOffset 37 add RSS
3320 2386 MT 6297 2386 LS
3320 2570 MT 6297 2570 LS
3320 2714 MT 6297 2714 LS
3320 2777 MT 3320 2777 LT 6297 2777 LT ST
3320 2858 MT 3320 2858 LT 6297 2858 LT ST
(01) 3334 2818 WT pop 0 originOffset 37 add RSS
3320 2921 MT 3320 2921 LT 6297 2921 LT ST
3320 3002 MT 3320 3002 LT 6297 3002 LT ST
(00) 3334 2962 WT pop 0 originOffset 37 add RSS
3320 3106 MT 6297 3106 LS
3320 3250 MT 6297 3250 LS
3320 3434 MT 6297 3434 LS
3320 3578 MT 6297 3578 LS
3320 3641 MT 3320 3641 LT 6297 3641 LT ST
3320 3722 MT 3320 3722 LT 6297 3722 LT ST
(01) 3334 3682 WT pop 0 originOffset 37 add RSS
3320 3785 MT 3320 3785 LT 6297 3785 LT ST
3320 3866 MT 3320 3866 LT 6297 3866 LT ST
(00) 3334 3826 WT pop 0 originOffset 37 add RSS
3320 3970 MT 6297 3970 LS
3320 4114 MT 6297 4114 LS
3320 4298 MT 6297 4298 LS
3320 4442 MT 6297 4442 LS
% draw timeline
3360 4533 MT 3360 4570 LS
3399 4533 MT 3399 4570 LS
3439 4533 MT 3439 4570 LS
3479 4533 MT 3479 4570 LS
3519 4533 MT 3519 4570 LS
3558 4533 MT 3558 4570 LS
3598 4533 MT 3598 4570 LS
3638 4533 MT 3638 4570 LS
3677 4533 MT 3677 4570 LS
3757 4533 MT 3757 4570 LS
3796 4533 MT 3796 4570 LS
3836 4533 MT 3836 4570 LS
3876 4533 MT 3876 4570 LS
3916 4533 MT 3916 4570 LS
3955 4533 MT 3955 4570 LS
3995 4533 MT 3995 4570 LS
4035 4533 MT 4035 4570 LS
4074 4533 MT 4074 4570 LS
3717 4506 MT 3717 4570 LS
(160) 3717 4649 WT TS RSS
4154 4533 MT 4154 4570 LS
4193 4533 MT 4193 4570 LS
4233 4533 MT 4233 4570 LS
4273 4533 MT 4273 4570 LS
4313 4533 MT 4313 4570 LS
4352 4533 MT 4352 4570 LS
4392 4533 MT 4392 4570 LS
4432 4533 MT 4432 4570 LS
4471 4533 MT 4471 4570 LS
4114 4506 MT 4114 4570 LS
4551 4533 MT 4551 4570 LS
4590 4533 MT 4590 4570 LS
4630 4533 MT 4630 4570 LS
4670 4533 MT 4670 4570 LS
4710 4533 MT 4710 4570 LS
4749 4533 MT 4749 4570 LS
4789 4533 MT 4789 4570 LS
4829 4533 MT 4829 4570 LS
4868 4533 MT 4868 4570 LS
4511 4506 MT 4511 4570 LS
(180) 4511 4649 WT TS RSS
4948 4533 MT 4948 4570 LS
4987 4533 MT 4987 4570 LS
5027 4533 MT 5027 4570 LS
5067 4533 MT 5067 4570 LS
5107 4533 MT 5107 4570 LS
5146 4533 MT 5146 4570 LS
5186 4533 MT 5186 4570 LS
5226 4533 MT 5226 4570 LS
5265 4533 MT 5265 4570 LS
4908 4506 MT 4908 4570 LS
5345 4533 MT 5345 4570 LS
5384 4533 MT 5384 4570 LS
5424 4533 MT 5424 4570 LS
5464 4533 MT 5464 4570 LS
5504 4533 MT 5504 4570 LS
5543 4533 MT 5543 4570 LS
5583 4533 MT 5583 4570 LS
5623 4533 MT 5623 4570 LS
5662 4533 MT 5662 4570 LS
5305 4506 MT 5305 4570 LS
(200) 5305 4649 WT TS RSS
5742 4533 MT 5742 4570 LS
5781 4533 MT 5781 4570 LS
5821 4533 MT 5821 4570 LS
5861 4533 MT 5861 4570 LS
5901 4533 MT 5901 4570 LS
5940 4533 MT 5940 4570 LS
5980 4533 MT 5980 4570 LS
6020 4533 MT 6020 4570 LS
6059 4533 MT 6059 4570 LS
5702 4506 MT 5702 4570 LS
6139 4533 MT 6139 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6258 4533 MT 6258 4570 LS
6298 4533 MT 6298 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6417 4533 MT 6417 4570 LS
6456 4533 MT 6456 4570 LS
6099 4506 MT 6099 4570 LS
(220) 6099 4649 WT TS RSS
% draw grid
3717 300 MT 3717 4506 LS
4114 300 MT 4114 4506 LS
4511 300 MT 4511 4506 LS
4908 300 MT 4908 4506 LS
5305 300 MT 5305 4506 LS
5702 300 MT 5702 4506 LS
6099 300 MT 6099 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) 3283 409 WT TSE RSS
3710 300 MT 3724 300 LS
4107 300 MT 4121 300 LS
4504 300 MT 4518 300 LS
4901 300 MT 4915 300 LS
5298 300 MT 5312 300 LS
5695 300 MT 5709 300 LS
6092 300 MT 6106 300 LS
3320 329 MT 3320 329 LT 6297 329 LT ST
3320 410 MT 3320 410 LT 6297 410 LT ST
(00000020) 3334 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) 3283 553 WT TSE RSS
3710 444 MT 3724 444 LS
4107 444 MT 4121 444 LS
4504 444 MT 4518 444 LS
4901 444 MT 4915 444 LS
5298 444 MT 5312 444 LS
5695 444 MT 5709 444 LS
6092 444 MT 6106 444 LS
3320 473 MT 3320 473 LT 6297 473 LT ST
3320 554 MT 3320 554 LT 6297 554 LT ST
(00000005) 3334 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) 3283 697 WT TSE RSS
3710 588 MT 3724 588 LS
4107 588 MT 4121 588 LS
4504 588 MT 4518 588 LS
4901 588 MT 4915 588 LS
5298 588 MT 5312 588 LS
5695 588 MT 5709 588 LS
6092 588 MT 6106 588 LS
3320 618 MT 3320 698 LS
3320 698 MT 3518 698 LS
3518 698 MT 3518 618 LS
3518 618 MT 3717 618 LS
3717 618 MT 3717 698 LS
3717 698 MT 3915 698 LS
3915 698 MT 3915 618 LS
3915 618 MT 4114 618 LS
4114 618 MT 4114 698 LS
4114 698 MT 4312 698 LS
4312 698 MT 4312 618 LS
4312 618 MT 4511 618 LS
4511 618 MT 4511 698 LS
4511 698 MT 4709 698 LS
4709 698 MT 4709 618 LS
4709 618 MT 4908 618 LS
4908 618 MT 4908 698 LS
4908 698 MT 5106 698 LS
5106 698 MT 5106 618 LS
5106 618 MT 5305 618 LS
5305 618 MT 5305 698 LS
5305 698 MT 5503 698 LS
5503 698 MT 5503 618 LS
5503 618 MT 5702 618 LS
5702 618 MT 5702 698 LS
5702 698 MT 5900 698 LS
5900 698 MT 5900 618 LS
5900 618 MT 6099 618 LS
6099 618 MT 6099 698 LS
6099 698 MT 6297 698 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) 3283 841 WT TSE RSS
3710 732 MT 3724 732 LS
4107 732 MT 4121 732 LS
4504 732 MT 4518 732 LS
4901 732 MT 4915 732 LS
5298 732 MT 5312 732 LS
5695 732 MT 5709 732 LS
6092 732 MT 6106 732 LS
3320 842 MT 6297 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) 3283 985 WT TSE RSS
3710 876 MT 3724 876 LS
4107 876 MT 4121 876 LS
4504 876 MT 4518 876 LS
4901 876 MT 4915 876 LS
5298 876 MT 5312 876 LS
5695 876 MT 5709 876 LS
6092 876 MT 6106 876 LS
3320 906 MT 6297 906 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) 3283 1129 WT TSE RSS
3710 1020 MT 3724 1020 LS
4107 1020 MT 4121 1020 LS
4504 1020 MT 4518 1020 LS
4901 1020 MT 4915 1020 LS
5298 1020 MT 5312 1020 LS
5695 1020 MT 5709 1020 LS
6092 1020 MT 6106 1020 LS
3320 1130 MT 6297 1130 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) 3283 1273 WT TSE RSS
3710 1164 MT 3724 1164 LS
4107 1164 MT 4121 1164 LS
4504 1164 MT 4518 1164 LS
4901 1164 MT 4915 1164 LS
5298 1164 MT 5312 1164 LS
5695 1164 MT 5709 1164 LS
6092 1164 MT 6106 1164 LS
3320 1193 MT 3320 1193 LT 6297 1193 LT ST
3320 1274 MT 3320 1274 LT 6297 1274 LT ST
(03) 3334 1234 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) 3283 1417 WT TSE RSS
3710 1308 MT 3724 1308 LS
4107 1308 MT 4121 1308 LS
4504 1308 MT 4518 1308 LS
4901 1308 MT 4915 1308 LS
5298 1308 MT 5312 1308 LS
5695 1308 MT 5709 1308 LS
6092 1308 MT 6106 1308 LS
3320 1378 MT 6297 1378 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) 3283 1561 WT TSE RSS
3710 1452 MT 3724 1452 LS
4107 1452 MT 4121 1452 LS
4504 1452 MT 4518 1452 LS
4901 1452 MT 4915 1452 LS
5298 1452 MT 5312 1452 LS
5695 1452 MT 5709 1452 LS
6092 1452 MT 6106 1452 LS
3320 1562 MT 6297 1562 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) 3283 1705 WT TSE RSS
3710 1596 MT 3724 1596 LS
4107 1596 MT 4121 1596 LS
4504 1596 MT 4518 1596 LS
4901 1596 MT 4915 1596 LS
5298 1596 MT 5312 1596 LS
5695 1596 MT 5709 1596 LS
6092 1596 MT 6106 1596 LS
3320 1666 MT 6297 1666 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) 3283 1849 WT TSE RSS
3710 1740 MT 3724 1740 LS
4107 1740 MT 4121 1740 LS
4504 1740 MT 4518 1740 LS
4901 1740 MT 4915 1740 LS
5298 1740 MT 5312 1740 LS
5695 1740 MT 5709 1740 LS
6092 1740 MT 6106 1740 LS
3320 1769 MT 3320 1769 LT 3511 1769 LT 3518 1810 LT ST
3320 1850 MT 3320 1850 LT 3511 1850 LT 3518 1810 LT ST
(3) 3334 1810 WT pop 0 originOffset 37 add RSS
3518 1810 MT 3518 1810 LT 3525 1769 LT 3908 1769 LT 3915 1810 LT ST
3518 1810 MT 3518 1810 LT 3525 1850 LT 3908 1850 LT 3915 1810 LT ST
(4) 3532 1810 WT pop 0 originOffset 37 add RSS
3915 1810 MT 3915 1810 LT 3922 1769 LT 4305 1769 LT 4312 1810 LT ST
3915 1810 MT 3915 1810 LT 3922 1850 LT 4305 1850 LT 4312 1810 LT ST
(5) 3929 1810 WT pop 0 originOffset 37 add RSS
4312 1810 MT 4312 1810 LT 4319 1769 LT 4702 1769 LT 4709 1810 LT ST
4312 1810 MT 4312 1810 LT 4319 1850 LT 4702 1850 LT 4709 1810 LT ST
(6) 4326 1810 WT pop 0 originOffset 37 add RSS
4709 1810 MT 4709 1810 LT 4716 1769 LT 5099 1769 LT 5106 1810 LT ST
4709 1810 MT 4709 1810 LT 4716 1850 LT 5099 1850 LT 5106 1810 LT ST
(7) 4723 1810 WT pop 0 originOffset 37 add RSS
5106 1810 MT 5106 1810 LT 5113 1769 LT 5496 1769 LT 5503 1810 LT ST
5106 1810 MT 5106 1810 LT 5113 1850 LT 5496 1850 LT 5503 1810 LT ST
(0) 5120 1810 WT pop 0 originOffset 37 add RSS
5503 1810 MT 5503 1810 LT 5510 1769 LT 5893 1769 LT 5900 1810 LT ST
5503 1810 MT 5503 1810 LT 5510 1850 LT 5893 1850 LT 5900 1810 LT ST
(1) 5517 1810 WT pop 0 originOffset 37 add RSS
5900 1810 MT 5900 1810 LT 5907 1769 LT 6297 1769 LT ST
5900 1810 MT 5900 1810 LT 5907 1850 LT 6297 1850 LT ST
(2) 5914 1810 WT pop 0 originOffset 37 add RSS
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) 3283 1993 WT TSE RSS
3710 1884 MT 3724 1884 LS
4107 1884 MT 4121 1884 LS
4504 1884 MT 4518 1884 LS
4901 1884 MT 4915 1884 LS
5298 1884 MT 5312 1884 LS
5695 1884 MT 5709 1884 LS
6092 1884 MT 6106 1884 LS
3320 1913 MT 3320 1913 LT 3511 1913 LT 3518 1954 LT ST
3320 1994 MT 3320 1994 LT 3511 1994 LT 3518 1954 LT ST
(3) 3334 1954 WT pop 0 originOffset 37 add RSS
3518 1954 MT 3518 1954 LT 3525 1913 LT 3908 1913 LT 3915 1954 LT ST
3518 1954 MT 3518 1954 LT 3525 1994 LT 3908 1994 LT 3915 1954 LT ST
(4) 3532 1954 WT pop 0 originOffset 37 add RSS
3915 1954 MT 3915 1954 LT 3922 1913 LT 4305 1913 LT 4312 1954 LT ST
3915 1954 MT 3915 1954 LT 3922 1994 LT 4305 1994 LT 4312 1954 LT ST
(5) 3929 1954 WT pop 0 originOffset 37 add RSS
4312 1954 MT 4312 1954 LT 4319 1913 LT 4702 1913 LT 4709 1954 LT ST
4312 1954 MT 4312 1954 LT 4319 1994 LT 4702 1994 LT 4709 1954 LT ST
(6) 4326 1954 WT pop 0 originOffset 37 add RSS
4709 1954 MT 4709 1954 LT 4716 1913 LT 5099 1913 LT 5106 1954 LT ST
4709 1954 MT 4709 1954 LT 4716 1994 LT 5099 1994 LT 5106 1954 LT ST
(7) 4723 1954 WT pop 0 originOffset 37 add RSS
5106 1954 MT 5106 1954 LT 5113 1913 LT 5496 1913 LT 5503 1954 LT ST
5106 1954 MT 5106 1954 LT 5113 1994 LT 5496 1994 LT 5503 1954 LT ST
(0) 5120 1954 WT pop 0 originOffset 37 add RSS
5503 1954 MT 5503 1954 LT 5510 1913 LT 5893 1913 LT 5900 1954 LT ST
5503 1954 MT 5503 1954 LT 5510 1994 LT 5893 1994 LT 5900 1954 LT ST
(1) 5517 1954 WT pop 0 originOffset 37 add RSS
5900 1954 MT 5900 1954 LT 5907 1913 LT 6297 1913 LT ST
5900 1954 MT 5900 1954 LT 5907 1994 LT 6297 1994 LT ST
(2) 5914 1954 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) 3283 2137 WT TSE RSS
3710 2028 MT 3724 2028 LS
4107 2028 MT 4121 2028 LS
4504 2028 MT 4518 2028 LS
4901 2028 MT 4915 2028 LS
5298 2028 MT 5312 2028 LS
5695 2028 MT 5709 2028 LS
6092 2028 MT 6106 2028 LS
3320 2057 MT 3320 2057 LT 3511 2057 LT 3518 2098 LT ST
3320 2138 MT 3320 2138 LT 3511 2138 LT 3518 2098 LT ST
(2) 3334 2098 WT pop 0 originOffset 37 add RSS
3518 2098 MT 3518 2098 LT 3525 2057 LT 3908 2057 LT 3915 2098 LT ST
3518 2098 MT 3518 2098 LT 3525 2138 LT 3908 2138 LT 3915 2098 LT ST
(3) 3532 2098 WT pop 0 originOffset 37 add RSS
3915 2098 MT 3915 2098 LT 3922 2057 LT 4305 2057 LT 4312 2098 LT ST
3915 2098 MT 3915 2098 LT 3922 2138 LT 4305 2138 LT 4312 2098 LT ST
(4) 3929 2098 WT pop 0 originOffset 37 add RSS
4312 2098 MT 4312 2098 LT 4319 2057 LT 4702 2057 LT 4709 2098 LT ST
4312 2098 MT 4312 2098 LT 4319 2138 LT 4702 2138 LT 4709 2098 LT ST
(5) 4326 2098 WT pop 0 originOffset 37 add RSS
4709 2098 MT 4709 2098 LT 4716 2057 LT 5099 2057 LT 5106 2098 LT ST
4709 2098 MT 4709 2098 LT 4716 2138 LT 5099 2138 LT 5106 2098 LT ST
(6) 4723 2098 WT pop 0 originOffset 37 add RSS
5106 2098 MT 5106 2098 LT 5113 2057 LT 5496 2057 LT 5503 2098 LT ST
5106 2098 MT 5106 2098 LT 5113 2138 LT 5496 2138 LT 5503 2098 LT ST
(7) 5120 2098 WT pop 0 originOffset 37 add RSS
5503 2098 MT 5503 2098 LT 5510 2057 LT 5893 2057 LT 5900 2098 LT ST
5503 2098 MT 5503 2098 LT 5510 2138 LT 5893 2138 LT 5900 2098 LT ST
(0) 5517 2098 WT pop 0 originOffset 37 add RSS
5900 2098 MT 5900 2098 LT 5907 2057 LT 6297 2057 LT ST
5900 2098 MT 5900 2098 LT 5907 2138 LT 6297 2138 LT ST
(1) 5914 2098 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) 3283 2281 WT TSE RSS
3710 2172 MT 3724 2172 LS
4107 2172 MT 4121 2172 LS
4504 2172 MT 4518 2172 LS
4901 2172 MT 4915 2172 LS
5298 2172 MT 5312 2172 LS
5695 2172 MT 5709 2172 LS
6092 2172 MT 6106 2172 LS
3320 2201 MT 3320 2201 LT 6297 2201 LT ST
3320 2282 MT 3320 2282 LT 6297 2282 LT ST
(03) 3334 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) 3283 2425 WT TSE RSS
3710 2316 MT 3724 2316 LS
4107 2316 MT 4121 2316 LS
4504 2316 MT 4518 2316 LS
4901 2316 MT 4915 2316 LS
5298 2316 MT 5312 2316 LS
5695 2316 MT 5709 2316 LS
6092 2316 MT 6106 2316 LS
3320 2386 MT 6297 2386 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) 3283 2569 WT TSE RSS
3710 2460 MT 3724 2460 LS
4107 2460 MT 4121 2460 LS
4504 2460 MT 4518 2460 LS
4901 2460 MT 4915 2460 LS
5298 2460 MT 5312 2460 LS
5695 2460 MT 5709 2460 LS
6092 2460 MT 6106 2460 LS
3320 2570 MT 6297 2570 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) 3283 2713 WT TSE RSS
3710 2604 MT 3724 2604 LS
4107 2604 MT 4121 2604 LS
4504 2604 MT 4518 2604 LS
4901 2604 MT 4915 2604 LS
5298 2604 MT 5312 2604 LS
5695 2604 MT 5709 2604 LS
6092 2604 MT 6106 2604 LS
3320 2714 MT 6297 2714 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) 3283 2857 WT TSE RSS
3710 2748 MT 3724 2748 LS
4107 2748 MT 4121 2748 LS
4504 2748 MT 4518 2748 LS
4901 2748 MT 4915 2748 LS
5298 2748 MT 5312 2748 LS
5695 2748 MT 5709 2748 LS
6092 2748 MT 6106 2748 LS
3320 2777 MT 3320 2777 LT 6297 2777 LT ST
3320 2858 MT 3320 2858 LT 6297 2858 LT ST
(01) 3334 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) 3283 3001 WT TSE RSS
3710 2892 MT 3724 2892 LS
4107 2892 MT 4121 2892 LS
4504 2892 MT 4518 2892 LS
4901 2892 MT 4915 2892 LS
5298 2892 MT 5312 2892 LS
5695 2892 MT 5709 2892 LS
6092 2892 MT 6106 2892 LS
3320 2921 MT 3320 2921 LT 6297 2921 LT ST
3320 3002 MT 3320 3002 LT 6297 3002 LT ST
(00) 3334 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) 3283 3145 WT TSE RSS
3710 3036 MT 3724 3036 LS
4107 3036 MT 4121 3036 LS
4504 3036 MT 4518 3036 LS
4901 3036 MT 4915 3036 LS
5298 3036 MT 5312 3036 LS
5695 3036 MT 5709 3036 LS
6092 3036 MT 6106 3036 LS
3320 3106 MT 6297 3106 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) 3283 3289 WT TSE RSS
3710 3180 MT 3724 3180 LS
4107 3180 MT 4121 3180 LS
4504 3180 MT 4518 3180 LS
4901 3180 MT 4915 3180 LS
5298 3180 MT 5312 3180 LS
5695 3180 MT 5709 3180 LS
6092 3180 MT 6106 3180 LS
3320 3250 MT 6297 3250 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) 3283 3433 WT TSE RSS
3710 3324 MT 3724 3324 LS
4107 3324 MT 4121 3324 LS
4504 3324 MT 4518 3324 LS
4901 3324 MT 4915 3324 LS
5298 3324 MT 5312 3324 LS
5695 3324 MT 5709 3324 LS
6092 3324 MT 6106 3324 LS
3320 3434 MT 6297 3434 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) 3283 3577 WT TSE RSS
3710 3468 MT 3724 3468 LS
4107 3468 MT 4121 3468 LS
4504 3468 MT 4518 3468 LS
4901 3468 MT 4915 3468 LS
5298 3468 MT 5312 3468 LS
5695 3468 MT 5709 3468 LS
6092 3468 MT 6106 3468 LS
3320 3578 MT 6297 3578 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) 3283 3721 WT TSE RSS
3710 3612 MT 3724 3612 LS
4107 3612 MT 4121 3612 LS
4504 3612 MT 4518 3612 LS
4901 3612 MT 4915 3612 LS
5298 3612 MT 5312 3612 LS
5695 3612 MT 5709 3612 LS
6092 3612 MT 6106 3612 LS
3320 3641 MT 3320 3641 LT 6297 3641 LT ST
3320 3722 MT 3320 3722 LT 6297 3722 LT ST
(01) 3334 3682 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) 3283 3865 WT TSE RSS
3710 3756 MT 3724 3756 LS
4107 3756 MT 4121 3756 LS
4504 3756 MT 4518 3756 LS
4901 3756 MT 4915 3756 LS
5298 3756 MT 5312 3756 LS
5695 3756 MT 5709 3756 LS
6092 3756 MT 6106 3756 LS
3320 3785 MT 3320 3785 LT 6297 3785 LT ST
3320 3866 MT 3320 3866 LT 6297 3866 LT ST
(00) 3334 3826 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) 3283 4009 WT TSE RSS
3710 3900 MT 3724 3900 LS
4107 3900 MT 4121 3900 LS
4504 3900 MT 4518 3900 LS
4901 3900 MT 4915 3900 LS
5298 3900 MT 5312 3900 LS
5695 3900 MT 5709 3900 LS
6092 3900 MT 6106 3900 LS
3320 3970 MT 6297 3970 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) 3283 4153 WT TSE RSS
3710 4044 MT 3724 4044 LS
4107 4044 MT 4121 4044 LS
4504 4044 MT 4518 4044 LS
4901 4044 MT 4915 4044 LS
5298 4044 MT 5312 4044 LS
5695 4044 MT 5709 4044 LS
6092 4044 MT 6106 4044 LS
3320 4114 MT 6297 4114 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) 3283 4297 WT TSE RSS
3710 4188 MT 3724 4188 LS
4107 4188 MT 4121 4188 LS
4504 4188 MT 4518 4188 LS
4901 4188 MT 4915 4188 LS
5298 4188 MT 5312 4188 LS
5695 4188 MT 5709 4188 LS
6092 4188 MT 6106 4188 LS
3320 4298 MT 6297 4298 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) 3283 4441 WT TSE RSS
3710 4332 MT 3724 4332 LS
4107 4332 MT 4121 4332 LS
4504 4332 MT 4518 4332 LS
4901 4332 MT 4915 4332 LS
5298 4332 MT 5312 4332 LS
5695 4332 MT 5709 4332 LS
6092 4332 MT 6106 4332 LS
3320 4442 MT 6297 4442 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:25:01 EDT 2004   Row: 3 Page: 5) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 6 6
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3320 def/REdge 5699 def/LabelWidth 3283 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) MLW
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_8) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3320 410 MT 6297 410 LS
3320 514 MT 6297 514 LS
3320 658 MT 6297 658 LS
3320 802 MT 6297 802 LS
3320 946 MT 6297 946 LS
3320 1090 MT 6297 1090 LS
3320 1234 MT 6297 1234 LS
3320 1378 MT 6297 1378 LS
% draw timeline
3360 4533 MT 3360 4570 LS
3399 4533 MT 3399 4570 LS
3439 4533 MT 3439 4570 LS
3479 4533 MT 3479 4570 LS
3519 4533 MT 3519 4570 LS
3558 4533 MT 3558 4570 LS
3598 4533 MT 3598 4570 LS
3638 4533 MT 3638 4570 LS
3677 4533 MT 3677 4570 LS
3757 4533 MT 3757 4570 LS
3796 4533 MT 3796 4570 LS
3836 4533 MT 3836 4570 LS
3876 4533 MT 3876 4570 LS
3916 4533 MT 3916 4570 LS
3955 4533 MT 3955 4570 LS
3995 4533 MT 3995 4570 LS
4035 4533 MT 4035 4570 LS
4074 4533 MT 4074 4570 LS
3717 4506 MT 3717 4570 LS
(160) 3717 4649 WT TS RSS
4154 4533 MT 4154 4570 LS
4193 4533 MT 4193 4570 LS
4233 4533 MT 4233 4570 LS
4273 4533 MT 4273 4570 LS
4313 4533 MT 4313 4570 LS
4352 4533 MT 4352 4570 LS
4392 4533 MT 4392 4570 LS
4432 4533 MT 4432 4570 LS
4471 4533 MT 4471 4570 LS
4114 4506 MT 4114 4570 LS
4551 4533 MT 4551 4570 LS
4590 4533 MT 4590 4570 LS
4630 4533 MT 4630 4570 LS
4670 4533 MT 4670 4570 LS
4710 4533 MT 4710 4570 LS
4749 4533 MT 4749 4570 LS
4789 4533 MT 4789 4570 LS
4829 4533 MT 4829 4570 LS
4868 4533 MT 4868 4570 LS
4511 4506 MT 4511 4570 LS
(180) 4511 4649 WT TS RSS
4948 4533 MT 4948 4570 LS
4987 4533 MT 4987 4570 LS
5027 4533 MT 5027 4570 LS
5067 4533 MT 5067 4570 LS
5107 4533 MT 5107 4570 LS
5146 4533 MT 5146 4570 LS
5186 4533 MT 5186 4570 LS
5226 4533 MT 5226 4570 LS
5265 4533 MT 5265 4570 LS
4908 4506 MT 4908 4570 LS
5345 4533 MT 5345 4570 LS
5384 4533 MT 5384 4570 LS
5424 4533 MT 5424 4570 LS
5464 4533 MT 5464 4570 LS
5504 4533 MT 5504 4570 LS
5543 4533 MT 5543 4570 LS
5583 4533 MT 5583 4570 LS
5623 4533 MT 5623 4570 LS
5662 4533 MT 5662 4570 LS
5305 4506 MT 5305 4570 LS
(200) 5305 4649 WT TS RSS
5742 4533 MT 5742 4570 LS
5781 4533 MT 5781 4570 LS
5821 4533 MT 5821 4570 LS
5861 4533 MT 5861 4570 LS
5901 4533 MT 5901 4570 LS
5940 4533 MT 5940 4570 LS
5980 4533 MT 5980 4570 LS
6020 4533 MT 6020 4570 LS
6059 4533 MT 6059 4570 LS
5702 4506 MT 5702 4570 LS
6139 4533 MT 6139 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6258 4533 MT 6258 4570 LS
6298 4533 MT 6298 4570 LS
6337 4533 MT 6337 4570 LS
6377 4533 MT 6377 4570 LS
6417 4533 MT 6417 4570 LS
6456 4533 MT 6456 4570 LS
6099 4506 MT 6099 4570 LS
(220) 6099 4649 WT TS RSS
% draw grid
3717 300 MT 3717 4506 LS
4114 300 MT 4114 4506 LS
4511 300 MT 4511 4506 LS
4908 300 MT 4908 4506 LS
5305 300 MT 5305 4506 LS
5702 300 MT 5702 4506 LS
6099 300 MT 6099 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) 3283 409 WT TSE RSS
3710 300 MT 3724 300 LS
4107 300 MT 4121 300 LS
4504 300 MT 4518 300 LS
4901 300 MT 4915 300 LS
5298 300 MT 5312 300 LS
5695 300 MT 5709 300 LS
6092 300 MT 6106 300 LS
3320 410 MT 6297 410 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) 3283 553 WT TSE RSS
3710 444 MT 3724 444 LS
4107 444 MT 4121 444 LS
4504 444 MT 4518 444 LS
4901 444 MT 4915 444 LS
5298 444 MT 5312 444 LS
5695 444 MT 5709 444 LS
6092 444 MT 6106 444 LS
3320 514 MT 6297 514 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) 3283 697 WT TSE RSS
3710 588 MT 3724 588 LS
4107 588 MT 4121 588 LS
4504 588 MT 4518 588 LS
4901 588 MT 4915 588 LS
5298 588 MT 5312 588 LS
5695 588 MT 5709 588 LS
6092 588 MT 6106 588 LS
3320 658 MT 6297 658 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) 3283 841 WT TSE RSS
3710 732 MT 3724 732 LS
4107 732 MT 4121 732 LS
4504 732 MT 4518 732 LS
4901 732 MT 4915 732 LS
5298 732 MT 5312 732 LS
5695 732 MT 5709 732 LS
6092 732 MT 6106 732 LS
3320 802 MT 6297 802 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) 3283 985 WT TSE RSS
3710 876 MT 3724 876 LS
4107 876 MT 4121 876 LS
4504 876 MT 4518 876 LS
4901 876 MT 4915 876 LS
5298 876 MT 5312 876 LS
5695 876 MT 5709 876 LS
6092 876 MT 6106 876 LS
3320 946 MT 6297 946 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) 3283 1129 WT TSE RSS
3710 1020 MT 3724 1020 LS
4107 1020 MT 4121 1020 LS
4504 1020 MT 4518 1020 LS
4901 1020 MT 4915 1020 LS
5298 1020 MT 5312 1020 LS
5695 1020 MT 5709 1020 LS
6092 1020 MT 6106 1020 LS
3320 1090 MT 6297 1090 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) 3283 1273 WT TSE RSS
3710 1164 MT 3724 1164 LS
4107 1164 MT 4121 1164 LS
4504 1164 MT 4518 1164 LS
4901 1164 MT 4915 1164 LS
5298 1164 MT 5312 1164 LS
5695 1164 MT 5709 1164 LS
6092 1164 MT 6106 1164 LS
3320 1234 MT 6297 1234 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) 3283 1417 WT TSE RSS
3710 1308 MT 3724 1308 LS
4107 1308 MT 4121 1308 LS
4504 1308 MT 4518 1308 LS
4901 1308 MT 4915 1308 LS
5298 1308 MT 5312 1308 LS
5695 1308 MT 5709 1308 LS
6092 1308 MT 6106 1308 LS
3320 1378 MT 6297 1378 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:25:01 EDT 2004   Row: 3 Page: 6) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 7 7
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3320 def/REdge 5699 def/LabelWidth 3283 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) MLW
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_8) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3320 329 MT 3320 329 LT 6297 329 LT ST
3320 410 MT 3320 410 LT 6297 410 LT ST
(00000020) 3334 370 WT pop 0 originOffset 37 add RSS
3320 473 MT 3320 473 LT 6297 473 LT ST
3320 554 MT 3320 554 LT 6297 554 LT ST
(00000005) 3334 514 WT pop 0 originOffset 37 add RSS
3320 698 MT 3320 618 LS
3320 618 MT 3518 618 LS
3518 618 MT 3518 698 LS
3518 698 MT 3717 698 LS
3717 698 MT 3717 618 LS
3717 618 MT 3915 618 LS
3915 618 MT 3915 698 LS
3915 698 MT 4114 698 LS
4114 698 MT 4114 618 LS
4114 618 MT 4312 618 LS
4312 618 MT 4312 698 LS
4312 698 MT 4511 698 LS
4511 698 MT 4511 618 LS
4511 618 MT 4709 618 LS
4709 618 MT 4709 698 LS
4709 698 MT 4908 698 LS
4908 698 MT 4908 618 LS
4908 618 MT 5106 618 LS
5106 618 MT 5106 698 LS
5106 698 MT 5305 698 LS
5305 698 MT 5305 618 LS
5305 618 MT 5503 618 LS
5503 618 MT 5503 698 LS
5503 698 MT 5702 698 LS
5702 698 MT 5702 618 LS
5702 618 MT 5900 618 LS
5900 618 MT 5900 698 LS
5900 698 MT 6099 698 LS
6099 698 MT 6099 618 LS
6099 618 MT 6297 618 LS
3320 842 MT 6297 842 LS
3320 906 MT 6297 906 LS
3320 1130 MT 6297 1130 LS
3320 1193 MT 3320 1193 LT 6297 1193 LT ST
3320 1274 MT 3320 1274 LT 6297 1274 LT ST
(03) 3334 1234 WT pop 0 originOffset 37 add RSS
3320 1378 MT 6297 1378 LS
3320 1562 MT 6297 1562 LS
3320 1666 MT 6297 1666 LS
3320 1769 MT 3320 1769 LT 3710 1769 LT 3717 1810 LT ST
3320 1850 MT 3320 1850 LT 3710 1850 LT 3717 1810 LT ST
(3) 3334 1810 WT pop 0 originOffset 37 add RSS
3717 1810 MT 3717 1810 LT 3724 1769 LT 4107 1769 LT 4114 1810 LT ST
3717 1810 MT 3717 1810 LT 3724 1850 LT 4107 1850 LT 4114 1810 LT ST
(4) 3731 1810 WT pop 0 originOffset 37 add RSS
4114 1810 MT 4114 1810 LT 4121 1769 LT 4504 1769 LT 4511 1810 LT ST
4114 1810 MT 4114 1810 LT 4121 1850 LT 4504 1850 LT 4511 1810 LT ST
(5) 4128 1810 WT pop 0 originOffset 37 add RSS
4511 1810 MT 4511 1810 LT 4518 1769 LT 4901 1769 LT 4908 1810 LT ST
4511 1810 MT 4511 1810 LT 4518 1850 LT 4901 1850 LT 4908 1810 LT ST
(6) 4525 1810 WT pop 0 originOffset 37 add RSS
4908 1810 MT 4908 1810 LT 4915 1769 LT 5298 1769 LT 5305 1810 LT ST
4908 1810 MT 4908 1810 LT 4915 1850 LT 5298 1850 LT 5305 1810 LT ST
(7) 4922 1810 WT pop 0 originOffset 37 add RSS
5305 1810 MT 5305 1810 LT 5312 1769 LT 5695 1769 LT 5702 1810 LT ST
5305 1810 MT 5305 1810 LT 5312 1850 LT 5695 1850 LT 5702 1810 LT ST
(0) 5319 1810 WT pop 0 originOffset 37 add RSS
5702 1810 MT 5702 1810 LT 5709 1769 LT 6092 1769 LT 6099 1810 LT ST
5702 1810 MT 5702 1810 LT 5709 1850 LT 6092 1850 LT 6099 1810 LT ST
(1) 5716 1810 WT pop 0 originOffset 37 add RSS
6099 1810 MT 6099 1810 LT 6106 1769 LT 6297 1769 LT ST
6099 1810 MT 6099 1810 LT 6106 1850 LT 6297 1850 LT ST
(2) 6113 1810 WT pop 0 originOffset 37 add RSS
3320 1913 MT 3320 1913 LT 3710 1913 LT 3717 1954 LT ST
3320 1994 MT 3320 1994 LT 3710 1994 LT 3717 1954 LT ST
(3) 3334 1954 WT pop 0 originOffset 37 add RSS
3717 1954 MT 3717 1954 LT 3724 1913 LT 4107 1913 LT 4114 1954 LT ST
3717 1954 MT 3717 1954 LT 3724 1994 LT 4107 1994 LT 4114 1954 LT ST
(4) 3731 1954 WT pop 0 originOffset 37 add RSS
4114 1954 MT 4114 1954 LT 4121 1913 LT 4504 1913 LT 4511 1954 LT ST
4114 1954 MT 4114 1954 LT 4121 1994 LT 4504 1994 LT 4511 1954 LT ST
(5) 4128 1954 WT pop 0 originOffset 37 add RSS
4511 1954 MT 4511 1954 LT 4518 1913 LT 4901 1913 LT 4908 1954 LT ST
4511 1954 MT 4511 1954 LT 4518 1994 LT 4901 1994 LT 4908 1954 LT ST
(6) 4525 1954 WT pop 0 originOffset 37 add RSS
4908 1954 MT 4908 1954 LT 4915 1913 LT 5298 1913 LT 5305 1954 LT ST
4908 1954 MT 4908 1954 LT 4915 1994 LT 5298 1994 LT 5305 1954 LT ST
(7) 4922 1954 WT pop 0 originOffset 37 add RSS
5305 1954 MT 5305 1954 LT 5312 1913 LT 5695 1913 LT 5702 1954 LT ST
5305 1954 MT 5305 1954 LT 5312 1994 LT 5695 1994 LT 5702 1954 LT ST
(0) 5319 1954 WT pop 0 originOffset 37 add RSS
5702 1954 MT 5702 1954 LT 5709 1913 LT 6092 1913 LT 6099 1954 LT ST
5702 1954 MT 5702 1954 LT 5709 1994 LT 6092 1994 LT 6099 1954 LT ST
(1) 5716 1954 WT pop 0 originOffset 37 add RSS
6099 1954 MT 6099 1954 LT 6106 1913 LT 6297 1913 LT ST
6099 1954 MT 6099 1954 LT 6106 1994 LT 6297 1994 LT ST
(2) 6113 1954 WT pop 0 originOffset 37 add RSS
3320 2057 MT 3320 2057 LT 3710 2057 LT 3717 2098 LT ST
3320 2138 MT 3320 2138 LT 3710 2138 LT 3717 2098 LT ST
(2) 3334 2098 WT pop 0 originOffset 37 add RSS
3717 2098 MT 3717 2098 LT 3724 2057 LT 4107 2057 LT 4114 2098 LT ST
3717 2098 MT 3717 2098 LT 3724 2138 LT 4107 2138 LT 4114 2098 LT ST
(3) 3731 2098 WT pop 0 originOffset 37 add RSS
4114 2098 MT 4114 2098 LT 4121 2057 LT 4504 2057 LT 4511 2098 LT ST
4114 2098 MT 4114 2098 LT 4121 2138 LT 4504 2138 LT 4511 2098 LT ST
(4) 4128 2098 WT pop 0 originOffset 37 add RSS
4511 2098 MT 4511 2098 LT 4518 2057 LT 4901 2057 LT 4908 2098 LT ST
4511 2098 MT 4511 2098 LT 4518 2138 LT 4901 2138 LT 4908 2098 LT ST
(5) 4525 2098 WT pop 0 originOffset 37 add RSS
4908 2098 MT 4908 2098 LT 4915 2057 LT 5298 2057 LT 5305 2098 LT ST
4908 2098 MT 4908 2098 LT 4915 2138 LT 5298 2138 LT 5305 2098 LT ST
(6) 4922 2098 WT pop 0 originOffset 37 add RSS
5305 2098 MT 5305 2098 LT 5312 2057 LT 5695 2057 LT 5702 2098 LT ST
5305 2098 MT 5305 2098 LT 5312 2138 LT 5695 2138 LT 5702 2098 LT ST
(7) 5319 2098 WT pop 0 originOffset 37 add RSS
5702 2098 MT 5702 2098 LT 5709 2057 LT 6092 2057 LT 6099 2098 LT ST
5702 2098 MT 5702 2098 LT 5709 2138 LT 6092 2138 LT 6099 2098 LT ST
(0) 5716 2098 WT pop 0 originOffset 37 add RSS
6099 2098 MT 6099 2098 LT 6106 2057 LT 6297 2057 LT ST
6099 2098 MT 6099 2098 LT 6106 2138 LT 6297 2138 LT ST
(1) 6113 2098 WT pop 0 originOffset 37 add RSS
3320 2201 MT 3320 2201 LT 6297 2201 LT ST
3320 2282 MT 3320 2282 LT 6297 2282 LT ST
(03) 3334 2242 WT pop 0 originOffset 37 add RSS
3320 2386 MT 6297 2386 LS
3320 2570 MT 6297 2570 LS
3320 2714 MT 6297 2714 LS
3320 2777 MT 3320 2777 LT 6297 2777 LT ST
3320 2858 MT 3320 2858 LT 6297 2858 LT ST
(01) 3334 2818 WT pop 0 originOffset 37 add RSS
3320 2921 MT 3320 2921 LT 6297 2921 LT ST
3320 3002 MT 3320 3002 LT 6297 3002 LT ST
(00) 3334 2962 WT pop 0 originOffset 37 add RSS
3320 3106 MT 6297 3106 LS
3320 3250 MT 6297 3250 LS
3320 3434 MT 6297 3434 LS
3320 3578 MT 6297 3578 LS
3320 3641 MT 3320 3641 LT 6297 3641 LT ST
3320 3722 MT 3320 3722 LT 6297 3722 LT ST
(01) 3334 3682 WT pop 0 originOffset 37 add RSS
3320 3785 MT 3320 3785 LT 6297 3785 LT ST
3320 3866 MT 3320 3866 LT 6297 3866 LT ST
(00) 3334 3826 WT pop 0 originOffset 37 add RSS
3320 3970 MT 6297 3970 LS
3320 4114 MT 6297 4114 LS
3320 4298 MT 6297 4298 LS
3320 4442 MT 6297 4442 LS
% draw timeline
3359 4533 MT 3359 4570 LS
3399 4533 MT 3399 4570 LS
3439 4533 MT 3439 4570 LS
3478 4533 MT 3478 4570 LS
3558 4533 MT 3558 4570 LS
3597 4533 MT 3597 4570 LS
3637 4533 MT 3637 4570 LS
3677 4533 MT 3677 4570 LS
3717 4533 MT 3717 4570 LS
3756 4533 MT 3756 4570 LS
3796 4533 MT 3796 4570 LS
3836 4533 MT 3836 4570 LS
3875 4533 MT 3875 4570 LS
3518 4506 MT 3518 4570 LS
3955 4533 MT 3955 4570 LS
3994 4533 MT 3994 4570 LS
4034 4533 MT 4034 4570 LS
4074 4533 MT 4074 4570 LS
4114 4533 MT 4114 4570 LS
4153 4533 MT 4153 4570 LS
4193 4533 MT 4193 4570 LS
4233 4533 MT 4233 4570 LS
4272 4533 MT 4272 4570 LS
3915 4506 MT 3915 4570 LS
(240) 3915 4649 WT TS RSS
4352 4533 MT 4352 4570 LS
4391 4533 MT 4391 4570 LS
4431 4533 MT 4431 4570 LS
4471 4533 MT 4471 4570 LS
4511 4533 MT 4511 4570 LS
4550 4533 MT 4550 4570 LS
4590 4533 MT 4590 4570 LS
4630 4533 MT 4630 4570 LS
4669 4533 MT 4669 4570 LS
4312 4506 MT 4312 4570 LS
4749 4533 MT 4749 4570 LS
4788 4533 MT 4788 4570 LS
4828 4533 MT 4828 4570 LS
4868 4533 MT 4868 4570 LS
4908 4533 MT 4908 4570 LS
4947 4533 MT 4947 4570 LS
4987 4533 MT 4987 4570 LS
5027 4533 MT 5027 4570 LS
5066 4533 MT 5066 4570 LS
4709 4506 MT 4709 4570 LS
(260) 4709 4649 WT TS RSS
5146 4533 MT 5146 4570 LS
5185 4533 MT 5185 4570 LS
5225 4533 MT 5225 4570 LS
5265 4533 MT 5265 4570 LS
5305 4533 MT 5305 4570 LS
5344 4533 MT 5344 4570 LS
5384 4533 MT 5384 4570 LS
5424 4533 MT 5424 4570 LS
5463 4533 MT 5463 4570 LS
5106 4506 MT 5106 4570 LS
5543 4533 MT 5543 4570 LS
5582 4533 MT 5582 4570 LS
5622 4533 MT 5622 4570 LS
5662 4533 MT 5662 4570 LS
5702 4533 MT 5702 4570 LS
5741 4533 MT 5741 4570 LS
5781 4533 MT 5781 4570 LS
5821 4533 MT 5821 4570 LS
5860 4533 MT 5860 4570 LS
5503 4506 MT 5503 4570 LS
(280) 5503 4649 WT TS RSS
5940 4533 MT 5940 4570 LS
5979 4533 MT 5979 4570 LS
6019 4533 MT 6019 4570 LS
6059 4533 MT 6059 4570 LS
6099 4533 MT 6099 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6257 4533 MT 6257 4570 LS
5900 4506 MT 5900 4570 LS
6337 4533 MT 6337 4570 LS
6376 4533 MT 6376 4570 LS
6416 4533 MT 6416 4570 LS
6456 4533 MT 6456 4570 LS
6496 4533 MT 6496 4570 LS
6535 4533 MT 6535 4570 LS
6575 4533 MT 6575 4570 LS
6615 4533 MT 6615 4570 LS
6654 4533 MT 6654 4570 LS
6297 4506 MT 6297 4570 LS
(300) 6297 4649 WT TS RSS
% draw grid
3518 300 MT 3518 4506 LS
3915 300 MT 3915 4506 LS
4312 300 MT 4312 4506 LS
4709 300 MT 4709 4506 LS
5106 300 MT 5106 4506 LS
5503 300 MT 5503 4506 LS
5900 300 MT 5900 4506 LS
6297 300 MT 6297 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) 3283 409 WT TSE RSS
3511 300 MT 3525 300 LS
3908 300 MT 3922 300 LS
4305 300 MT 4319 300 LS
4702 300 MT 4716 300 LS
5099 300 MT 5113 300 LS
5496 300 MT 5510 300 LS
5893 300 MT 5907 300 LS
6290 300 MT 6304 300 LS
3320 329 MT 3320 329 LT 6297 329 LT ST
3320 410 MT 3320 410 LT 6297 410 LT ST
(00000020) 3334 370 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) 3283 553 WT TSE RSS
3511 444 MT 3525 444 LS
3908 444 MT 3922 444 LS
4305 444 MT 4319 444 LS
4702 444 MT 4716 444 LS
5099 444 MT 5113 444 LS
5496 444 MT 5510 444 LS
5893 444 MT 5907 444 LS
6290 444 MT 6304 444 LS
3320 473 MT 3320 473 LT 6297 473 LT ST
3320 554 MT 3320 554 LT 6297 554 LT ST
(00000005) 3334 514 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) 3283 697 WT TSE RSS
3511 588 MT 3525 588 LS
3908 588 MT 3922 588 LS
4305 588 MT 4319 588 LS
4702 588 MT 4716 588 LS
5099 588 MT 5113 588 LS
5496 588 MT 5510 588 LS
5893 588 MT 5907 588 LS
6290 588 MT 6304 588 LS
3320 698 MT 3320 618 LS
3320 618 MT 3518 618 LS
3518 618 MT 3518 698 LS
3518 698 MT 3717 698 LS
3717 698 MT 3717 618 LS
3717 618 MT 3915 618 LS
3915 618 MT 3915 698 LS
3915 698 MT 4114 698 LS
4114 698 MT 4114 618 LS
4114 618 MT 4312 618 LS
4312 618 MT 4312 698 LS
4312 698 MT 4511 698 LS
4511 698 MT 4511 618 LS
4511 618 MT 4709 618 LS
4709 618 MT 4709 698 LS
4709 698 MT 4908 698 LS
4908 698 MT 4908 618 LS
4908 618 MT 5106 618 LS
5106 618 MT 5106 698 LS
5106 698 MT 5305 698 LS
5305 698 MT 5305 618 LS
5305 618 MT 5503 618 LS
5503 618 MT 5503 698 LS
5503 698 MT 5702 698 LS
5702 698 MT 5702 618 LS
5702 618 MT 5900 618 LS
5900 618 MT 5900 698 LS
5900 698 MT 6099 698 LS
6099 698 MT 6099 618 LS
6099 618 MT 6297 618 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) 3283 841 WT TSE RSS
3511 732 MT 3525 732 LS
3908 732 MT 3922 732 LS
4305 732 MT 4319 732 LS
4702 732 MT 4716 732 LS
5099 732 MT 5113 732 LS
5496 732 MT 5510 732 LS
5893 732 MT 5907 732 LS
6290 732 MT 6304 732 LS
3320 842 MT 6297 842 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) 3283 985 WT TSE RSS
3511 876 MT 3525 876 LS
3908 876 MT 3922 876 LS
4305 876 MT 4319 876 LS
4702 876 MT 4716 876 LS
5099 876 MT 5113 876 LS
5496 876 MT 5510 876 LS
5893 876 MT 5907 876 LS
6290 876 MT 6304 876 LS
3320 906 MT 6297 906 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) 3283 1129 WT TSE RSS
3511 1020 MT 3525 1020 LS
3908 1020 MT 3922 1020 LS
4305 1020 MT 4319 1020 LS
4702 1020 MT 4716 1020 LS
5099 1020 MT 5113 1020 LS
5496 1020 MT 5510 1020 LS
5893 1020 MT 5907 1020 LS
6290 1020 MT 6304 1020 LS
3320 1130 MT 6297 1130 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) 3283 1273 WT TSE RSS
3511 1164 MT 3525 1164 LS
3908 1164 MT 3922 1164 LS
4305 1164 MT 4319 1164 LS
4702 1164 MT 4716 1164 LS
5099 1164 MT 5113 1164 LS
5496 1164 MT 5510 1164 LS
5893 1164 MT 5907 1164 LS
6290 1164 MT 6304 1164 LS
3320 1193 MT 3320 1193 LT 6297 1193 LT ST
3320 1274 MT 3320 1274 LT 6297 1274 LT ST
(03) 3334 1234 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) 3283 1417 WT TSE RSS
3511 1308 MT 3525 1308 LS
3908 1308 MT 3922 1308 LS
4305 1308 MT 4319 1308 LS
4702 1308 MT 4716 1308 LS
5099 1308 MT 5113 1308 LS
5496 1308 MT 5510 1308 LS
5893 1308 MT 5907 1308 LS
6290 1308 MT 6304 1308 LS
3320 1378 MT 6297 1378 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) 3283 1561 WT TSE RSS
3511 1452 MT 3525 1452 LS
3908 1452 MT 3922 1452 LS
4305 1452 MT 4319 1452 LS
4702 1452 MT 4716 1452 LS
5099 1452 MT 5113 1452 LS
5496 1452 MT 5510 1452 LS
5893 1452 MT 5907 1452 LS
6290 1452 MT 6304 1452 LS
3320 1562 MT 6297 1562 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) 3283 1705 WT TSE RSS
3511 1596 MT 3525 1596 LS
3908 1596 MT 3922 1596 LS
4305 1596 MT 4319 1596 LS
4702 1596 MT 4716 1596 LS
5099 1596 MT 5113 1596 LS
5496 1596 MT 5510 1596 LS
5893 1596 MT 5907 1596 LS
6290 1596 MT 6304 1596 LS
3320 1666 MT 6297 1666 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) 3283 1849 WT TSE RSS
3511 1740 MT 3525 1740 LS
3908 1740 MT 3922 1740 LS
4305 1740 MT 4319 1740 LS
4702 1740 MT 4716 1740 LS
5099 1740 MT 5113 1740 LS
5496 1740 MT 5510 1740 LS
5893 1740 MT 5907 1740 LS
6290 1740 MT 6304 1740 LS
3320 1769 MT 3320 1769 LT 3710 1769 LT 3717 1810 LT ST
3320 1850 MT 3320 1850 LT 3710 1850 LT 3717 1810 LT ST
(3) 3334 1810 WT pop 0 originOffset 37 add RSS
3717 1810 MT 3717 1810 LT 3724 1769 LT 4107 1769 LT 4114 1810 LT ST
3717 1810 MT 3717 1810 LT 3724 1850 LT 4107 1850 LT 4114 1810 LT ST
(4) 3731 1810 WT pop 0 originOffset 37 add RSS
4114 1810 MT 4114 1810 LT 4121 1769 LT 4504 1769 LT 4511 1810 LT ST
4114 1810 MT 4114 1810 LT 4121 1850 LT 4504 1850 LT 4511 1810 LT ST
(5) 4128 1810 WT pop 0 originOffset 37 add RSS
4511 1810 MT 4511 1810 LT 4518 1769 LT 4901 1769 LT 4908 1810 LT ST
4511 1810 MT 4511 1810 LT 4518 1850 LT 4901 1850 LT 4908 1810 LT ST
(6) 4525 1810 WT pop 0 originOffset 37 add RSS
4908 1810 MT 4908 1810 LT 4915 1769 LT 5298 1769 LT 5305 1810 LT ST
4908 1810 MT 4908 1810 LT 4915 1850 LT 5298 1850 LT 5305 1810 LT ST
(7) 4922 1810 WT pop 0 originOffset 37 add RSS
5305 1810 MT 5305 1810 LT 5312 1769 LT 5695 1769 LT 5702 1810 LT ST
5305 1810 MT 5305 1810 LT 5312 1850 LT 5695 1850 LT 5702 1810 LT ST
(0) 5319 1810 WT pop 0 originOffset 37 add RSS
5702 1810 MT 5702 1810 LT 5709 1769 LT 6092 1769 LT 6099 1810 LT ST
5702 1810 MT 5702 1810 LT 5709 1850 LT 6092 1850 LT 6099 1810 LT ST
(1) 5716 1810 WT pop 0 originOffset 37 add RSS
6099 1810 MT 6099 1810 LT 6106 1769 LT 6297 1769 LT ST
6099 1810 MT 6099 1810 LT 6106 1850 LT 6297 1850 LT ST
(2) 6113 1810 WT pop 0 originOffset 37 add RSS
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) 3283 1993 WT TSE RSS
3511 1884 MT 3525 1884 LS
3908 1884 MT 3922 1884 LS
4305 1884 MT 4319 1884 LS
4702 1884 MT 4716 1884 LS
5099 1884 MT 5113 1884 LS
5496 1884 MT 5510 1884 LS
5893 1884 MT 5907 1884 LS
6290 1884 MT 6304 1884 LS
3320 1913 MT 3320 1913 LT 3710 1913 LT 3717 1954 LT ST
3320 1994 MT 3320 1994 LT 3710 1994 LT 3717 1954 LT ST
(3) 3334 1954 WT pop 0 originOffset 37 add RSS
3717 1954 MT 3717 1954 LT 3724 1913 LT 4107 1913 LT 4114 1954 LT ST
3717 1954 MT 3717 1954 LT 3724 1994 LT 4107 1994 LT 4114 1954 LT ST
(4) 3731 1954 WT pop 0 originOffset 37 add RSS
4114 1954 MT 4114 1954 LT 4121 1913 LT 4504 1913 LT 4511 1954 LT ST
4114 1954 MT 4114 1954 LT 4121 1994 LT 4504 1994 LT 4511 1954 LT ST
(5) 4128 1954 WT pop 0 originOffset 37 add RSS
4511 1954 MT 4511 1954 LT 4518 1913 LT 4901 1913 LT 4908 1954 LT ST
4511 1954 MT 4511 1954 LT 4518 1994 LT 4901 1994 LT 4908 1954 LT ST
(6) 4525 1954 WT pop 0 originOffset 37 add RSS
4908 1954 MT 4908 1954 LT 4915 1913 LT 5298 1913 LT 5305 1954 LT ST
4908 1954 MT 4908 1954 LT 4915 1994 LT 5298 1994 LT 5305 1954 LT ST
(7) 4922 1954 WT pop 0 originOffset 37 add RSS
5305 1954 MT 5305 1954 LT 5312 1913 LT 5695 1913 LT 5702 1954 LT ST
5305 1954 MT 5305 1954 LT 5312 1994 LT 5695 1994 LT 5702 1954 LT ST
(0) 5319 1954 WT pop 0 originOffset 37 add RSS
5702 1954 MT 5702 1954 LT 5709 1913 LT 6092 1913 LT 6099 1954 LT ST
5702 1954 MT 5702 1954 LT 5709 1994 LT 6092 1994 LT 6099 1954 LT ST
(1) 5716 1954 WT pop 0 originOffset 37 add RSS
6099 1954 MT 6099 1954 LT 6106 1913 LT 6297 1913 LT ST
6099 1954 MT 6099 1954 LT 6106 1994 LT 6297 1994 LT ST
(2) 6113 1954 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) 3283 2137 WT TSE RSS
3511 2028 MT 3525 2028 LS
3908 2028 MT 3922 2028 LS
4305 2028 MT 4319 2028 LS
4702 2028 MT 4716 2028 LS
5099 2028 MT 5113 2028 LS
5496 2028 MT 5510 2028 LS
5893 2028 MT 5907 2028 LS
6290 2028 MT 6304 2028 LS
3320 2057 MT 3320 2057 LT 3710 2057 LT 3717 2098 LT ST
3320 2138 MT 3320 2138 LT 3710 2138 LT 3717 2098 LT ST
(2) 3334 2098 WT pop 0 originOffset 37 add RSS
3717 2098 MT 3717 2098 LT 3724 2057 LT 4107 2057 LT 4114 2098 LT ST
3717 2098 MT 3717 2098 LT 3724 2138 LT 4107 2138 LT 4114 2098 LT ST
(3) 3731 2098 WT pop 0 originOffset 37 add RSS
4114 2098 MT 4114 2098 LT 4121 2057 LT 4504 2057 LT 4511 2098 LT ST
4114 2098 MT 4114 2098 LT 4121 2138 LT 4504 2138 LT 4511 2098 LT ST
(4) 4128 2098 WT pop 0 originOffset 37 add RSS
4511 2098 MT 4511 2098 LT 4518 2057 LT 4901 2057 LT 4908 2098 LT ST
4511 2098 MT 4511 2098 LT 4518 2138 LT 4901 2138 LT 4908 2098 LT ST
(5) 4525 2098 WT pop 0 originOffset 37 add RSS
4908 2098 MT 4908 2098 LT 4915 2057 LT 5298 2057 LT 5305 2098 LT ST
4908 2098 MT 4908 2098 LT 4915 2138 LT 5298 2138 LT 5305 2098 LT ST
(6) 4922 2098 WT pop 0 originOffset 37 add RSS
5305 2098 MT 5305 2098 LT 5312 2057 LT 5695 2057 LT 5702 2098 LT ST
5305 2098 MT 5305 2098 LT 5312 2138 LT 5695 2138 LT 5702 2098 LT ST
(7) 5319 2098 WT pop 0 originOffset 37 add RSS
5702 2098 MT 5702 2098 LT 5709 2057 LT 6092 2057 LT 6099 2098 LT ST
5702 2098 MT 5702 2098 LT 5709 2138 LT 6092 2138 LT 6099 2098 LT ST
(0) 5716 2098 WT pop 0 originOffset 37 add RSS
6099 2098 MT 6099 2098 LT 6106 2057 LT 6297 2057 LT ST
6099 2098 MT 6099 2098 LT 6106 2138 LT 6297 2138 LT ST
(1) 6113 2098 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) 3283 2281 WT TSE RSS
3511 2172 MT 3525 2172 LS
3908 2172 MT 3922 2172 LS
4305 2172 MT 4319 2172 LS
4702 2172 MT 4716 2172 LS
5099 2172 MT 5113 2172 LS
5496 2172 MT 5510 2172 LS
5893 2172 MT 5907 2172 LS
6290 2172 MT 6304 2172 LS
3320 2201 MT 3320 2201 LT 6297 2201 LT ST
3320 2282 MT 3320 2282 LT 6297 2282 LT ST
(03) 3334 2242 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) 3283 2425 WT TSE RSS
3511 2316 MT 3525 2316 LS
3908 2316 MT 3922 2316 LS
4305 2316 MT 4319 2316 LS
4702 2316 MT 4716 2316 LS
5099 2316 MT 5113 2316 LS
5496 2316 MT 5510 2316 LS
5893 2316 MT 5907 2316 LS
6290 2316 MT 6304 2316 LS
3320 2386 MT 6297 2386 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) 3283 2569 WT TSE RSS
3511 2460 MT 3525 2460 LS
3908 2460 MT 3922 2460 LS
4305 2460 MT 4319 2460 LS
4702 2460 MT 4716 2460 LS
5099 2460 MT 5113 2460 LS
5496 2460 MT 5510 2460 LS
5893 2460 MT 5907 2460 LS
6290 2460 MT 6304 2460 LS
3320 2570 MT 6297 2570 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) 3283 2713 WT TSE RSS
3511 2604 MT 3525 2604 LS
3908 2604 MT 3922 2604 LS
4305 2604 MT 4319 2604 LS
4702 2604 MT 4716 2604 LS
5099 2604 MT 5113 2604 LS
5496 2604 MT 5510 2604 LS
5893 2604 MT 5907 2604 LS
6290 2604 MT 6304 2604 LS
3320 2714 MT 6297 2714 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) 3283 2857 WT TSE RSS
3511 2748 MT 3525 2748 LS
3908 2748 MT 3922 2748 LS
4305 2748 MT 4319 2748 LS
4702 2748 MT 4716 2748 LS
5099 2748 MT 5113 2748 LS
5496 2748 MT 5510 2748 LS
5893 2748 MT 5907 2748 LS
6290 2748 MT 6304 2748 LS
3320 2777 MT 3320 2777 LT 6297 2777 LT ST
3320 2858 MT 3320 2858 LT 6297 2858 LT ST
(01) 3334 2818 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) 3283 3001 WT TSE RSS
3511 2892 MT 3525 2892 LS
3908 2892 MT 3922 2892 LS
4305 2892 MT 4319 2892 LS
4702 2892 MT 4716 2892 LS
5099 2892 MT 5113 2892 LS
5496 2892 MT 5510 2892 LS
5893 2892 MT 5907 2892 LS
6290 2892 MT 6304 2892 LS
3320 2921 MT 3320 2921 LT 6297 2921 LT ST
3320 3002 MT 3320 3002 LT 6297 3002 LT ST
(00) 3334 2962 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) 3283 3145 WT TSE RSS
3511 3036 MT 3525 3036 LS
3908 3036 MT 3922 3036 LS
4305 3036 MT 4319 3036 LS
4702 3036 MT 4716 3036 LS
5099 3036 MT 5113 3036 LS
5496 3036 MT 5510 3036 LS
5893 3036 MT 5907 3036 LS
6290 3036 MT 6304 3036 LS
3320 3106 MT 6297 3106 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) 3283 3289 WT TSE RSS
3511 3180 MT 3525 3180 LS
3908 3180 MT 3922 3180 LS
4305 3180 MT 4319 3180 LS
4702 3180 MT 4716 3180 LS
5099 3180 MT 5113 3180 LS
5496 3180 MT 5510 3180 LS
5893 3180 MT 5907 3180 LS
6290 3180 MT 6304 3180 LS
3320 3250 MT 6297 3250 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) 3283 3433 WT TSE RSS
3511 3324 MT 3525 3324 LS
3908 3324 MT 3922 3324 LS
4305 3324 MT 4319 3324 LS
4702 3324 MT 4716 3324 LS
5099 3324 MT 5113 3324 LS
5496 3324 MT 5510 3324 LS
5893 3324 MT 5907 3324 LS
6290 3324 MT 6304 3324 LS
3320 3434 MT 6297 3434 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) 3283 3577 WT TSE RSS
3511 3468 MT 3525 3468 LS
3908 3468 MT 3922 3468 LS
4305 3468 MT 4319 3468 LS
4702 3468 MT 4716 3468 LS
5099 3468 MT 5113 3468 LS
5496 3468 MT 5510 3468 LS
5893 3468 MT 5907 3468 LS
6290 3468 MT 6304 3468 LS
3320 3578 MT 6297 3578 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) 3283 3721 WT TSE RSS
3511 3612 MT 3525 3612 LS
3908 3612 MT 3922 3612 LS
4305 3612 MT 4319 3612 LS
4702 3612 MT 4716 3612 LS
5099 3612 MT 5113 3612 LS
5496 3612 MT 5510 3612 LS
5893 3612 MT 5907 3612 LS
6290 3612 MT 6304 3612 LS
3320 3641 MT 3320 3641 LT 6297 3641 LT ST
3320 3722 MT 3320 3722 LT 6297 3722 LT ST
(01) 3334 3682 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) 3283 3865 WT TSE RSS
3511 3756 MT 3525 3756 LS
3908 3756 MT 3922 3756 LS
4305 3756 MT 4319 3756 LS
4702 3756 MT 4716 3756 LS
5099 3756 MT 5113 3756 LS
5496 3756 MT 5510 3756 LS
5893 3756 MT 5907 3756 LS
6290 3756 MT 6304 3756 LS
3320 3785 MT 3320 3785 LT 6297 3785 LT ST
3320 3866 MT 3320 3866 LT 6297 3866 LT ST
(00) 3334 3826 WT pop 0 originOffset 37 add RSS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) 3283 4009 WT TSE RSS
3511 3900 MT 3525 3900 LS
3908 3900 MT 3922 3900 LS
4305 3900 MT 4319 3900 LS
4702 3900 MT 4716 3900 LS
5099 3900 MT 5113 3900 LS
5496 3900 MT 5510 3900 LS
5893 3900 MT 5907 3900 LS
6290 3900 MT 6304 3900 LS
3320 3970 MT 6297 3970 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) 3283 4153 WT TSE RSS
3511 4044 MT 3525 4044 LS
3908 4044 MT 3922 4044 LS
4305 4044 MT 4319 4044 LS
4702 4044 MT 4716 4044 LS
5099 4044 MT 5113 4044 LS
5496 4044 MT 5510 4044 LS
5893 4044 MT 5907 4044 LS
6290 4044 MT 6304 4044 LS
3320 4114 MT 6297 4114 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) 3283 4297 WT TSE RSS
3511 4188 MT 3525 4188 LS
3908 4188 MT 3922 4188 LS
4305 4188 MT 4319 4188 LS
4702 4188 MT 4716 4188 LS
5099 4188 MT 5113 4188 LS
5496 4188 MT 5510 4188 LS
5893 4188 MT 5907 4188 LS
6290 4188 MT 6304 4188 LS
3320 4298 MT 6297 4298 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) 3283 4441 WT TSE RSS
3511 4332 MT 3525 4332 LS
3908 4332 MT 3922 4332 LS
4305 4332 MT 4319 4332 LS
4702 4332 MT 4716 4332 LS
5099 4332 MT 5113 4332 LS
5496 4332 MT 5510 4332 LS
5893 4332 MT 5907 4332 LS
6290 4332 MT 6304 4332 LS
3320 4442 MT 6297 4442 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:25:01 EDT 2004   Row: 4 Page: 7) 300 4799 WT TSW RSS
grestore
showpage
%%Page: 8 8
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3320 def/REdge 5699 def/LabelWidth 3283 def
/Helvetica findfont [74 0 0 -74 0 0] makefont setfont
/originOffset currentfont /FontBBox get 1 get currentfont /FontMatrix get 3 get mul neg def
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/aw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/clk) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rst) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/supv) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/wb_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/flushpipe) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_read) MLW
(...0_cpu/or1200_cpu/or1200_rf_top/current_thread_read_out) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/current_thread_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataw2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/id_freeze) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addra2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/addrb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rda2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/rdb2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/dataa2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/datab2_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we_8) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_1) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_2) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_3) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_4) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_5) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_6) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_7) MLW
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/we2_8) MLW
% draw waveform shading
[] 0 SD
2.995 setlinewidth
0 setlinejoin
0 setlinecap
0 0 0 CL
3320 410 MT 6297 410 LS
3320 514 MT 6297 514 LS
3320 658 MT 6297 658 LS
3320 802 MT 6297 802 LS
3320 946 MT 6297 946 LS
3320 1090 MT 6297 1090 LS
3320 1234 MT 6297 1234 LS
3320 1378 MT 6297 1378 LS
% draw timeline
3359 4533 MT 3359 4570 LS
3399 4533 MT 3399 4570 LS
3439 4533 MT 3439 4570 LS
3478 4533 MT 3478 4570 LS
3558 4533 MT 3558 4570 LS
3597 4533 MT 3597 4570 LS
3637 4533 MT 3637 4570 LS
3677 4533 MT 3677 4570 LS
3717 4533 MT 3717 4570 LS
3756 4533 MT 3756 4570 LS
3796 4533 MT 3796 4570 LS
3836 4533 MT 3836 4570 LS
3875 4533 MT 3875 4570 LS
3518 4506 MT 3518 4570 LS
3955 4533 MT 3955 4570 LS
3994 4533 MT 3994 4570 LS
4034 4533 MT 4034 4570 LS
4074 4533 MT 4074 4570 LS
4114 4533 MT 4114 4570 LS
4153 4533 MT 4153 4570 LS
4193 4533 MT 4193 4570 LS
4233 4533 MT 4233 4570 LS
4272 4533 MT 4272 4570 LS
3915 4506 MT 3915 4570 LS
(240) 3915 4649 WT TS RSS
4352 4533 MT 4352 4570 LS
4391 4533 MT 4391 4570 LS
4431 4533 MT 4431 4570 LS
4471 4533 MT 4471 4570 LS
4511 4533 MT 4511 4570 LS
4550 4533 MT 4550 4570 LS
4590 4533 MT 4590 4570 LS
4630 4533 MT 4630 4570 LS
4669 4533 MT 4669 4570 LS
4312 4506 MT 4312 4570 LS
4749 4533 MT 4749 4570 LS
4788 4533 MT 4788 4570 LS
4828 4533 MT 4828 4570 LS
4868 4533 MT 4868 4570 LS
4908 4533 MT 4908 4570 LS
4947 4533 MT 4947 4570 LS
4987 4533 MT 4987 4570 LS
5027 4533 MT 5027 4570 LS
5066 4533 MT 5066 4570 LS
4709 4506 MT 4709 4570 LS
(260) 4709 4649 WT TS RSS
5146 4533 MT 5146 4570 LS
5185 4533 MT 5185 4570 LS
5225 4533 MT 5225 4570 LS
5265 4533 MT 5265 4570 LS
5305 4533 MT 5305 4570 LS
5344 4533 MT 5344 4570 LS
5384 4533 MT 5384 4570 LS
5424 4533 MT 5424 4570 LS
5463 4533 MT 5463 4570 LS
5106 4506 MT 5106 4570 LS
5543 4533 MT 5543 4570 LS
5582 4533 MT 5582 4570 LS
5622 4533 MT 5622 4570 LS
5662 4533 MT 5662 4570 LS
5702 4533 MT 5702 4570 LS
5741 4533 MT 5741 4570 LS
5781 4533 MT 5781 4570 LS
5821 4533 MT 5821 4570 LS
5860 4533 MT 5860 4570 LS
5503 4506 MT 5503 4570 LS
(280) 5503 4649 WT TS RSS
5940 4533 MT 5940 4570 LS
5979 4533 MT 5979 4570 LS
6019 4533 MT 6019 4570 LS
6059 4533 MT 6059 4570 LS
6099 4533 MT 6099 4570 LS
6138 4533 MT 6138 4570 LS
6178 4533 MT 6178 4570 LS
6218 4533 MT 6218 4570 LS
6257 4533 MT 6257 4570 LS
5900 4506 MT 5900 4570 LS
6337 4533 MT 6337 4570 LS
6376 4533 MT 6376 4570 LS
6416 4533 MT 6416 4570 LS
6456 4533 MT 6456 4570 LS
6496 4533 MT 6496 4570 LS
6535 4533 MT 6535 4570 LS
6575 4533 MT 6575 4570 LS
6615 4533 MT 6615 4570 LS
6654 4533 MT 6654 4570 LS
6297 4506 MT 6297 4570 LS
(300) 6297 4649 WT TS RSS
% draw grid
3518 300 MT 3518 4506 LS
3915 300 MT 3915 4506 LS
4312 300 MT 4312 4506 LS
4709 300 MT 4709 4506 LS
5106 300 MT 5106 4506 LS
5503 300 MT 5503 4506 LS
5900 300 MT 5900 4506 LS
6297 300 MT 6297 4506 LS
% draw waveforms
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_cs) 3283 409 WT TSE RSS
3511 300 MT 3525 300 LS
3908 300 MT 3922 300 LS
4305 300 MT 4319 300 LS
4702 300 MT 4716 300 LS
5099 300 MT 5113 300 LS
5496 300 MT 5510 300 LS
5893 300 MT 5907 300 LS
6290 300 MT 6304 300 LS
3320 410 MT 6297 410 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_write) 3283 553 WT TSE RSS
3511 444 MT 3525 444 LS
3908 444 MT 3922 444 LS
4305 444 MT 4319 444 LS
4702 444 MT 4716 444 LS
5099 444 MT 5113 444 LS
5496 444 MT 5510 444 LS
5893 444 MT 5907 444 LS
6290 444 MT 6304 444 LS
3320 514 MT 6297 514 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_addr) 3283 697 WT TSE RSS
3511 588 MT 3525 588 LS
3908 588 MT 3922 588 LS
4305 588 MT 4319 588 LS
4702 588 MT 4716 588 LS
5099 588 MT 5113 588 LS
5496 588 MT 5510 588 LS
5893 588 MT 5907 588 LS
6290 588 MT 6304 588 LS
3320 658 MT 6297 658 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_i) 3283 841 WT TSE RSS
3511 732 MT 3525 732 LS
3908 732 MT 3922 732 LS
4305 732 MT 4319 732 LS
4702 732 MT 4716 732 LS
5099 732 MT 5113 732 LS
5496 732 MT 5510 732 LS
5893 732 MT 5907 732 LS
6290 732 MT 6304 732 LS
3320 802 MT 6297 802 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o) 3283 985 WT TSE RSS
3511 876 MT 3525 876 LS
3908 876 MT 3922 876 LS
4305 876 MT 4319 876 LS
4702 876 MT 4716 876 LS
5099 876 MT 5113 876 LS
5496 876 MT 5510 876 LS
5893 876 MT 5907 876 LS
6290 876 MT 6304 876 LS
3320 946 MT 6297 946 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_1) 3283 1129 WT TSE RSS
3511 1020 MT 3525 1020 LS
3908 1020 MT 3922 1020 LS
4305 1020 MT 4319 1020 LS
4702 1020 MT 4716 1020 LS
5099 1020 MT 5113 1020 LS
5496 1020 MT 5510 1020 LS
5893 1020 MT 5907 1020 LS
6290 1020 MT 6304 1020 LS
3320 1090 MT 6297 1090 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_2) 3283 1273 WT TSE RSS
3511 1164 MT 3525 1164 LS
3908 1164 MT 3922 1164 LS
4305 1164 MT 4319 1164 LS
4702 1164 MT 4716 1164 LS
5099 1164 MT 5113 1164 LS
5496 1164 MT 5510 1164 LS
5893 1164 MT 5907 1164 LS
6290 1164 MT 6304 1164 LS
3320 1234 MT 6297 1234 LS
(/tb_or1200_cpu/or1200_cpu/or1200_rf_top/spr_dat_o_3) 3283 1417 WT TSE RSS
3511 1308 MT 3525 1308 LS
3908 1308 MT 3922 1308 LS
4305 1308 MT 4319 1308 LS
4702 1308 MT 4716 1308 LS
5099 1308 MT 5113 1308 LS
5496 1308 MT 5510 1308 LS
5893 1308 MT 5907 1308 LS
6290 1308 MT 6304 1308 LS
3320 1378 MT 6297 1378 LS
% draw footer
(Entity:tb_or1200_cpu  Architecture:  Date: Sat Aug 14 01:25:01 EDT 2004   Row: 4 Page: 8) 300 4799 WT TSW RSS
grestore
showpage
%%EOF
