add r0, r1, r2
mvn r3, r0, lsl 1
eor r3, r3, 1
