 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : bitonic_sort
Version: P-2019.03-SP1-1
Date   : Mon Dec 29 09:54:07 2025
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: data_in[43]
              (input port clocked by clk)
  Endpoint: SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/H_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  bitonic_sort       G1000K                fsa0m_a_generic_core_ss1p62v125c
  CAS_16_1_0_00000001_5
                     enG5K                 fsa0m_a_t33_generic_io_ff1p98vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.5000     0.5000
  input external delay                                  1.0000     1.5000 r
  data_in[43] (in)                                      0.0009     1.5009 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/data_in[11] (bitonic_block_DATA_WIDTH16_ORDER0_POLARITY1_SIGNED0_PIPE_REG1_1)
                                                        0.0000     1.5009 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/data_in[11] (bitonic_node_DATA_WIDTH16_ORDER0_POLARITY1_SIGNED0_PIPE_REG1_INDEX1_1)
                                                        0.0000     1.5009 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/A[11] (CAS_16_1_0_00000001_5)
                                                        0.0000     1.5009 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U57/O (INV1S)
                                                        0.1149     1.6159 f
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U72/O (ND2)
                                                        0.1229     1.7387 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U79/O (AN2)
                                                        0.1267     1.8654 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U80/O (MOAI1S)
                                                        0.2337     2.0991 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U83/O (OAI22S)
                                                        0.0783     2.1774 f
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U87/O (MOAI1S)
                                                        0.2755     2.4529 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U7/O (OA22)
                                                        0.2587     2.7116 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U6/O (BUF1CK)
                                                        0.1057     2.8173 r
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U3/O (INV1S)
                                                        0.6512     3.4685 f
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/U13/O (MOAI1S)
                                                        0.4387     3.9072 f
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/H_reg[0]/D (QDFFN)
                                                        0.0000     3.9072 f
  data arrival time                                                3.9072

  clock clk (rise edge)                                10.0000    10.0000
  clock network delay (ideal)                           0.5000    10.5000
  clock uncertainty                                    -0.1000    10.4000
  SORT_STAGE[0].BLOCK[1].bitonic_block_inst/BLOCK_STAGE[0].NODE[0].bitonic_node_inst/COMP[0].comp_inst/H_reg[0]/CK (QDFFN)
                                                        0.0000    10.4000 r
  library setup time                                   -0.0789    10.3211
  data required time                                              10.3211
  --------------------------------------------------------------------------
  data required time                                              10.3211
  data arrival time                                               -3.9072
  --------------------------------------------------------------------------
  slack (MET)                                                      6.4140


1
