// Seed: 1617489129
module module_0 (
    output tri id_0,
    input tri id_1,
    input uwire id_2,
    input tri1 id_3
    , id_27,
    output wor id_4,
    output supply0 id_5,
    output wand id_6
    , id_28,
    output wire id_7,
    input supply1 id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri0 id_11,
    output uwire id_12,
    input uwire id_13,
    input tri1 id_14,
    input tri1 id_15,
    output uwire id_16,
    input wand id_17,
    input wand id_18,
    output tri id_19,
    input wand id_20,
    input tri1 id_21,
    input tri1 id_22,
    input wor id_23,
    output supply1 id_24,
    output tri1 id_25
);
  wire id_29;
  assign id_25 = -1;
  assign id_27 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1
    , id_16, id_17,
    output supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    input uwire id_11,
    input supply1 id_12,
    output wor id_13,
    input supply0 id_14
);
  for (id_18 = -1; id_5; id_18 = id_7) begin : LABEL_0
    wire id_19;
  end
  wire id_20;
  ;
  assign id_8 = -1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_5,
      id_1,
      id_8,
      id_2,
      id_9,
      id_5,
      id_3,
      id_9,
      id_7,
      id_13,
      id_6,
      id_4,
      id_10,
      id_8,
      id_7,
      id_11,
      id_8,
      id_14,
      id_3,
      id_10,
      id_12,
      id_0,
      id_9
  );
  assign modCall_1.id_8 = 0;
  initial id_16 <= id_16;
endmodule
