#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 29 16:32:01 2018
# Process ID: 2840
# Current directory: C:/Users/user/Desktop/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log VGAController.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGAController.tcl
# Log file: C:/Users/user/Desktop/project_3/project_3.runs/synth_1/VGAController.vds
# Journal file: C:/Users/user/Desktop/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGAController.tcl -notrace
Command: synth_design -top VGAController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 356.984 ; gain = 98.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGAController' [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/VGAController.vhd:13]
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/ClockDivider.vhd:4' bound to instance 'Component1' of component 'ClockDivider' [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/VGAController.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/ClockDivider.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/ClockDivider.vhd:10]
INFO: [Synth 8-3491] module 'Sync' declared at 'C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/Sync.vhd:6' bound to instance 'Component2' of component 'Sync' [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/VGAController.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Sync' [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/Sync.vhd:15]
WARNING: [Synth 8-5640] Port 'widthpaddle' is missing in component declaration [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/Sync.vhd:47]
INFO: [Synth 8-3491] module 'BallController' declared at 'C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/Ball_Controller.vhd:6' bound to instance 'ballControl' of component 'BallController' [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/Sync.vhd:60]
ERROR: [Synth 8-3493] module 'ballcontroller' declared at 'C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/Ball_Controller.vhd:6' does not have matching formal port for component port 'widthpad' [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/Sync.vhd:60]
ERROR: [Synth 8-285] failed synthesizing module 'Sync' [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/Sync.vhd:15]
ERROR: [Synth 8-285] failed synthesizing module 'VGAController' [C:/Users/user/Desktop/project_3/project_3.srcs/sources_1/new/VGAController.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.977 ; gain = 153.563
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Dec 29 16:32:11 2018...
