// Seed: 1883752464
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5
);
  assign id_0.id_2 = -1;
  assign module_2.id_4 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input uwire id_2,
    input wand id_3
);
  wire id_5;
  always id_0 = id_3;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1  = 32'd40,
    parameter id_11 = 32'd82,
    parameter id_18 = 32'd55,
    parameter id_8  = 32'd73,
    parameter id_9  = 32'd48
) (
    output wire id_0,
    input uwire _id_1,
    input tri0 id_2,
    output logic id_3,
    output wor id_4,
    input tri id_5["" : -1],
    input wand id_6,
    input tri1 id_7[id_8  ==  1 : ""],
    input tri1 _id_8
    , id_15 = 1,
    input uwire _id_9,
    input tri0 id_10,
    input uwire _id_11,
    output uwire id_12,
    input supply1 id_13
);
  wire id_16, id_17;
  always id_3 <= id_8;
  wire _id_18;
  always id_15 <= -1;
  wire [id_11  ?  id_9 : id_1 : id_18] id_19, id_20, id_21, id_22;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_10,
      id_2,
      id_10,
      id_7
  );
endmodule
