{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554719145689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554719145694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 06:25:45 2019 " "Processing started: Mon Apr 08 06:25:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554719145694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554719145694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g90_lab2 -c g90_lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g90_lab2 -c g90_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554719145694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554719146363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554719146363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_lab1-behavioral " "Found design unit 1: g90_lab1-behavioral" {  } { { "g90_lab1.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_lab1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554719168978 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_lab1 " "Found entity 1: g90_lab1" {  } { { "g90_lab1.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_lab1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554719168978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554719168978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_lab2-behaviour " "Found design unit 1: g90_lab2-behaviour" {  } { { "g90_lab2.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_lab2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554719168988 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_lab2 " "Found entity 1: g90_lab2" {  } { { "g90_lab2.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_lab2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554719168988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554719168988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_clock_divider-behaviour " "Found design unit 1: g90_clock_divider-behaviour" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554719168997 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_clock_divider " "Found entity 1: g90_clock_divider" {  } { { "g90_clock_divider.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554719168997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554719168997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g90_stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g90_stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g90_stopwatch-behaviour " "Found design unit 1: g90_stopwatch-behaviour" {  } { { "g90_stopwatch.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554719169003 ""} { "Info" "ISGN_ENTITY_NAME" "1 g90_stopwatch " "Found entity 1: g90_stopwatch" {  } { { "g90_stopwatch.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554719169003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554719169003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g90_stopwatch " "Elaborating entity \"g90_stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554719169052 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_clock g90_stopwatch.vhd(99) " "VHDL Process Statement warning at g90_stopwatch.vhd(99): signal \"enable_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g90_stopwatch.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554719169053 "|g90_stopwatch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_clock g90_stopwatch.vhd(85) " "VHDL Process Statement warning at g90_stopwatch.vhd(85): inferring latch(es) for signal or variable \"reset_clock\", which holds its previous value in one or more paths through the process" {  } { { "g90_stopwatch.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1554719169054 "|g90_stopwatch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_clock g90_stopwatch.vhd(85) " "VHDL Process Statement warning at g90_stopwatch.vhd(85): inferring latch(es) for signal or variable \"enable_clock\", which holds its previous value in one or more paths through the process" {  } { { "g90_stopwatch.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1554719169054 "|g90_stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_clock g90_stopwatch.vhd(85) " "Inferred latch for \"enable_clock\" at g90_stopwatch.vhd(85)" {  } { { "g90_stopwatch.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554719169058 "|g90_stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_clock g90_stopwatch.vhd(85) " "Inferred latch for \"reset_clock\" at g90_stopwatch.vhd(85)" {  } { { "g90_stopwatch.vhd" "" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554719169058 "|g90_stopwatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g90_clock_divider g90_clock_divider:Clock_Divider_0 " "Elaborating entity \"g90_clock_divider\" for hierarchy \"g90_clock_divider:Clock_Divider_0\"" {  } { { "g90_stopwatch.vhd" "Clock_Divider_0" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554719169072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g90_lab2 g90_lab2:Counter_0 " "Elaborating entity \"g90_lab2\" for hierarchy \"g90_lab2:Counter_0\"" {  } { { "g90_stopwatch.vhd" "Counter_0" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554719169081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g90_lab1 g90_lab1:decoder_0 " "Elaborating entity \"g90_lab1\" for hierarchy \"g90_lab1:decoder_0\"" {  } { { "g90_stopwatch.vhd" "decoder_0" { Text "C:/Users/dingm/OneDrive - McGill University/Winter 2019/ECSE 222/Labs/L2/g90_stopwatch.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554719169092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554719169748 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554719170188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554719170188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554719170303 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554719170303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554719170303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554719170303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554719170329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 06:26:10 2019 " "Processing ended: Mon Apr 08 06:26:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554719170329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554719170329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554719170329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554719170329 ""}
