// Seed: 2321002759
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  id_3(
      .id_0(1),
      .id_1(id_4),
      .id_2(id_4),
      .id_3(id_4),
      .id_4(id_1),
      .id_5(id_1),
      .id_6(1),
      .id_7(id_4),
      .id_8(1'b0),
      .id_9(id_4),
      .id_10(),
      .id_11(id_4),
      .id_12(1'h0),
      .id_13(id_2),
      .id_14(0),
      .id_15(1'b0 - id_5),
      .id_16(1),
      .id_17(),
      .id_18(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_13;
  id_25(
      .id_0(1'h0), .id_1(id_3[(1) : 1])
  );
  assign id_19 = id_15[(1)];
  wire id_26 = 1;
  module_0 modCall_1 (
      id_23,
      id_11
  );
  assign id_21   = id_3;
  assign id_4[1] = (id_26);
  wire id_27;
  wire id_28;
endmodule
