<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd" xd:vendor="xilinx.com" xd:library="RTLKernel" xd:name="networklayer" xd:version="1.0">
    <xd:component xd:vendor="xilinx.com" xd:library="RTLKernel" xd:name="networklayer" xd:version="1.0" xd:type="accelerator">
        <xd:busInterface xd:name="ap_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ap_clk" xd:resetRef="ap_rst_n"/>
        <xd:busInterface xd:name="ap_rst_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:clockPort="ap_clk" xd:library="signal" xd:port="ap_rst_n" xd:clockRef="ap_clk" xd:activeLevel="low"/>
        <xd:busInterface xd:name="M_AXIS_nl2eth" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="true" xd:clockRef="ap_clk"/>
        <xd:busInterface xd:name="M_AXIS_nl2sk" xd:busTypeRef="axis" xd:mode="master" xd:direction="out" xd:hasTlast="true" xd:clockRef="ap_clk"/>
        <xd:busInterface xd:name="S_AXIS_eth2nl" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="ap_clk"/>
        <xd:busInterface xd:name="S_AXIS_sk2nl" xd:busTypeRef="axis" xd:mode="slave" xd:direction="in" xd:hasTlast="true" xd:clockRef="ap_clk"/>
        <xd:busInterface xd:name="S_AXIL_nl" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="ap_clk" xd:resetRef="ap_rst_n"/>
    </xd:component>
</xd:repository>
