5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd task2.3.vcd -o task2.3.cdd -v task2.3.v
3 0 $root $root NA 0 0
3 0 main main task2.3.v 1 39
2 1 6 1000c 2 3b 2100a 0 0 1 0 2 delay_for_a
2 2 7 1000c 2 3b 2000a 0 0 1 0 2 delay_for_a
2 3 8 1000c 1 3b 20002 0 0 1 0 2 delay_for_a
2 4 9 1000c 0 3b 20002 0 0 1 0 2 delay_for_a
2 5 13 50008 1 0 20004 0 0 1 1 0
2 6 13 10001 0 1 400 0 0 a
2 7 13 10008 1 37 1006 5 6
2 8 14 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 9 14 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 10 14 10002 2 2c 2000a 8 9 32 0 aa aa aa aa aa aa aa aa
2 11 15 50008 1 0 20008 0 0 1 1 1
2 12 15 10001 0 1 400 0 0 a
2 13 15 10008 1 37 a 11 12
2 14 16 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 15 16 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 16 16 10002 2 2c 2000a 14 15 32 0 aa aa aa aa aa aa aa aa
2 17 17 50008 1 0 20004 0 0 1 1 0
2 18 17 10001 0 1 400 0 0 a
2 19 17 10008 1 37 6 17 18
2 20 18 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 21 18 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 22 18 10002 2 2c 2000a 20 21 32 0 aa aa aa aa aa aa aa aa
2 23 19 50008 1 0 20004 0 0 1 1 0
2 24 19 10001 0 1 400 0 0 a
2 25 19 10008 1 37 6 23 24
2 26 20 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 27 20 20002 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 28 20 10002 2 2c 2000a 26 27 32 0 aa aa aa aa aa aa aa aa
2 29 21 50008 1 0 20008 0 0 1 1 1
2 30 21 10001 0 1 400 0 0 a
2 31 21 10008 1 37 a 29 30
1 a 0 3 30004 1 16 1102
4 4 0 0
4 3 4 0
4 2 3 0
4 1 2 0
4 31 0 0
4 28 31 0
4 25 28 28
4 22 25 0
4 19 22 22
4 16 19 0
4 13 16 16
4 10 13 0
4 7 10 10
3 3 main.delay_for_a main.delay_for_a task2.3.v 31 37
2 32 34 c000c 5 1 c 0 0 a
2 33 34 4000a 0 2a 20000 0 0 1 0 2
2 34 34 4000c 8 27 3100a 32 33 1 0 2
4 34 0 0
