#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa740e1d520 .scope module, "im_tb" "im_tb" 2 3;
 .timescale -9 -9;
P_0x7fa740e1cf00 .param/l "CLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v0x7fa740e34f70_0 .var "clk", 0 0;
v0x7fa740e35020_0 .var/i "counter", 31 0;
v0x7fa740e350c0_0 .var "rst", 0 0;
S_0x7fa740e1f3b0 .scope module, "taylor" "taylor" 2 41, 3 5 0, S_0x7fa740e1d520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x7fa741963008 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa740e34770_0 .net/2u *"_ivl_4", 9 0, L_0x7fa741963008;  1 drivers
v0x7fa740e34800_0 .net "aluControlOp", 3 0, v0x7fa740e250b0_0;  1 drivers
v0x7fa740e348c0_0 .net "aluOp", 1 0, v0x7fa740e33960_0;  1 drivers
v0x7fa740e349b0_0 .net "clk", 0 0, v0x7fa740e34f70_0;  1 drivers
v0x7fa740e34a40_0 .net "funct", 5 0, L_0x7fa740e35270;  1 drivers
v0x7fa740e34b10_0 .var "inst", 31 0;
v0x7fa740e34ba0_0 .net "nextInst", 31 0, L_0x7fa740e356b0;  1 drivers
v0x7fa740e34c60_0 .net "nextPc", 9 0, L_0x7fa740e35390;  1 drivers
v0x7fa740e34d00_0 .net "opcode", 5 0, L_0x7fa740e35190;  1 drivers
v0x7fa740e34e40_0 .var "pc", 9 0;
v0x7fa740e34ed0_0 .net "rst", 0 0, v0x7fa740e350c0_0;  1 drivers
E_0x7fa740e1cea0 .event posedge, v0x7fa740e349b0_0;
L_0x7fa740e35190 .part v0x7fa740e34b10_0, 26, 6;
L_0x7fa740e35270 .part v0x7fa740e34b10_0, 0, 6;
L_0x7fa740e35390 .arith/sum 10, v0x7fa740e34e40_0, L_0x7fa741963008;
S_0x7fa740e20b60 .scope module, "aluControlUnit" "aluControl" 3 49, 4 2 0, S_0x7fa740e1f3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "aluControlOp";
P_0x7fa740e256a0 .param/l "ADD" 0 4 23, C4<0010>;
P_0x7fa740e256e0 .param/l "AND" 0 4 21, C4<0000>;
P_0x7fa740e25720 .param/l "BRANCH" 0 4 11, C4<01>;
P_0x7fa740e25760 .param/l "ITYPE" 0 4 10, C4<00>;
P_0x7fa740e257a0 .param/l "OR" 0 4 22, C4<0001>;
P_0x7fa740e257e0 .param/l "RTYPE" 0 4 9, C4<10>;
P_0x7fa740e25820 .param/l "SLT" 0 4 25, C4<0111>;
P_0x7fa740e25860 .param/l "SUB" 0 4 24, C4<0110>;
P_0x7fa740e258a0 .param/l "r_add" 0 4 14, C4<100000>;
P_0x7fa740e258e0 .param/l "r_and" 0 4 16, C4<100100>;
P_0x7fa740e25920 .param/l "r_or" 0 4 17, C4<100101>;
P_0x7fa740e25960 .param/l "r_slt" 0 4 18, C4<101010>;
P_0x7fa740e259a0 .param/l "r_sub" 0 4 15, C4<100010>;
v0x7fa740e250b0_0 .var "aluControlOp", 3 0;
v0x7fa740e330f0_0 .net "aluOp", 1 0, v0x7fa740e33960_0;  alias, 1 drivers
v0x7fa740e331a0_0 .net "funct", 5 0, L_0x7fa740e35270;  alias, 1 drivers
E_0x7fa740e1d0b0 .event edge, v0x7fa740e330f0_0;
S_0x7fa740e332b0 .scope module, "controller" "control" 3 43, 5 1 0, S_0x7fa740e1f3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "regDest";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "memRead";
    .port_info 5 /OUTPUT 1 "memToReg";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "regWrite";
    .port_info 8 /OUTPUT 2 "aluOp";
    .port_info 9 /OUTPUT 1 "aluSrc";
P_0x7fa740e33480 .param/l "ADDI" 0 5 18, C4<001000>;
P_0x7fa740e334c0 .param/l "BEQ" 0 5 19, C4<000100>;
P_0x7fa740e33500 .param/l "BNE" 0 5 20, C4<000101>;
P_0x7fa740e33540 .param/l "JUMP" 0 5 24, C4<000010>;
P_0x7fa740e33580 .param/l "LW" 0 5 21, C4<100011>;
P_0x7fa740e335c0 .param/l "RTYPE" 0 5 15, C4<000000>;
v0x7fa740e33960_0 .var "aluOp", 1 0;
v0x7fa740e33a10_0 .var "aluSrc", 0 0;
v0x7fa740e33aa0_0 .var "branch", 0 0;
v0x7fa740e33b50_0 .var "jump", 0 0;
v0x7fa740e33bf0_0 .var "memRead", 0 0;
v0x7fa740e33cd0_0 .var "memToReg", 0 0;
v0x7fa740e33d70_0 .var "memWrite", 0 0;
v0x7fa740e33e10_0 .net "opcode", 5 0, L_0x7fa740e35190;  alias, 1 drivers
v0x7fa740e33ec0_0 .var "regDest", 0 0;
v0x7fa740e33fd0_0 .var "regWrite", 0 0;
E_0x7fa740e33910 .event edge, v0x7fa740e33e10_0;
S_0x7fa740e34150 .scope module, "fetchBlock" "fetch" 3 37, 6 2 0, S_0x7fa740e1f3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "pc";
    .port_info 1 /OUTPUT 32 "inst";
L_0x7fa740e356b0 .functor BUFZ 32, L_0x7fa740e354d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa740e342f0_0 .net *"_ivl_0", 31 0, L_0x7fa740e354d0;  1 drivers
v0x7fa740e34390_0 .net *"_ivl_2", 11 0, L_0x7fa740e35570;  1 drivers
L_0x7fa741963050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa740e34440_0 .net *"_ivl_5", 1 0, L_0x7fa741963050;  1 drivers
v0x7fa740e34500_0 .net "inst", 31 0, L_0x7fa740e356b0;  alias, 1 drivers
v0x7fa740e345b0_0 .net "pc", 9 0, v0x7fa740e34e40_0;  1 drivers
v0x7fa740e346a0 .array "rom", 1023 0, 31 0;
L_0x7fa740e354d0 .array/port v0x7fa740e346a0, L_0x7fa740e35570;
L_0x7fa740e35570 .concat [ 10 2 0 0], v0x7fa740e34e40_0, L_0x7fa741963050;
    .scope S_0x7fa740e34150;
T_0 ;
    %pushi/vec4 537919489, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa740e346a0, 4, 0;
    %pushi/vec4 19548192, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa740e346a0, 4, 0;
    %pushi/vec4 537919494, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa740e346a0, 4, 0;
    %pushi/vec4 19548194, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa740e346a0, 4, 0;
    %pushi/vec4 287965226, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa740e346a0, 4, 0;
    %pushi/vec4 19548194, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa740e346a0, 4, 0;
    %pushi/vec4 287965227, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa740e346a0, 4, 0;
    %pushi/vec4 2349465600, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa740e346a0, 4, 0;
    %pushi/vec4 2349465600, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa740e346a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fa740e332b0;
T_1 ;
    %wait E_0x7fa740e33910;
    %load/vec4 v0x7fa740e33e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33a10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa740e33960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33aa0_0, 0, 1;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa740e33960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33aa0_0, 0, 1;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33a10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa740e33960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33aa0_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33a10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa740e33960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33aa0_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa740e33960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33aa0_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa740e33960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa740e33b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e33aa0_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa740e20b60;
T_2 ;
    %wait E_0x7fa740e1d0b0;
    %load/vec4 v0x7fa740e330f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fa740e250b0_0, 0;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fa740e331a0_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %load/vec4 v0x7fa740e331a0_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_2.8, 9;
T_2.7 ; End of true expr.
    %load/vec4 v0x7fa740e331a0_0;
    %cmpi/e 36, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_2.9, 10;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.10, 10;
T_2.9 ; End of true expr.
    %load/vec4 v0x7fa740e331a0_0;
    %cmpi/e 37, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_2.11, 11;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.12, 11;
T_2.11 ; End of true expr.
    %load/vec4 v0x7fa740e331a0_0;
    %cmpi/e 42, 0, 6;
    %flag_mov 12, 4;
    %jmp/0 T_2.13, 12;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.14, 12;
T_2.13 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_2.14, 12;
 ; End of false expr.
    %blend;
T_2.14;
    %jmp/0 T_2.12, 11;
 ; End of false expr.
    %blend;
T_2.12;
    %jmp/0 T_2.10, 10;
 ; End of false expr.
    %blend;
T_2.10;
    %jmp/0 T_2.8, 9;
 ; End of false expr.
    %blend;
T_2.8;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %assign/vec4 v0x7fa740e250b0_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fa740e250b0_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fa740e250b0_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa740e1f3b0;
T_3 ;
    %wait E_0x7fa740e1cea0;
    %load/vec4 v0x7fa740e34ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fa740e34e40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 3 61 "$display", "[%0d]: Instruction %h, PC %0d", $time, v0x7fa740e34ba0_0, v0x7fa740e34e40_0 {0 0 0};
    %load/vec4 v0x7fa740e34ba0_0;
    %assign/vec4 v0x7fa740e34b10_0, 0;
    %load/vec4 v0x7fa740e34c60_0;
    %assign/vec4 v0x7fa740e34e40_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa740e1d520;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa740e35020_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fa740e1d520;
T_5 ;
    %vpi_call 2 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa740e1d520 {0 0 0};
    %vpi_call 2 15 "$display", "im testing.\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e350c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa740e34f70_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fa740e34e40_0, 0, 10;
    %end;
    .thread T_5;
    .scope S_0x7fa740e1d520;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x7fa740e34f70_0;
    %inv;
    %assign/vec4 v0x7fa740e34f70_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa740e1d520;
T_7 ;
    %wait E_0x7fa740e1cea0;
    %load/vec4 v0x7fa740e35020_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz  T_7.0, 5;
    %load/vec4 v0x7fa740e35020_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fa740e35020_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 36 "$display", "taylor fetching stopped." {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "im_tb.v";
    "taylor.v";
    "aluControl.v";
    "control.v";
    "fetch.v";
