{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 10:37:51 2015 " "Info: Processing started: Sat Mar 14 10:37:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-primeira " "Info (12022): Found design unit 1: cronometro-primeira" {  } { { "Cronometro.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/Cronometro.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Info (12023): Found entity 1: cronometro" {  } { { "Cronometro.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/Cronometro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info (12022): Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info (12023): Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info (12022): Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/lpm_counter1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info (12023): Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file divisor_frequencia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frequencia " "Info (12023): Found entity 1: Divisor_Frequencia" {  } { { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divisor_Frequencia " "Info (12127): Elaborating entity \"Divisor_Frequencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:inst " "Info (12128): Elaborating entity \"cronometro\" for hierarchy \"cronometro:inst\"" {  } { { "Divisor_Frequencia.bdf" "inst" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 96 320 488 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst2 " "Info (12128): Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst2\"" {  } { { "Divisor_Frequencia.bdf" "inst2" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 168 88 232 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component " "Info (12128): Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "LPM_COUNTER_component" { Text "E:/ViniciusRamon/Digital/Exercicio_5/lpm_counter1.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component " "Info (12130): Elaborated megafunction instantiation \"lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/lpm_counter1.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component " "Info (12133): Instantiated megafunction \"lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info (12134): Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info (12134): Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info (12134): Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Info (12134): Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter1.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/lpm_counter1.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqh " "Info (12023): Found entity 1: cntr_sqh" {  } { { "db/cntr_sqh.tdf" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/db/cntr_sqh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sqh lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated " "Info (12128): Elaborating entity \"cntr_sqh\" for hierarchy \"lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Info (21057): Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info (21058): Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info (21059): Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Info (21061): Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "309 " "Info: Peak virtual memory: 309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 10:37:54 2015 " "Info: Processing ended: Sat Mar 14 10:37:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 10:37:55 2015 " "Info: Processing started: Sat Mar 14 10:37:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cronometro EP4CE115F29C7 " "Info (119006): Selected device EP4CE115F29C7 for design \"Cronometro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info (176445): Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info (176445): Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info (176445): Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info (176445): Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info (176445): Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info (176445): Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info (176445): Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info (176445): Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info (176445): Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 155 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 157 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 159 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 161 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 163 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 11 " "Critical Warning (169085): No exact pin location assignment(s) for 9 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info (169086): Pin LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[7] } } } { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 184 576 752 200 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 8 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info (169086): Pin LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[6] } } } { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 184 576 752 200 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 9 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info (169086): Pin LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[5] } } } { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 184 576 752 200 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 10 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info (169086): Pin LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[4] } } } { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 184 576 752 200 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 11 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info (169086): Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[3] } } } { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 184 576 752 200 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 12 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info (169086): Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[2] } } } { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 184 576 752 200 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 13 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info (169086): Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[1] } } } { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 184 576 752 200 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 14 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Info (169086): Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LED[0] } } } { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 184 576 752 200 "LED" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 15 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "50MHz " "Info (169086): Pin 50MHz not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { 50MHz } } } { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 192 -120 48 208 "50MHz" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 18 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cronometro.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Cronometro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "50MHz~input (placed in PIN J27 (CLK4, DIFFCLK_2p)) " "Info (176353): Automatically promoted node 50MHz~input (placed in PIN J27 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Divisor_Frequencia.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_5/Divisor_Frequencia.bdf" { { 192 -120 48 208 "50MHz" "" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 149 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (176353): Automatically promoted node lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_comb_bita23 " "Info (176357): Destination node lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_comb_bita23" {  } { { "db/cntr_sqh.tdf" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/db/cntr_sqh.tdf" 146 2 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 100 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_sqh.tdf" "" { Text "E:/ViniciusRamon/Digital/Exercicio_5/db/cntr_sqh.tdf" 151 17 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst2|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/ViniciusRamon/Digital/Exercicio_5/" { { 0 { 0 ""} 0 30 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Info (176211): Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info (176212): I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Warning (15706): Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[0\] " "Warning (15706): Node \"saida\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "saida\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[1\] " "Warning (15706): Node \"saida\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "saida\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[2\] " "Warning (15706): Node \"saida\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "saida\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[3\] " "Warning (15706): Node \"saida\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "saida\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[4\] " "Warning (15706): Node \"saida\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "saida\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[5\] " "Warning (15706): Node \"saida\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "saida\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[6\] " "Warning (15706): Node \"saida\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "saida\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[7\] " "Warning (15706): Node \"saida\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "saida\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y49 X115_Y60 " "Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y49 to location X115_Y60" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Info: Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 10:38:16 2015 " "Info: Processing ended: Sat Mar 14 10:38:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 10:38:17 2015 " "Info: Processing started: Sat Mar 14 10:38:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 10:38:17 2015 " "Info: Processing started: Sat Mar 14 10:38:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cronometro -c Cronometro " "Info: Command: quartus_sta Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Cronometro.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Cronometro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " "Info (332105): create_clock -period 1.000 -name lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 50MHz 50MHz " "Info (332105): create_clock -period 1.000 -name 50MHz 50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.146 " "Info (332146): Worst-case setup slack is -2.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.146       -33.432 50MHz  " "Info (332119):    -2.146       -33.432 50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.101       -14.309 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (332119):    -1.101       -14.309 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.161 " "Info (332146): Worst-case hold slack is -0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161        -0.161 50MHz  " "Info (332119):    -0.161        -0.161 50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (332119):     0.405         0.000 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -33.840 50MHz  " "Info (332119):    -3.000       -33.840 50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -21.845 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (332119):    -1.285       -21.845 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.804 " "Info (332146): Worst-case setup slack is -1.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.804       -27.300 50MHz  " "Info (332119):    -1.804       -27.300 50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879       -11.486 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (332119):    -0.879       -11.486 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.083 " "Info (332146): Worst-case hold slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083        -0.083 50MHz  " "Info (332119):    -0.083        -0.083 50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (332119):     0.356         0.000 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -33.840 50MHz  " "Info (332119):    -3.000       -33.840 50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -21.845 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (332119):    -1.285       -21.845 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -rise_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{50MHz\}\] -fall_to \[get_clocks \{50MHz\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.557 " "Info (332146): Worst-case setup slack is -0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557        -5.100 50MHz  " "Info (332119):    -0.557        -5.100 50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025        -0.025 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (332119):    -0.025        -0.025 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.228 " "Info (332146): Worst-case hold slack is -0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228        -0.228 50MHz  " "Info (332119):    -0.228        -0.228 50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (332119):     0.183         0.000 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -28.344 50MHz  " "Info (332119):    -3.000       -28.344 50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\]  " "Info (332119):    -1.000       -17.000 lpm_counter1:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_sqh:auto_generated\|counter_reg_bit\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Info: Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 10:38:23 2015 " "Info: Processing ended: Sat Mar 14 10:38:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Info: Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 10:38:26 2015 " "Info: Processing ended: Sat Mar 14 10:38:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 10:38:27 2015 " "Info: Processing started: Sat Mar 14 10:38:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Cronometro -c Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cronometro_7_1200mv_85c_slow.vho E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/ simulation " "Info (204019): Generated file Cronometro_7_1200mv_85c_slow.vho in folder \"E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cronometro_7_1200mv_0c_slow.vho E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/ simulation " "Info (204019): Generated file Cronometro_7_1200mv_0c_slow.vho in folder \"E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cronometro_min_1200mv_0c_fast.vho E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/ simulation " "Info (204019): Generated file Cronometro_min_1200mv_0c_fast.vho in folder \"E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cronometro.vho E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/ simulation " "Info (204019): Generated file Cronometro.vho in folder \"E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cronometro_7_1200mv_85c_vhd_slow.sdo E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/ simulation " "Info (204019): Generated file Cronometro_7_1200mv_85c_vhd_slow.sdo in folder \"E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cronometro_7_1200mv_0c_vhd_slow.sdo E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/ simulation " "Info (204019): Generated file Cronometro_7_1200mv_0c_vhd_slow.sdo in folder \"E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cronometro_min_1200mv_0c_vhd_fast.sdo E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/ simulation " "Info (204019): Generated file Cronometro_min_1200mv_0c_vhd_fast.sdo in folder \"E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Cronometro_vhd.sdo E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/ simulation " "Info (204019): Generated file Cronometro_vhd.sdo in folder \"E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 10:38:28 2015 " "Info: Processing ended: Sat Mar 14 10:38:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Info: Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 10:38:29 2015 " "Info: Processing started: Sat Mar 14 10:38:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/11.1sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Cronometro Cronometro " "Info: Command: quartus_sh -t c:/altera/11.1sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Cronometro Cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Cronometro Cronometro " "Info: Quartus(args): --block_on_gui Cronometro Cronometro" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: File Cronometro_run_msim_gate_vhdl.do already exists - backing up current file as Cronometro_run_msim_gate_vhdl.do.bak7" {  } {  } 0 0 "Warning: File Cronometro_run_msim_gate_vhdl.do already exists - backing up current file as Cronometro_run_msim_gate_vhdl.do.bak7" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/Cronometro_run_msim_gate_vhdl.do" {  } { { "E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/Cronometro_run_msim_gate_vhdl.do" "0" { Text "E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/Cronometro_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file E:/ViniciusRamon/Digital/Exercicio_5/simulation/modelsim/Cronometro_run_msim_gate_vhdl.do" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Reading C:/altera/11.1sp2/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/altera/11.1sp2/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # do Cronometro_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do Cronometro_run_msim_gate_vhdl.do " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Copying C:\\altera\\11.1sp2\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\altera\\11.1sp2\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\11.1sp2\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\altera\\11.1sp2\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # vcom -93 -work work \{Cronometro.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{Cronometro.vho\}" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Loading package cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_components" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling entity Divisor_Frequencia" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity Divisor_Frequencia" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # -- Compiling architecture structure of Divisor_Frequencia" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of Divisor_Frequencia" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 -1}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file E:/ViniciusRamon/Digital/Exercicio_5/Cronometro_nativelink_simulation.rpt" {  } { { "E:/ViniciusRamon/Digital/Exercicio_5/Cronometro_nativelink_simulation.rpt" "0" { Text "E:/ViniciusRamon/Digital/Exercicio_5/Cronometro_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file E:/ViniciusRamon/Digital/Exercicio_5/Cronometro_nativelink_simulation.rpt" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
