{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490741232475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490741232475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 19:47:12 2017 " "Processing started: Tue Mar 28 19:47:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490741232475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490741232475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sistema_comb -c Sistema_comb " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sistema_comb -c Sistema_comb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490741232475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1490741232935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_comb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema_comb-behavioral " "Found design unit 1: sistema_comb-behavioral" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490741233532 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema_comb " "Found entity 1: sistema_comb" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490741233532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490741233532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sistema_comb " "Elaborating entity \"Sistema_comb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490741233572 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA_00 Sistema_comb.vhd(27) " "VHDL Process Statement warning at Sistema_comb.vhd(27): inferring latch(es) for signal or variable \"o_DATA_00\", which holds its previous value in one or more paths through the process" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1490741233603 "|Sistema_comb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA_01 Sistema_comb.vhd(40) " "VHDL Process Statement warning at Sistema_comb.vhd(40): inferring latch(es) for signal or variable \"o_DATA_01\", which holds its previous value in one or more paths through the process" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1490741233603 "|Sistema_comb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA_02 Sistema_comb.vhd(53) " "VHDL Process Statement warning at Sistema_comb.vhd(53): inferring latch(es) for signal or variable \"o_DATA_02\", which holds its previous value in one or more paths through the process" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1490741233603 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_02\[0\] Sistema_comb.vhd(53) " "Inferred latch for \"o_DATA_02\[0\]\" at Sistema_comb.vhd(53)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233676 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_02\[1\] Sistema_comb.vhd(53) " "Inferred latch for \"o_DATA_02\[1\]\" at Sistema_comb.vhd(53)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233677 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_02\[2\] Sistema_comb.vhd(53) " "Inferred latch for \"o_DATA_02\[2\]\" at Sistema_comb.vhd(53)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233677 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_02\[3\] Sistema_comb.vhd(53) " "Inferred latch for \"o_DATA_02\[3\]\" at Sistema_comb.vhd(53)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233678 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_02\[4\] Sistema_comb.vhd(53) " "Inferred latch for \"o_DATA_02\[4\]\" at Sistema_comb.vhd(53)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233678 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_02\[5\] Sistema_comb.vhd(53) " "Inferred latch for \"o_DATA_02\[5\]\" at Sistema_comb.vhd(53)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233679 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_02\[6\] Sistema_comb.vhd(53) " "Inferred latch for \"o_DATA_02\[6\]\" at Sistema_comb.vhd(53)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233679 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_02\[7\] Sistema_comb.vhd(53) " "Inferred latch for \"o_DATA_02\[7\]\" at Sistema_comb.vhd(53)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233680 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_01\[0\] Sistema_comb.vhd(40) " "Inferred latch for \"o_DATA_01\[0\]\" at Sistema_comb.vhd(40)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233680 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_01\[1\] Sistema_comb.vhd(40) " "Inferred latch for \"o_DATA_01\[1\]\" at Sistema_comb.vhd(40)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233681 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_01\[2\] Sistema_comb.vhd(40) " "Inferred latch for \"o_DATA_01\[2\]\" at Sistema_comb.vhd(40)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233681 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_01\[3\] Sistema_comb.vhd(40) " "Inferred latch for \"o_DATA_01\[3\]\" at Sistema_comb.vhd(40)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233681 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_01\[4\] Sistema_comb.vhd(40) " "Inferred latch for \"o_DATA_01\[4\]\" at Sistema_comb.vhd(40)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233681 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_01\[5\] Sistema_comb.vhd(40) " "Inferred latch for \"o_DATA_01\[5\]\" at Sistema_comb.vhd(40)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233682 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_01\[6\] Sistema_comb.vhd(40) " "Inferred latch for \"o_DATA_01\[6\]\" at Sistema_comb.vhd(40)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233682 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_01\[7\] Sistema_comb.vhd(40) " "Inferred latch for \"o_DATA_01\[7\]\" at Sistema_comb.vhd(40)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233682 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_00\[0\] Sistema_comb.vhd(27) " "Inferred latch for \"o_DATA_00\[0\]\" at Sistema_comb.vhd(27)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233682 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_00\[1\] Sistema_comb.vhd(27) " "Inferred latch for \"o_DATA_00\[1\]\" at Sistema_comb.vhd(27)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233683 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_00\[2\] Sistema_comb.vhd(27) " "Inferred latch for \"o_DATA_00\[2\]\" at Sistema_comb.vhd(27)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233683 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_00\[3\] Sistema_comb.vhd(27) " "Inferred latch for \"o_DATA_00\[3\]\" at Sistema_comb.vhd(27)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233683 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_00\[4\] Sistema_comb.vhd(27) " "Inferred latch for \"o_DATA_00\[4\]\" at Sistema_comb.vhd(27)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233683 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_00\[5\] Sistema_comb.vhd(27) " "Inferred latch for \"o_DATA_00\[5\]\" at Sistema_comb.vhd(27)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233683 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_00\[6\] Sistema_comb.vhd(27) " "Inferred latch for \"o_DATA_00\[6\]\" at Sistema_comb.vhd(27)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233684 "|Sistema_comb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA_00\[7\] Sistema_comb.vhd(27) " "Inferred latch for \"o_DATA_00\[7\]\" at Sistema_comb.vhd(27)" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1490741233684 "|Sistema_comb"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA_00\[4\]\$latch " "Latch o_DATA_00\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SELABC1\[0\] " "Ports D and ENA on the latch are fed by the same signal i_SELABC1\[0\]" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490741234704 ""}  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490741234704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA_00\[5\]\$latch " "Latch o_DATA_00\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SELABC1\[1\] " "Ports D and ENA on the latch are fed by the same signal i_SELABC1\[1\]" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490741234704 ""}  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490741234704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA_00\[6\]\$latch " "Latch o_DATA_00\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SELABC1\[1\] " "Ports D and ENA on the latch are fed by the same signal i_SELABC1\[1\]" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490741234705 ""}  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490741234705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA_01\[0\]\$latch " "Latch o_DATA_01\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SELABC2\[0\] " "Ports D and ENA on the latch are fed by the same signal i_SELABC2\[0\]" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490741234705 ""}  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490741234705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA_01\[1\]\$latch " "Latch o_DATA_01\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SELABC2\[1\] " "Ports D and ENA on the latch are fed by the same signal i_SELABC2\[1\]" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490741234705 ""}  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490741234705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA_01\[2\]\$latch " "Latch o_DATA_01\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SELABC2\[1\] " "Ports D and ENA on the latch are fed by the same signal i_SELABC2\[1\]" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490741234706 ""}  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490741234706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA_02\[4\]\$latch " "Latch o_DATA_02\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SELABC3\[0\] " "Ports D and ENA on the latch are fed by the same signal i_SELABC3\[0\]" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490741234706 ""}  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490741234706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA_02\[5\]\$latch " "Latch o_DATA_02\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SELABC3\[0\] " "Ports D and ENA on the latch are fed by the same signal i_SELABC3\[0\]" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490741234707 ""}  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490741234707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_DATA_02\[6\]\$latch " "Latch o_DATA_02\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SELABC3\[2\] " "Ports D and ENA on the latch are fed by the same signal i_SELABC3\[2\]" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1490741234707 ""}  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1490741234707 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_00\[0\] VCC " "Pin \"o_DATA_00\[0\]\" is stuck at VCC" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_00[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_00\[1\] GND " "Pin \"o_DATA_00\[1\]\" is stuck at GND" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_00[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_00\[2\] VCC " "Pin \"o_DATA_00\[2\]\" is stuck at VCC" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_00[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_00\[3\] GND " "Pin \"o_DATA_00\[3\]\" is stuck at GND" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_00[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_00\[7\] VCC " "Pin \"o_DATA_00\[7\]\" is stuck at VCC" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_00[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_01\[3\] VCC " "Pin \"o_DATA_01\[3\]\" is stuck at VCC" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_01[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_01\[4\] VCC " "Pin \"o_DATA_01\[4\]\" is stuck at VCC" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_01[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_01\[5\] GND " "Pin \"o_DATA_01\[5\]\" is stuck at GND" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_01[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_01\[6\] VCC " "Pin \"o_DATA_01\[6\]\" is stuck at VCC" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_01[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_01\[7\] GND " "Pin \"o_DATA_01\[7\]\" is stuck at GND" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_01[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_02\[0\] GND " "Pin \"o_DATA_02\[0\]\" is stuck at GND" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_02[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_02\[1\] GND " "Pin \"o_DATA_02\[1\]\" is stuck at GND" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_02[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_02\[2\] GND " "Pin \"o_DATA_02\[2\]\" is stuck at GND" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_02[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_02\[3\] GND " "Pin \"o_DATA_02\[3\]\" is stuck at GND" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_02[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_DATA_02\[7\] GND " "Pin \"o_DATA_02\[7\]\" is stuck at GND" {  } { { "Sistema_comb.vhd" "" { Text "C:/altera/13.1/2017/Sistema_comb/Sistema_comb.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1490741234735 "|sistema_comb|o_DATA_02[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1490741234735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1490741234987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1490741235539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490741235539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1490741235646 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1490741235646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1490741235646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1490741235646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490741235705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 19:47:15 2017 " "Processing ended: Tue Mar 28 19:47:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490741235705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490741235705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490741235705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490741235705 ""}
