// Seed: 3980214009
module module_0 #(
    parameter id_6 = 32'd54
);
  wire id_1;
  wire id_2;
  logic [7:0] id_3, id_4, id_5;
  defparam id_6 = id_6;
  wire id_7;
  wire id_8;
  assign id_5[1] = id_2;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input wire id_2,
    input wire id_3,
    input supply1 id_4
);
  wire id_6, id_7;
  module_0 modCall_1 ();
  wire id_8;
  tri1 id_9;
  assign id_9 = 1'b0;
endmodule
module module_2 (
    input  logic   id_0,
    output logic   id_1,
    output supply1 id_2
);
  logic id_4;
  assign id_2 = 1;
  assign id_4 = 1;
  always id_1 = id_4;
  assign id_1 = 1'b0;
  id_5 :
  assert property (@(1) id_0) id_5 <= id_4;
  else id_4 <= 1;
  module_0 modCall_1 ();
endmodule
