Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 30 12:08:19 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (162)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (162)
--------------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.113        0.000                      0                 5064        0.070        0.000                      0                 5064        4.020        0.000                       0                  3276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.113        0.000                      0                 5064        0.070        0.000                      0                 5064        4.020        0.000                       0                  3276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 3.423ns (38.748%)  route 5.411ns (61.252%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y104        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=100, routed)         2.985     4.476    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.600 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.600    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.150 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.150    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.264    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.378    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.606    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.720    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.834    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.948 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.948    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.062 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.001     6.063    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.177    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.291 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.291    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.405 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.519    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.633    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.747    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.861    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.083 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.425     9.508    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X44Y95         LUT4 (Prop_lut4_I2_O)        0.299     9.807 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[16]_i_1/O
                         net (fo=1, routed)           0.000     9.807    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[16]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y95         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.807    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.830ns  (logic 3.423ns (38.767%)  route 5.407ns (61.233%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y104        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=100, routed)         2.985     4.476    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.600 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.600    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.150 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.150    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.264    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.378    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.606    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.720    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.834    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.948 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.948    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.062 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.001     6.063    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.177    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.291 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.291    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.405 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.519    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.633    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.747    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.861    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.083 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.421     9.504    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X44Y95         LUT4 (Prop_lut4_I2_O)        0.299     9.803 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     9.803    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X44Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y95         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.580ns (17.926%)  route 2.655ns (82.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X65Y104        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.833     3.262    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.823     4.208    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.670ns (21.599%)  route 2.432ns (78.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.895     3.386    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X91Y105        LUT2 (Prop_lut2_I1_O)        0.152     3.538 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_35/O
                         net (fo=1, routed)           0.537     4.075    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[5]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -5.676     5.213    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.213    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.212%)  route 2.605ns (81.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X65Y104        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.833     3.262    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X92Y106        LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.772     4.158    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.423ns (38.838%)  route 5.391ns (61.162%))
  Logic Levels:           19  (CARRY4=17 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y104        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=100, routed)         2.985     4.476    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I0_O)        0.124     4.600 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4/O
                         net (fo=1, routed)           0.000     4.600    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_i_4_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.150 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.150    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.264 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.264    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.378 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.378    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.492 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.492    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.606 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.606    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.720 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.720    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.834 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.834    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.948 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.948    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.062 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.001     6.063    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.177 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.177    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.291 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.291    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.405 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.519 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.519    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.633 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.633    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.747 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.747    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.861 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.861    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.083 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.405     9.488    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y95         LUT4 (Prop_lut4_I2_O)        0.299     9.787 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     9.787    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp[15]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y95         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y95         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.671ns (22.053%)  route 2.372ns (77.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.834     3.325    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X93Y105        LUT2 (Prop_lut2_I1_O)        0.153     3.478 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_37/O
                         net (fo=1, routed)           0.537     4.016    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[3]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -5.677     5.212    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.212    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.667ns (22.054%)  route 2.357ns (77.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.837     3.328    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X93Y105        LUT2 (Prop_lut2_I1_O)        0.149     3.477 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_34/O
                         net (fo=1, routed)           0.520     3.997    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[6]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -5.682     5.207    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.207    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.668ns (22.217%)  route 2.339ns (77.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.942     3.433    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X92Y105        LUT2 (Prop_lut2_I1_O)        0.150     3.583 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_36/O
                         net (fo=1, routed)           0.397     3.980    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[4]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -5.698     5.191    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.642ns (19.964%)  route 2.574ns (80.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          2.056     3.547    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X93Y104        LUT2 (Prop_lut2_I1_O)        0.124     3.671 r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_40/O
                         net (fo=1, routed)           0.518     4.189    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[0]
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X3Y42          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                  1.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/r_stage_reg[5]_srl5___urem_64s_17ns_16_68_seq_1_U5_fn1_urem_64s_17ns_16_68_seq_1_div_U_fn1_urem_64s_17ns_16_68_seq_1_div_u_0_r_stage_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/ap_clk
    SLICE_X35Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=28, routed)          0.068     0.619    bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X34Y73         SRL16E                                       r  bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/r_stage_reg[5]_srl5___urem_64s_17ns_16_68_seq_1_U5_fn1_urem_64s_17ns_16_68_seq_1_div_U_fn1_urem_64s_17ns_16_68_seq_1_div_u_0_r_stage_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/ap_clk
    SLICE_X34Y73         SRL16E                                       r  bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/r_stage_reg[5]_srl5___urem_64s_17ns_16_68_seq_1_U5_fn1_urem_64s_17ns_16_68_seq_1_div_U_fn1_urem_64s_17ns_16_68_seq_1_div_u_0_r_stage_reg_r_3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/urem_7ns_32ns_6_11_seq_1_U12/fn1_urem_7ns_32ns_6_11_seq_1_div_U/fn1_urem_7ns_32ns_6_11_seq_1_div_u_0/r_stage_reg[5]_srl5___urem_64s_17ns_16_68_seq_1_U5_fn1_urem_64s_17ns_16_68_seq_1_div_U_fn1_urem_64s_17ns_16_68_seq_1_div_u_0_r_stage_reg_r_3
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_9s_64_5_1_U8/fn1_mul_64s_9s_64_5_1_Multiplier_0_U/buff2_reg[2]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln21_reg_760_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_64s_9s_64_5_1_U8/fn1_mul_64s_9s_64_5_1_Multiplier_0_U/ap_clk
    SLICE_X59Y79         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_9s_64_5_1_U8/fn1_mul_64s_9s_64_5_1_Multiplier_0_U/buff2_reg[2]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_64s_9s_64_5_1_U8/fn1_mul_64s_9s_64_5_1_Multiplier_0_U/buff2_reg[2]__1/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/fn1_mul_64s_9s_64_5_1_Multiplier_0_U/buff2_reg__0[36]
    SLICE_X58Y79         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln21_reg_760_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y79         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln21_reg_760_reg[36]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/mul_ln21_reg_760_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_16s_64s_64_5_1_U13/fn1_mul_16s_64s_64_5_1_Multiplier_3_U/buff2_reg[15]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln24_reg_872_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_16s_64s_64_5_1_U13/fn1_mul_16s_64s_64_5_1_Multiplier_3_U/ap_clk
    SLICE_X35Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_16s_64s_64_5_1_U13/fn1_mul_16s_64s_64_5_1_Multiplier_3_U/buff2_reg[15]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y111        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_16s_64s_64_5_1_U13/fn1_mul_16s_64s_64_5_1_Multiplier_3_U/buff2_reg[15]__1/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/fn1_mul_16s_64s_64_5_1_Multiplier_3_U/buff2_reg__0[49]
    SLICE_X34Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln24_reg_872_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y111        FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln24_reg_872_reg[49]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y111        FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/mul_ln24_reg_872_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/dividend0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/ap_clk
    SLICE_X37Y91         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/dividend0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/dividend0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[63]_0[0]
    SLICE_X36Y91         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/ap_clk
    SLICE_X36Y91         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X59Y82         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=4, routed)           0.076     0.627    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[26]
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.672 r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]_1
    SLICE_X58Y82         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X58Y82         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/remd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.620%)  route 0.077ns (35.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X47Y92         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/remd_tmp_reg[2]/Q
                         net (fo=3, routed)           0.077     0.628    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/remd_tmp[2]
    SLICE_X46Y92         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/remd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/ap_clk
    SLICE_X46Y92         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/remd_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/remd_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln21_reg_760_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/din0_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y76         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln21_reg_760_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln21_reg_760_reg[5]/Q
                         net (fo=1, routed)           0.089     0.640    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/Q[5]
    SLICE_X66Y76         LUT3 (Prop_lut3_I0_O)        0.049     0.689 r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/din0_buf1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.689    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/grp_fu_168_p0[5]
    SLICE_X66Y76         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/din0_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/ap_clk
    SLICE_X66Y76         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/din0_buf1_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y76         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U4/din0_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/dividend0_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/dividend0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/ap_clk
    SLICE_X57Y102        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/dividend0_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/dividend0_reg[44]/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/dividend0_reg[63]_0[44]
    SLICE_X56Y102        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/dividend0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/ap_clk
    SLICE_X56Y102        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/dividend0_reg[44]/C
                         clock pessimism              0.000     0.432    
    SLICE_X56Y102        FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/urem_64s_17ns_16_68_seq_1_U5/fn1_urem_64s_17ns_16_68_seq_1_div_U/fn1_urem_64s_17ns_16_68_seq_1_div_u_0/dividend0_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y96         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[20]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0[20]
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp[21]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp[21]_i_1_n_0
    SLICE_X38Y96         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y96         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp_reg[21]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/ap_clk
    SLICE_X39Y100        FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0_reg[30]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend0[30]
    SLICE_X38Y100        LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp[31]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp[31]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3279, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y100        FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/udiv_64ns_64s_16_68_seq_1_U15/fn1_udiv_64ns_64s_16_68_seq_1_div_U/fn1_udiv_64ns_64s_16_68_seq_1_div_u_0/dividend_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y31   bd_0_i/hls_inst/inst/mul_18s_32s_32_2_1_U9/fn1_mul_18s_32s_32_2_1_Multiplier_1_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y34   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U14/fn1_mul_64s_64s_64_5_1_Multiplier_4_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y30   bd_0_i/hls_inst/inst/mul_64s_9s_64_5_1_U8/fn1_mul_64s_9s_64_5_1_Multiplier_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y45   bd_0_i/hls_inst/inst/mul_16s_64s_64_5_1_U13/fn1_mul_16s_64s_64_5_1_Multiplier_3_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y40   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U14/fn1_mul_64s_64s_64_5_1_Multiplier_4_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y37   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U14/fn1_mul_64s_64s_64_5_1_Multiplier_4_U/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y33   bd_0_i/hls_inst/inst/mul_32s_10ns_32_2_1_U11/fn1_mul_32s_10ns_32_2_1_Multiplier_2_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X3Y42   bd_0_i/hls_inst/inst/fsub_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X3Y34   bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y43   bd_0_i/hls_inst/inst/mul_64s_64s_64_5_1_U14/fn1_mul_64s_64s_64_5_1_Multiplier_4_U/buff0_reg/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y75  bd_0_i/hls_inst/inst/sdiv_9s_9ns_9_13_seq_1_U7/fn1_sdiv_9s_9ns_9_13_seq_1_div_U/fn1_sdiv_9s_9ns_9_13_seq_1_div_u_0/r_stage_reg[7]_srl7___urem_64s_17ns_16_68_seq_1_U5_fn1_urem_64s_17ns_16_68_seq_1_div_U_fn1_urem_64s_17ns_16_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][5]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y92  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y75  bd_0_i/hls_inst/inst/sdiv_9s_9ns_9_13_seq_1_U7/fn1_sdiv_9s_9ns_9_13_seq_1_div_U/fn1_sdiv_9s_9ns_9_13_seq_1_div_u_0/r_stage_reg[7]_srl7___urem_64s_17ns_16_68_seq_1_U5_fn1_urem_64s_17ns_16_68_seq_1_div_U_fn1_urem_64s_17ns_16_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y75  bd_0_i/hls_inst/inst/sdiv_9s_9ns_9_13_seq_1_U7/fn1_sdiv_9s_9ns_9_13_seq_1_div_U/fn1_sdiv_9s_9ns_9_13_seq_1_div_u_0/r_stage_reg[7]_srl7___urem_64s_17ns_16_68_seq_1_U5_fn1_urem_64s_17ns_16_68_seq_1_div_U_fn1_urem_64s_17ns_16_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y94  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK



