<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › clock44xx_data.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock44xx_data.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP4 Clock data</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2010 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2009-2010 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Paul Walmsley (paul@pwsan.com)</span>
<span class="cm"> * Rajendra Nayak (rnayak@ti.com)</span>
<span class="cm"> * Benoit Cousson (b-cousson@ti.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This file is automatically generated from the OMAP hardware databases.</span>
<span class="cm"> * We respectfully ask that any modifications to this file be coordinated</span>
<span class="cm"> * with the public linux-omap@vger.kernel.org mailing list and the</span>
<span class="cm"> * authors above to ensure that the autogeneration scripts are kept</span>
<span class="cm"> * up-to-date with the file contents.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX Some of the ES1 clocks have been removed/changed; once support</span>
<span class="cm"> * is added for discriminating clocks by ES level, these should be added back</span>
<span class="cm"> * in.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;plat/hardware.h&gt;</span>
<span class="cp">#include &lt;plat/clkdev_omap.h&gt;</span>

<span class="cp">#include &quot;iomap.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;clock44xx.h&quot;</span>
<span class="cp">#include &quot;cm1_44xx.h&quot;</span>
<span class="cp">#include &quot;cm2_44xx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-44xx.h&quot;</span>
<span class="cp">#include &quot;prm44xx.h&quot;</span>
<span class="cp">#include &quot;prm-regbits-44xx.h&quot;</span>
<span class="cp">#include &quot;control.h&quot;</span>
<span class="cp">#include &quot;scrm44xx.h&quot;</span>

<span class="cm">/* OMAP4 modulemode control */</span>
<span class="cp">#define OMAP4430_MODULEMODE_HWCTRL			0</span>
<span class="cp">#define OMAP4430_MODULEMODE_SWCTRL			1</span>

<span class="cm">/* Root clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extalt_clkin_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;extalt_clkin_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">59000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pad_clks_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pad_clks_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_PAD_CLKS_GATE_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pad_slimbus_core_clks_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pad_slimbus_core_clks_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">secure_32k_clk_src_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;secure_32k_clk_src_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_SLIMBUS_CLK_GATE_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_32k_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_32k_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;prm_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_12000000_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_12000000_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">12000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_13000000_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_13000000_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_16800000_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_16800000_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">16800000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_19200000_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_19200000_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">19200000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_26000000_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_26000000_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">26000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_27000000_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_27000000_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">27000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">virt_38400000_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;virt_38400000_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">38400000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div_1_0_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div_1_1_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div_1_2_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div_1_3_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div_1_4_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div_1_5_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div_1_6_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div_1_7_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">sys_clkin_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_12000000_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_13000000_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_16800000_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_3_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_19200000_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_26000000_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_5_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_27000000_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_6_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">virt_38400000_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_7_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sys_clkin_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sys_clkin_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">38400000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">sys_clkin_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_SYS_CLKSEL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_SYS_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">tie_low_clock_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tie_low_clock_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">utmi_phy_clkout_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;utmi_phy_clkout_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">60000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">xclk60mhsp1_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xclk60mhsp1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">60000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">xclk60mhsp2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xclk60mhsp2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">60000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">xclk60motg_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xclk60motg_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">60000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Module clocks and DPLL outputs */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">abe_dpll_bypass_clk_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">abe_dpll_bypass_clk_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;abe_dpll_bypass_clk_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">abe_dpll_refclk_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;abe_dpll_refclk_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">abe_dpll_bypass_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_ABE_PLL_REF_CLKSEL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_0_0_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL_ABE */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll_abe_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DPLL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_dpll_bypass_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_dpll_refclk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKMODE_DPLL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_BYPASS</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_AUTOIDLE_DPLL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_IDLEST_DPLL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_EN_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_AUTO_DPLL_MODE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_ST_DPLL_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span>	<span class="o">=</span> <span class="mi">2047</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_abe_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_abe_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_dpll_refclk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_dpll_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_noncore_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap4_dpll_regm4xen_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap4_dpll_regm4xen_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_noncore_dpll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_abe_x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_abe_x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M2_DPLL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_CLKOUTX2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div31_1to31_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">17</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">19</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">20</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">21</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">22</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">23</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">24</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">25</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">26</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">27</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">28</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">29</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">30</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">31</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll_abe_m2x2_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_1to31_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_abe_m2x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_abe_m2x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_abe_m2x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M2_DPLL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">abe_24m_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;abe_24m_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div3_1to4_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">abe_clk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m2x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div3_1to4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">abe_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;abe_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">abe_clk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_OPP_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div2_1to2_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">aess_fclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_clk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_1to2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aess_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aess_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">aess_fclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_AESS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_AESS_FCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_abe_m3x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_abe_m3x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_abe_m2x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M3_DPLL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUTHIF_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">core_hsd_byp_clk_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m3x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">core_hsd_byp_clk_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;core_hsd_byp_clk_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">core_hsd_byp_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_BYP_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL_CORE */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll_core_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">core_hsd_byp_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKMODE_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_BYPASS</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_AUTOIDLE_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_IDLEST_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_EN_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_AUTO_DPLL_MODE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_ST_DPLL_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span>	<span class="o">=</span> <span class="mi">2047</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_core_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_core_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_dpll_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_core_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_core_x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_core_x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_CLKOUTX2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll_core_m6x2_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_1to31_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_core_m6x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_core_m6x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_core_m6x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M6_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT3_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dbgclk_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m6x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dbgclk_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dbgclk_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll_core_m2_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_1to31_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_core_m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_core_m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_core_m2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M2_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ddrphy_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ddrphy_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_core_m5x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_core_m5x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_core_m6x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M5_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT2_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div_core_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m5x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_1to2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div_core_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;div_core_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m5x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div_core_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_CORE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div4_1to8_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div_iva_hs_clk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m5x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div4_1to8_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div_iva_hs_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;div_iva_hs_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m5x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div_iva_hs_clk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_BYPCLK_DPLL_IVA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_0_1_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div_mpu_hs_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;div_mpu_hs_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m5x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div_iva_hs_clk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_BYPCLK_DPLL_MPU</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_0_1_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_core_m4x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_core_m4x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_core_m6x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M4_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT1_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dll_clk_div_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dll_clk_div_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m4x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll_abe_m2_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_1to31_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_abe_m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_abe_m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_abe_m2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M2_DPLL_ABE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_core_m3x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_core_m3x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_core_m6x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M3_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUTHIF_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M3_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUTHIF_GATE_CTRL_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_core_m7x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_core_m7x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_core_m6x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M7_DPLL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT4_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">iva_hsd_byp_clk_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div_iva_hs_clk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">iva_hsd_byp_clk_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iva_hsd_byp_clk_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">iva_hsd_byp_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DPLL_IVA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_BYP_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL_IVA */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll_iva_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DPLL_IVA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">iva_hsd_byp_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKMODE_DPLL_IVA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_BYPASS</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_AUTOIDLE_DPLL_IVA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_IDLEST_DPLL_IVA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_EN_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_AUTO_DPLL_MODE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_ST_DPLL_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span>	<span class="o">=</span> <span class="mi">2047</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_iva_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_iva_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_iva_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_dpll_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_noncore_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_noncore_dpll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_iva_x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_iva_x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_iva_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_CLKOUTX2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll_iva_m4x2_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_iva_x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_1to31_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_iva_m4x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_iva_m4x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_iva_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_iva_m4x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M4_DPLL_IVA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT1_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_iva_m5x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_iva_m5x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_iva_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_iva_m4x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M5_DPLL_IVA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT2_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL_MPU */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll_mpu_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DPLL_MPU</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_mpu_hs_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKMODE_DPLL_MPU</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_BYPASS</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_AUTOIDLE_DPLL_MPU</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_IDLEST_DPLL_MPU</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_EN_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_AUTO_DPLL_MODE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_ST_DPLL_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span>	<span class="o">=</span> <span class="mi">2047</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_mpu_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_mpu_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_mpu_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_dpll_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_noncore_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_noncore_dpll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll_mpu_m2_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_mpu_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_1to31_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_mpu_m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_mpu_m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_mpu_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;cm_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_mpu_m2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M2_DPLL_MPU</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">per_hs_clk_div_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;per_hs_clk_div_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m3x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">per_hsd_byp_clk_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_hs_clk_div_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">per_hsd_byp_clk_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;per_hsd_byp_clk_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">per_hsd_byp_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_BYP_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL_PER */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll_per_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_hsd_byp_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKMODE_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_BYPASS</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_AUTOIDLE_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_IDLEST_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_MULT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_EN_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_AUTO_DPLL_MODE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_ST_DPLL_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span>	<span class="o">=</span> <span class="mi">2047</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="mi">128</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_per_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_per_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_dpll_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_noncore_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_noncore_dpll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll_per_m2_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_1to31_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_per_m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_per_m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_per_m2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M2_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_per_x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_per_x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M2_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLOCK_CLKOUTX2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_clkoutx2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll_per_m2x2_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_1to31_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_per_m2x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_per_m2x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_per_m2x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M2_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUT_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_per_m3x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_per_m3x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_per_m2x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M3_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUTHIF_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M3_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUTHIF_GATE_CTRL_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_per_m4x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_per_m4x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_per_m2x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M4_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT1_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_per_m5x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_per_m5x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_per_m2x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M5_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT2_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_per_m6x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_per_m6x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_per_m2x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M6_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT3_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_per_m7x2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_per_m7x2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_per_m2x2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M7_DPLL_PER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_HSDIVIDER_CLKOUT4_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_hs_clk_div_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_hs_clk_div_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m3x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DPLL_USB */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dpll_data</span> <span class="n">dpll_usb_dd</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mult_div1_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DPLL_USB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_bypass</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">usb_hs_clk_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">DPLL_J_TYPE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_ref</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">control_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKMODE_DPLL_USB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">modes</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOW_POWER_BYPASS</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">DPLL_LOCKED</span><span class="p">),</span>
	<span class="p">.</span><span class="n">autoidle_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_AUTOIDLE_DPLL_USB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_IDLEST_DPLL_USB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mult_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_MULT_USB_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">div1_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_DIV_0_7_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_EN_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">autoidle_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_AUTO_DPLL_MODE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idlest_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_ST_DPLL_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sddiv_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_SD_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_multiplier</span>	<span class="o">=</span> <span class="mi">4095</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_divider</span>	<span class="o">=</span> <span class="mi">256</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_divider</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_usb_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_usb_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dpll_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_usb_dd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_dpll_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap3_noncore_dpll_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_dpll_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_dpll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap3_noncore_dpll_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_usb_clkdcoldo_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_usb_clkdcoldo_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_usb_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKDCOLDO_DPLL_USB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dpll_usb_m2_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_usb_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div31_1to31_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dpll_usb_m2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dpll_usb_m2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_usb_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dpll_usb_m2_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DIV_M2_DPLL_USB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_DPLL_CLKOUT_DIV_0_6_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap4_dpllmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">ducati_clk_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div_core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m6x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ducati_clk_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ducati_clk_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">ducati_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_DUCATI_ISS_ROOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_0_0_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_12m_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_12m_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_24m_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_24m_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_24mc_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_24mc_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div2_4to8_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_48m_fclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_4to8_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_48m_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_48m_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_48m_fclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_SCALE_FCLK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_SCALE_FCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_48mc_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_48mc_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div2_2to4_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_64m_fclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m4x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_2to4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_64m_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_64m_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m4x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_64m_fclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_SCALE_FCLK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_SCALE_FCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_96m_fclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_2to4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">func_96m_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;func_96m_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_96m_fclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_SCALE_FCLK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_SCALE_FCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div2_1to8_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">init_60m_fclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_usb_m2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_1to8_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_60m_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;init_60m_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_usb_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">init_60m_fclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_USB_60MHZ</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_0_0_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">l3_div_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div_core_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_1to2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">l3_div_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;l3_div_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_core_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;cm_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">l3_div_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_L3_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">l4_div_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_1to2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">l4_div_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;l4_div_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">l4_div_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CLKSEL_CORE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_L4_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">lp_clk_div_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lp_clk_div_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">l4_wkup_clk_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lp_clk_div_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">l4_wkup_clk_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;l4_wkup_clk_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">l4_wkup_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4_WKUP_CLKSEL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_0_0_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div2_2to1_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">ocp_abe_iclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">aess_fclk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_2to1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mpu_periphclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mpu_periphclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_mpu_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ocp_abe_iclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ocp_abe_iclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">aess_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">ocp_abe_iclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_AESS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_AESS_FCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">per_abe_24m_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;per_abe_24m_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fixed_div</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap_fixed_divisor_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">per_abe_nc_fclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_1to2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">per_abe_nc_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;per_abe_nc_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_abe_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">per_abe_nc_fclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_SCALE_FCLK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_SCALE_FCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">pmd_stm_clock_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m6x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tie_low_clock_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pmd_stm_clock_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pmd_stm_clock_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pmd_trace_clk_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pmd_trace_clk_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">syc_clk_div_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_1to2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">syc_clk_div_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;syc_clk_div_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">syc_clk_div_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_ABE_DSS_SYS_CLKSEL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_0_0_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Leaf clocks controlled by modules */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aes1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aes1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4SEC_AES1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aes2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aes2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4SEC_AES2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aess_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;aess_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_AESS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">aess_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">bandgap_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;bandgap_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_BANDGAP_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_BGAP_32K_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">des3des_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;des3des_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4SEC_DES3DES_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">dmic_sync_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_24m_fclk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_24m_clk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dmic_sync_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dmic_sync_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_24m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dmic_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_DMIC_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_dmic_abe_gfclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dmic_sync_mux_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pad_clks_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">slimbus_clk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged func_dmic_abe_gfclk into dmic */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dmic_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dmic_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dmic_sync_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_dmic_abe_gfclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_DMIC_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_DMIC_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dsp_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dsp_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_TESLA_TESLA_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;tesla_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_iva_m4x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_sys_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_sys_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DSS_DSS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_SYS_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_tv_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_tv_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DSS_DSS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_TV_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">extalt_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_dss_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_dss_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DSS_DSS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_DSSCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m5x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div3_8to32_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4460</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4460</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4460</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">div_ts_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_wkup_clk_mux_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div3_8to32_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div_ts_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;div_ts_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_wkup_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">div_ts_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_BANDGAP_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_24_25_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">bandgap_ts_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;bandgap_ts_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_BANDGAP_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4460_OPTFCLKEN_TS_FCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div_ts_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_48mhz_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_48mhz_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DSS_DSS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_48MHZ_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48mc_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dss_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dss_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DSS_DSS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">efuse_ctrl_cust_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;efuse_ctrl_cust_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CEFUSE_CEFUSE_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_cefuse_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emif1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emif1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_MEMIF_EMIF_1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ddrphy_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emif2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;emif2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_MEMIF_EMIF_2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ddrphy_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">fdif_fclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m4x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div3_1to4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged fdif_fclk into fdif */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">fdif_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fdif_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m4x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">fdif_fclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CAM_FDIF_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_FCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CAM_FDIF_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;iss_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">fpka_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fpka_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4SEC_PKAEIP29_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio1_dbclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio1_dbclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_GPIO1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_DBCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio1_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio1_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_GPIO1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_wkup_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio2_dbclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio2_dbclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_DBCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio2_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio2_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio3_dbclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio3_dbclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_DBCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio4_dbclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio4_dbclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_DBCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio4_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio4_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio5_dbclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio5_dbclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO5_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_DBCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio5_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio5_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO5_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio6_dbclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio6_dbclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO6_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_DBCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio6_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio6_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_GPIO6_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpmc_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpmc_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3_2_GPMC_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_2_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">sgx_clk_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m7x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m7x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged sgx_clk_mux into gpu */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpu_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpu_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m7x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">sgx_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_GFX_GFX_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_SGX_FCLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_GFX_GFX_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_gfx_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hdq1w_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hdq1w_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_HDQ1W_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_12m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">hsi_fclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div3_1to4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged hsi_fclk into hsi */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hsi_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsi_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">hsi_fclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_HSI_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_24_25_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_HSI_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_I2C1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_I2C2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_I2C3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_I2C4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ipu_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ipu_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_DUCATI_DUCATI_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;ducati_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ducati_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">iss_ctrlclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iss_ctrlclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CAM_ISS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_CTRLCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;iss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">iss_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iss_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_CAM_ISS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;iss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ducati_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">iva_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iva_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_IVAHD_IVAHD_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_iva_m5x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">kbd_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;kbd_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_KEYBOARD_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">l3_instr_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;l3_instr_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INSTR_L3_INSTR_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_instr_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">l3_main_3_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;l3_main_3_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INSTR_L3_3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_instr_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcasp_sync_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcasp_sync_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_24m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dmic_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCASP_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_mcasp_abe_gfclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mcasp_sync_mux_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pad_clks_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">slimbus_clk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged func_mcasp_abe_gfclk into mcasp */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcasp_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcasp_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mcasp_sync_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_mcasp_abe_gfclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCASP_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCASP_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp1_sync_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp1_sync_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_24m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dmic_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCBSP1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_mcbsp1_gfclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp1_sync_mux_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pad_clks_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">slimbus_clk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged func_mcbsp1_gfclk into mcbsp1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp1_sync_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_mcbsp1_gfclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCBSP1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCBSP1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp2_sync_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp2_sync_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_24m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dmic_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCBSP2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_mcbsp2_gfclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp2_sync_mux_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pad_clks_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">slimbus_clk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged func_mcbsp2_gfclk into mcbsp2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp2_sync_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_mcbsp2_gfclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCBSP2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCBSP2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp3_sync_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp3_sync_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_24m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">dmic_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCBSP3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">func_mcbsp3_gfclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp3_sync_mux_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pad_clks_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">slimbus_clk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged func_mcbsp3_gfclk into mcbsp3 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp3_sync_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">func_mcbsp3_gfclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCBSP3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_MCBSP3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">mcbsp4_sync_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_fclk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_abe_nc_fclk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp4_sync_mux_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp4_sync_mux_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">mcbsp4_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MCBSP4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_INTERNAL_SOURCE_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">per_mcbsp4_gfclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp4_sync_mux_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pad_clks_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged per_mcbsp4_gfclk into mcbsp4 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcbsp4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcbsp4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mcbsp4_sync_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">per_mcbsp4_gfclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MCBSP4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_SOURCE_24_24_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MCBSP4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcpdm_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcpdm_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_PDM_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pad_clks_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MCSPI1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MCSPI2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MCSPI3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mcspi4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mcspi4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MCSPI4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">hsmmc1_fclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_64m_fclk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">func_96m_fclk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged hsmmc1_fclk into mmc1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_64m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">hsmmc1_fclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_MMC1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_MMC1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged hsmmc2_fclk into mmc2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_64m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">hsmmc1_fclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_MMC2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_MMC2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MMCSD3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MMCSD4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc5_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mmc5_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_MMCSD5_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ocp2scp_usb_phy_phy_48m</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ocp2scp_usb_phy_phy_48m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USBPHYOCP2SCP_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_PHY_48M_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ocp2scp_usb_phy_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ocp2scp_usb_phy_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USBPHYOCP2SCP_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ocp_wp_noc_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ocp_wp_noc_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INSTR_OCP_WP1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_instr_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rng_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rng_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4SEC_RNG_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sha2md5_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sha2md5_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4SEC_SHA2MD51_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sl2if_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sl2if_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_IVAHD_SL2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_iva_m5x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus1_fclk_1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus1_fclk_1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_SLIMBUS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_FCLK1_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_24m_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus1_fclk_0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus1_fclk_0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_SLIMBUS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_FCLK0_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">abe_24m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus1_fclk_2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus1_fclk_2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_SLIMBUS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_FCLK2_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pad_clks_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus1_slimbus_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus1_slimbus_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_SLIMBUS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_SLIMBUS_CLK_11_11_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">slimbus_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_SLIMBUS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ocp_abe_iclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus2_fclk_1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus2_fclk_1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_SLIMBUS2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_PERABE24M_GFCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">per_abe_24m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus2_fclk_0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus2_fclk_0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_SLIMBUS2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_PER24MC_GFCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_24mc_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus2_slimbus_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus2_slimbus_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_SLIMBUS2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_SLIMBUS_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pad_slimbus_core_clks_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slimbus2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;slimbus2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_SLIMBUS2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">smartreflex_core_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;smartreflex_core_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_ALWON_SR_CORE_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_ao_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_wkup_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">smartreflex_iva_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;smartreflex_iva_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_ALWON_SR_IVA_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_ao_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_wkup_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">smartreflex_mpu_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;smartreflex_mpu_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_ALWON_SR_MPU_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_ao_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_wkup_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged dmt1_clk_mux into timer1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">abe_dpll_bypass_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_TIMER1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_TIMER1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged cm2_dm10_mux into timer10 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer10_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer10_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">abe_dpll_bypass_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER10_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER10_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged cm2_dm11_mux into timer11 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer11_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer11_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">abe_dpll_bypass_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER11_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER11_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged cm2_dm2_mux into timer2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">abe_dpll_bypass_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged cm2_dm3_mux into timer3 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">abe_dpll_bypass_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged cm2_dm4_mux into timer4 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">abe_dpll_bypass_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">timer5_sync_mux_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Merged timer5_sync_mux into timer5 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer5_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer5_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">timer5_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_TIMER5_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_TIMER5_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged timer6_sync_mux into timer6 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer6_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer6_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">timer5_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_TIMER6_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_TIMER6_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged timer7_sync_mux into timer7 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer7_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer7_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">timer5_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_TIMER7_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_TIMER7_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged timer8_sync_mux into timer8 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer8_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer8_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">timer5_sync_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_TIMER8_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_TIMER8_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Merged cm2_dm9_mux into timer9 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer9_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timer9_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">abe_dpll_bypass_clk_mux_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER9_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_DMTIMER9_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_UART1_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_UART2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_UART3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart4_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart4_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L4PER_UART4_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_fs_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_fs_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_FS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48mc_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">utmi_p1_gfclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">xclk60mhsp1_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">utmi_p1_gfclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;utmi_p1_gfclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">utmi_p1_gfclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_UTMI_P1_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_hs_utmi_p1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_hs_utmi_p1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_UTMI_P1_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">utmi_p1_gfclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">utmi_p2_gfclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">xclk60mhsp2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">utmi_p2_gfclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;utmi_p2_gfclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">utmi_p2_gfclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_UTMI_P2_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_hs_utmi_p2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_hs_utmi_p2_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_UTMI_P2_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">utmi_p2_gfclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_hs_utmi_p3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_hs_utmi_p3_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_UTMI_P3_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_hs_hsic480m_p1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_hs_hsic480m_p1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_HSIC480M_P1_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_usb_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_hs_hsic60m_p1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_hs_hsic60m_p1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_HSIC60M_P1_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_hs_hsic60m_p2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_hs_hsic60m_p2_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_HSIC60M_P2_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_hs_hsic480m_p2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_hs_hsic480m_p2_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_HSIC480M_P2_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_usb_m2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_hs_func48mclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_hs_func48mclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_FUNC48MCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">func_48mc_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_host_hs_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_host_hs_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_HOST_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">otg_60m_gfclk_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">utmi_phy_clkout_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">xclk60motg_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">otg_60m_gfclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;otg_60m_gfclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">utmi_phy_clkout_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">otg_60m_gfclk_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_OTG_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_60M_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_otg_hs_xclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_otg_hs_xclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_OTG_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_XCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">otg_60m_gfclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_otg_hs_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_otg_hs_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_OTG_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_phy_cm_clk32k</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_phy_cm_clk32k&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_ALWON_USBPHY_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_CLK32K_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_ao_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_tll_hs_usb_ch2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_tll_hs_usb_ch2_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_TLL_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_USB_CH2_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_tll_hs_usb_ch0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_tll_hs_usb_ch0_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_TLL_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_USB_CH0_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_tll_hs_usb_ch1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_tll_hs_usb_ch1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_TLL_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_USB_CH1_CLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usb_tll_hs_ick</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb_tll_hs_ick&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_L3INIT_USB_TLL_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div2_14to18_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">usim_fclk_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m4x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div2_14to18_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usim_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usim_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m4x2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">usim_fclk_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_USIM_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_DIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usim_fclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usim_fclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_USIM_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_OPTFCLKEN_FCLK_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">usim_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usim_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usim_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_USIM_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_HWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wd_timer2_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wd_timer2_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_WKUP_WDT2_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wd_timer3_fck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;wd_timer3_fck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_WDT3_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4430_MODULEMODE_SWCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Remaining optional clocks */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">stm_clk_div_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pmd_stm_clock_mux_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div3_1to4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">stm_clk_div_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;stm_clk_div_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pmd_stm_clock_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">stm_clk_div_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_EMU_DEBUGSS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_PMD_STM_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">trace_clk_div_div</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pmd_trace_clk_mux_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div3_1to4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">trace_clk_div_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;trace_clk_div_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pmd_trace_clk_mux_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_name</span>	<span class="o">=</span> <span class="s">&quot;emu_sys_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">trace_clk_div_div</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4430_CM_EMU_DEBUGSS_CLKCTRL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4430_CLKSEL_PMD_TRACE_CLK_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* SCRM aux clk nodes */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">auxclk_src_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_core_m3x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dpll_per_m3x2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel_rate</span> <span class="n">div16_1to16_rates</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span> <span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">div</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk0_src_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk0_src_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk_src_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_SRCSELECT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4_ENABLE_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">auxclk0_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk0_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_1to16_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk0_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk0_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk0_src_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk0_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_CLKDIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk1_src_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk1_src_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk_src_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_SRCSELECT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4_ENABLE_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">auxclk1_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk1_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_1to16_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk1_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk1_src_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk1_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_CLKDIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk2_src_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk2_src_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk_src_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_SRCSELECT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4_ENABLE_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">auxclk2_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk2_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_1to16_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk2_src_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk2_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_CLKDIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk3_src_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk3_src_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk_src_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_SRCSELECT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4_ENABLE_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">auxclk3_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk3_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_1to16_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk3_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk3_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk3_src_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk3_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_CLKDIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk4_src_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk4_src_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk_src_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_SRCSELECT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4_ENABLE_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">auxclk4_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk4_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_1to16_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk4_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk4_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk4_src_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk4_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_CLKDIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk5_src_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk5_src_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_omap2_dflt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk_src_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_SRCSELECT_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_bit</span>	<span class="o">=</span> <span class="n">OMAP4_ENABLE_SHIFT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">auxclk5_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk5_src_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div16_1to16_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclk5_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclk5_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk5_src_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>		<span class="o">=</span> <span class="n">auxclk5_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLK5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_CLKDIV_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">clksel</span> <span class="n">auxclkreq_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk0_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_0_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk1_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_1_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk2_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_2_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk3_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_3_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk4_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_4_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk5_ck</span><span class="p">,</span> <span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">div_1_5_rates</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclkreq0_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclkreq0_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk0_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>         <span class="o">=</span> <span class="n">auxclkreq_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLKREQ0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_MAPPING_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclkreq1_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclkreq1_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk1_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>         <span class="o">=</span> <span class="n">auxclkreq_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLKREQ1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_MAPPING_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclkreq2_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclkreq2_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk2_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>         <span class="o">=</span> <span class="n">auxclkreq_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLKREQ2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_MAPPING_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclkreq3_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclkreq3_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk3_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>         <span class="o">=</span> <span class="n">auxclkreq_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLKREQ3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_MAPPING_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclkreq4_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclkreq4_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk4_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>         <span class="o">=</span> <span class="n">auxclkreq_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLKREQ4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_MAPPING_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">auxclkreq5_ck</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;auxclkreq5_ck&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">auxclk5_ck</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_init_clksel_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clkops_null</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel</span>         <span class="o">=</span> <span class="n">auxclkreq_sel</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_reg</span>	<span class="o">=</span> <span class="n">OMAP4_SCRM_AUXCLKREQ5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clksel_mask</span>	<span class="o">=</span> <span class="n">OMAP4_MAPPING_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">omap2_clksel_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * clkdev</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_clk</span> <span class="n">omap44xx_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;extalt_clkin_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">extalt_clkin_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;pad_clks_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">pad_clks_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;pad_slimbus_core_clks_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">pad_slimbus_core_clks_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;secure_32k_clk_src_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">secure_32k_clk_src_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">slimbus_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_32k_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_12000000_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">virt_12000000_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_13000000_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">virt_13000000_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_16800000_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">virt_16800000_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_19200000_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">virt_19200000_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_26000000_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">virt_26000000_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_27000000_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">virt_27000000_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;virt_38400000_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">virt_38400000_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sys_clkin_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;tie_low_clock_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">tie_low_clock_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;utmi_phy_clkout_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">utmi_phy_clkout_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;xclk60mhsp1_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">xclk60mhsp1_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;xclk60mhsp2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">xclk60mhsp2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;xclk60motg_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">xclk60motg_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;abe_dpll_bypass_clk_mux_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">abe_dpll_bypass_clk_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;abe_dpll_refclk_mux_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">abe_dpll_refclk_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_abe_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dpll_abe_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_abe_x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_abe_x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_abe_m2x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_abe_m2x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;abe_24m_fclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">abe_24m_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;abe_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">abe_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;aess_fclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">aess_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_abe_m3x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_abe_m3x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;core_hsd_byp_clk_mux_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">core_hsd_byp_clk_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_core_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dpll_core_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_core_x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_core_x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_core_m6x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_core_m6x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dbgclk_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dbgclk_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_core_m2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_core_m2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ddrphy_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">ddrphy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_core_m5x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_core_m5x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;div_core_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div_core_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;div_iva_hs_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">div_iva_hs_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;div_mpu_hs_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">div_mpu_hs_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_core_m4x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_core_m4x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dll_clk_div_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dll_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_abe_m2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_abe_m2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_core_m3x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_core_m3x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_core_m7x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_core_m7x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;iva_hsd_byp_clk_mux_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">iva_hsd_byp_clk_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_iva_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dpll_iva_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_iva_x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_iva_x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_iva_m4x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_iva_m4x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_iva_m5x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_iva_m5x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_mpu_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dpll_mpu_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_mpu_m2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_mpu_m2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;per_hs_clk_div_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">per_hs_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;per_hsd_byp_clk_mux_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">per_hsd_byp_clk_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_per_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dpll_per_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_per_m2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_per_m2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_per_x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_per_x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_per_m2x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_per_m2x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_per_m3x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_per_m3x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_per_m4x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_per_m4x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_per_m5x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_per_m5x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_per_m6x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_per_m6x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_per_m7x2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_per_m7x2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_hs_clk_div_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">usb_hs_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_usb_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dpll_usb_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_usb_clkdcoldo_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">dpll_usb_clkdcoldo_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dpll_usb_m2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dpll_usb_m2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ducati_clk_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">ducati_clk_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_12m_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">func_12m_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_24m_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">func_24m_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_24mc_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">func_24mc_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_48m_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">func_48m_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_48mc_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">func_48mc_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_64m_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">func_64m_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;func_96m_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">func_96m_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;init_60m_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">init_60m_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;l3_div_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">l3_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;l4_div_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">l4_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;lp_clk_div_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">lp_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;l4_wkup_clk_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">l4_wkup_clk_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;smp_twd&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">mpu_periphclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ocp_abe_iclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">ocp_abe_iclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;per_abe_24m_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">per_abe_24m_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;per_abe_nc_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">per_abe_nc_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;pmd_stm_clock_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">pmd_stm_clock_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;pmd_trace_clk_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">pmd_trace_clk_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;syc_clk_div_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;aes1_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">aes1_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;aes2_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">aes2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;aess_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">aess_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;bandgap_fclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">bandgap_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;bandgap_ts_fclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">bandgap_ts_fclk</span><span class="p">,</span>	<span class="n">CK_446X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;des3des_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">des3des_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;div_ts_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">div_ts_ck</span><span class="p">,</span>	<span class="n">CK_446X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dmic_sync_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dmic_sync_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dmic_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dmic_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dsp_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dsp_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss_sys_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dss_sys_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss_tv_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dss_tv_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss_48mhz_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dss_48mhz_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;dss_dss_clk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dss_dss_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omapdss_dss&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dss_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;efuse_ctrl_cust_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">efuse_ctrl_cust_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;emif1_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">emif1_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;emif2_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">emif2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;fdif_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">fdif_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;fpka_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">fpka_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio1_dbclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio1_dbclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio1_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio1_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio2_dbclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio2_dbclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio2_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio2_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio3_dbclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio3_dbclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio3_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio3_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio4_dbclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio4_dbclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio4_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio4_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio5_dbclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio5_dbclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio5_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio5_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio6_dbclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio6_dbclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpio6_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpio6_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpmc_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpmc_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpu_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">gpu_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;hdq1w_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">hdq1w_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;hsi_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">hsi_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;i2c1_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">i2c1_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;i2c2_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">i2c2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;i2c3_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">i2c3_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;i2c4_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">i2c4_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ipu_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">ipu_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;iss_ctrlclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">iss_ctrlclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;iss_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">iss_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;iva_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">iva_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;kbd_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">kbd_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;l3_instr_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">l3_instr_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;l3_main_3_ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">l3_main_3_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcasp_sync_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mcasp_sync_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcasp_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcasp_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp1_sync_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mcbsp1_sync_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp1_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcbsp1_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp2_sync_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mcbsp2_sync_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp2_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcbsp2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp3_sync_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mcbsp3_sync_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp3_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcbsp3_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp4_sync_mux_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">mcbsp4_sync_mux_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcbsp4_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcbsp4_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcpdm_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcpdm_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi1_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcspi1_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi2_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcspi2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi3_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcspi3_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mcspi4_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mcspi4_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mmc1_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mmc1_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mmc2_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mmc2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mmc3_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mmc3_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mmc4_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mmc4_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mmc5_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">mmc5_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ocp2scp_usb_phy_phy_48m&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">ocp2scp_usb_phy_phy_48m</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ocp2scp_usb_phy_ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">ocp2scp_usb_phy_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;ocp_wp_noc_ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">ocp_wp_noc_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_rng&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">rng_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sha2md5_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">sha2md5_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;sl2if_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">sl2if_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus1_fclk_1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">slimbus1_fclk_1</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus1_fclk_0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">slimbus1_fclk_0</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus1_fclk_2&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">slimbus1_fclk_2</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus1_slimbus_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">slimbus1_slimbus_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus1_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">slimbus1_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus2_fclk_1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">slimbus2_fclk_1</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus2_fclk_0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">slimbus2_fclk_0</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus2_slimbus_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">slimbus2_slimbus_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;slimbus2_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">slimbus2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;smartreflex_core_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">smartreflex_core_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;smartreflex_iva_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">smartreflex_iva_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;smartreflex_mpu_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">smartreflex_mpu_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt1_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer1_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt10_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer10_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt11_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer11_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt2_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt3_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer3_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt4_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer4_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt5_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer5_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt6_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer6_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt7_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer7_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt8_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer8_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpt9_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">timer9_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart1_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">uart1_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart2_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">uart2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart3_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">uart3_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart4_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">uart4_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;fs_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">usb_host_fs_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;utmi_p1_gfclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">utmi_p1_gfclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_utmi_p1_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_host_hs_utmi_p1_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;utmi_p2_gfclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">utmi_p2_gfclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_utmi_p2_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_host_hs_utmi_p2_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_utmi_p3_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_host_hs_utmi_p3_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_hsic480m_p1_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_host_hs_hsic480m_p1_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_hsic60m_p1_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_host_hs_hsic60m_p1_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_hsic60m_p2_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_host_hs_hsic60m_p2_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_hsic480m_p2_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_host_hs_hsic480m_p2_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_host_hs_func48mclk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_host_hs_func48mclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;hs_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">usb_host_hs_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;otg_60m_gfclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">otg_60m_gfclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_otg_hs_xclk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">usb_otg_hs_xclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;musb-omap2430&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">usb_otg_hs_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_phy_cm_clk32k&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">usb_phy_cm_clk32k</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_tll_hs_usb_ch2_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_tll_hs_usb_ch2_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_tll_hs_usb_ch0_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_tll_hs_usb_ch0_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usb_tll_hs_usb_ch1_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">usb_tll_hs_usb_ch1_clk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usbtll_ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">usb_tll_hs_ick</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usim_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">usim_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usim_fclk&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">usim_fclk</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;usim_fck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">usim_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wd_timer2_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">wd_timer2_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;wd_timer3_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">wd_timer3_fck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;stm_clk_div_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">stm_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;trace_clk_div_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">trace_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk0_src_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclk0_src_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk0_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">auxclk0_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclkreq0_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclkreq0_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk1_src_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclk1_src_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk1_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">auxclk1_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclkreq1_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclkreq1_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk2_src_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclk2_src_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk2_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">auxclk2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclkreq2_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclkreq2_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk3_src_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclk3_src_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk3_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">auxclk3_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclkreq3_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclkreq3_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk4_src_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclk4_src_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk4_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">auxclk4_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclkreq4_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclkreq4_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk5_src_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclk5_src_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclk5_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">auxclk5_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;auxclkreq5_ck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">auxclkreq5_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;gpmc_ck&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.1&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.2&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.3&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_i2c.4&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;mailboxes_ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hsmmc.0&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hsmmc.1&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hsmmc.2&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hsmmc.3&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_hsmmc.4&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.1&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.2&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.3&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap-mcbsp.4&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.1&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.2&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.3&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap2_mcspi.4&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart1_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart2_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart3_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>	<span class="s">&quot;uart4_ick&quot;</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usbhost_ick&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>		<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;usbhs_omap&quot;</span><span class="p">,</span>	<span class="s">&quot;usbtll_fck&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_wdt&quot;</span><span class="p">,</span>	<span class="s">&quot;ick&quot;</span><span class="p">,</span>				<span class="o">&amp;</span><span class="n">dummy_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.1&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.2&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.3&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.4&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.5&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.6&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.7&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.8&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.9&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.10&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.11&quot;</span><span class="p">,</span>	<span class="s">&quot;32k_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_32k_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.1&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.2&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.3&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.4&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.9&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.10&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.11&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_clkin_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.5&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.6&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.7&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;omap_timer.8&quot;</span><span class="p">,</span>	<span class="s">&quot;sys_ck&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">syc_clk_div_ck</span><span class="p">,</span>	<span class="n">CK_443X</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">omap4xxx_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">omap_clk</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cpu_clkflg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap443x</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">RATE_IN_4430</span><span class="p">;</span>
		<span class="n">cpu_clkflg</span> <span class="o">=</span> <span class="n">CK_443X</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap446x</span><span class="p">()</span> <span class="o">||</span> <span class="n">cpu_is_omap447x</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cpu_mask</span> <span class="o">=</span> <span class="n">RATE_IN_4460</span> <span class="o">|</span> <span class="n">RATE_IN_4430</span><span class="p">;</span>
		<span class="n">cpu_clkflg</span> <span class="o">=</span> <span class="n">CK_446X</span> <span class="o">|</span> <span class="n">CK_443X</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap447x</span><span class="p">())</span>
			<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;WARNING: OMAP4470 clock data incomplete!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clk_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap2_clk_functions</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Must stay commented until all OMAP SoC drivers are</span>
<span class="cm">	 * converted to runtime PM, or drivers may start crashing</span>
<span class="cm">	 *</span>
<span class="cm">	 * omap2_clk_disable_clkdm_control();</span>
<span class="cm">	 */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">c</span> <span class="o">=</span> <span class="n">omap44xx_clks</span><span class="p">;</span> <span class="n">c</span> <span class="o">&lt;</span> <span class="n">omap44xx_clks</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap44xx_clks</span><span class="p">);</span>
									  <span class="n">c</span><span class="o">++</span><span class="p">)</span>
		<span class="n">clk_preinit</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">c</span> <span class="o">=</span> <span class="n">omap44xx_clks</span><span class="p">;</span> <span class="n">c</span> <span class="o">&lt;</span> <span class="n">omap44xx_clks</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">omap44xx_clks</span><span class="p">);</span>
									  <span class="n">c</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cpu</span> <span class="o">&amp;</span> <span class="n">cpu_clkflg</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">clkdev_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">);</span>
			<span class="n">clk_register</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
			<span class="n">omap2_init_clk_clkdm</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lk</span><span class="p">.</span><span class="n">clk</span><span class="p">);</span>
		<span class="p">}</span>

	<span class="cm">/* Disable autoidle on all clocks; let the PM code enable it later */</span>
	<span class="n">omap_clk_disable_autoidle_all</span><span class="p">();</span>

	<span class="n">recalculate_root_clocks</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only enable those clocks we will need, let the drivers</span>
<span class="cm">	 * enable other clocks as necessary</span>
<span class="cm">	 */</span>
	<span class="n">clk_enable_init_clocks</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
