circuit Top :
  module Instfetch :
    input clock : Clock
    input reset : Reset
    output io : { flip branchFlag : UInt<1>, flip jumpFlag : UInt<1>, flip stallFlag : UInt<1>, flip branchTarget : UInt<64>, flip jumpTarget : UInt<64>, instOut : UInt<64>, pcOut : UInt<64>, flip fetchMem : { flip read_addr_a : UInt<64>, read_inst_a : UInt<32>}, flip envRead : { flip csr_read_addr : UInt<12>, csr_read_data : UInt<64>}}

    reg progcnter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h10004000")) @[Instfetch.scala 23:26]
    io.envRead.csr_read_addr <= UInt<12>("h305") @[Instfetch.scala 25:28]
    node _pcIncrement_T = add(progcnter, UInt<64>("h4")) @[Instfetch.scala 26:31]
    node pcIncrement = tail(_pcIncrement_T, 1) @[Instfetch.scala 26:31]
    node _pcNext_T = and(io.fetchMem.read_inst_a, UInt<32>("hffffffff")) @[Instfetch.scala 31:30]
    node _pcNext_T_1 = eq(UInt<7>("h73"), _pcNext_T) @[Instfetch.scala 31:30]
    node _pcNext_T_2 = mux(io.stallFlag, progcnter, pcIncrement) @[Mux.scala 101:16]
    node _pcNext_T_3 = mux(_pcNext_T_1, io.envRead.csr_read_data, _pcNext_T_2) @[Mux.scala 101:16]
    node _pcNext_T_4 = mux(io.jumpFlag, io.jumpTarget, _pcNext_T_3) @[Mux.scala 101:16]
    node pcNext = mux(io.branchFlag, io.branchTarget, _pcNext_T_4) @[Mux.scala 101:16]
    progcnter <= pcNext @[Instfetch.scala 34:13]
    io.fetchMem.read_addr_a <= progcnter @[Instfetch.scala 35:27]
    io.instOut <= io.fetchMem.read_inst_a @[Instfetch.scala 36:14]
    io.pcOut <= progcnter @[Instfetch.scala 37:12]

  module FetchToDecode :
    input clock : Clock
    input reset : Reset
    output io : { flip stallFlag : UInt<1>, flip pcIn : UInt<64>, flip instIn : UInt<32>, flip jumpOrBranchFlag : UInt<1>, instOut : UInt<32>, pcOut : UInt<64>}

    reg progcnter : UInt<64>, clock with :
      reset => (reset, UInt<64>("h10004000")) @[FetchToDecode.scala 17:26]
    reg instReg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[FetchToDecode.scala 18:24]
    node _instUpdate_T = mux(io.stallFlag, instReg, io.instIn) @[Mux.scala 101:16]
    node instUpdate = mux(io.jumpOrBranchFlag, UInt<32>("h13000000"), _instUpdate_T) @[Mux.scala 101:16]
    instReg <= instUpdate @[FetchToDecode.scala 23:11]
    node pcMux = mux(io.stallFlag, progcnter, io.pcIn) @[FetchToDecode.scala 25:18]
    progcnter <= pcMux @[FetchToDecode.scala 26:13]
    io.instOut <= instReg @[FetchToDecode.scala 28:14]
    io.pcOut <= progcnter @[FetchToDecode.scala 29:12]

  module Decode :
    input clock : Clock
    input reset : Reset
    output io : { flip branchFlag : UInt<1>, flip jumpFlag : UInt<1>, flip stallFlag : UInt<1>, flip inst : UInt<32>, flip cur_pc : UInt<64>, pcOut : UInt<64>, decodeOut : { alu_exe_fun : UInt<5>, memType : UInt<4>, regType : UInt<2>, wbType : UInt<3>, CSRType : UInt<3>, csrAddr : UInt<12>}, srcOut : { aluSrc_a : UInt<64>, aluSrc_b : UInt<64>, regB_data : UInt<64>, writeback_addr : UInt<5>, imm_b : UInt<64>}, flip forward : { flip srcAddrA : UInt<5>, flip srcAddrB : UInt<5>, hazardAData : UInt<64>, hazardBData : UInt<64>}, flip stall : { flip srcAddrA : UInt<5>, flip srcAddrB : UInt<5>}}

    node _de_inst_T = or(io.stallFlag, io.branchFlag) @[Decode.scala 24:34]
    node _de_inst_T_1 = or(_de_inst_T, io.jumpFlag) @[Decode.scala 24:51]
    node de_inst = mux(_de_inst_T_1, UInt<32>("h13000000"), io.inst) @[Decode.scala 24:20]
    node rsA_addr = bits(de_inst, 19, 15) @[Decode.scala 26:25]
    node rsB_addr = bits(de_inst, 24, 20) @[Decode.scala 27:25]
    io.forward.srcAddrA <= rsA_addr @[Decode.scala 29:23]
    io.forward.srcAddrB <= rsB_addr @[Decode.scala 30:23]
    io.stall.srcAddrA <= rsA_addr @[Decode.scala 32:21]
    io.stall.srcAddrB <= rsB_addr @[Decode.scala 33:21]
    node write_back_reg_addr = bits(de_inst, 11, 7) @[Decode.scala 38:36]
    node imm_i = bits(de_inst, 31, 20) @[Decode.scala 41:22]
    node _imm_i_sext_T = bits(imm_i, 11, 11) @[Decode.scala 42:38]
    node _imm_i_sext_T_1 = bits(_imm_i_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _imm_i_sext_T_2 = mux(_imm_i_sext_T_1, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[Bitwise.scala 74:12]
    node imm_i_sext = cat(_imm_i_sext_T_2, imm_i) @[Cat.scala 31:58]
    node _imm_s_T = bits(de_inst, 31, 25) @[Decode.scala 43:26]
    node _imm_s_T_1 = bits(de_inst, 11, 7) @[Decode.scala 43:43]
    node imm_s = cat(_imm_s_T, _imm_s_T_1) @[Cat.scala 31:58]
    node _imm_s_sext_T = bits(imm_s, 11, 11) @[Decode.scala 44:38]
    node _imm_s_sext_T_1 = bits(_imm_s_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _imm_s_sext_T_2 = mux(_imm_s_sext_T_1, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[Bitwise.scala 74:12]
    node imm_s_sext = cat(_imm_s_sext_T_2, imm_s) @[Cat.scala 31:58]
    node _imm_b_T = bits(de_inst, 31, 31) @[Decode.scala 45:26]
    node _imm_b_T_1 = bits(de_inst, 7, 7) @[Decode.scala 45:39]
    node _imm_b_T_2 = bits(de_inst, 30, 25) @[Decode.scala 45:51]
    node _imm_b_T_3 = bits(de_inst, 11, 8) @[Decode.scala 45:68]
    node imm_b_lo = cat(_imm_b_T_2, _imm_b_T_3) @[Cat.scala 31:58]
    node imm_b_hi = cat(_imm_b_T, _imm_b_T_1) @[Cat.scala 31:58]
    node imm_b = cat(imm_b_hi, imm_b_lo) @[Cat.scala 31:58]
    node _imm_b_sext_T = bits(imm_b, 11, 11) @[Decode.scala 46:38]
    node _imm_b_sext_T_1 = bits(_imm_b_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _imm_b_sext_T_2 = mux(_imm_b_sext_T_1, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[Bitwise.scala 74:12]
    node _imm_b_sext_T_3 = dshr(UInt<1>("h0"), UInt<1>("h1")) @[Decode.scala 46:55]
    node _imm_b_sext_T_4 = bits(_imm_b_sext_T_3, 0, 0) @[Decode.scala 46:55]
    node imm_b_sext_hi = cat(_imm_b_sext_T_2, imm_b) @[Cat.scala 31:58]
    node imm_b_sext = cat(imm_b_sext_hi, _imm_b_sext_T_4) @[Cat.scala 31:58]
    node _imm_j_T = bits(de_inst, 31, 31) @[Decode.scala 47:26]
    node _imm_j_T_1 = bits(de_inst, 19, 12) @[Decode.scala 47:39]
    node _imm_j_T_2 = bits(de_inst, 20, 20) @[Decode.scala 47:56]
    node _imm_j_T_3 = bits(de_inst, 30, 21) @[Decode.scala 47:69]
    node imm_j_lo = cat(_imm_j_T_2, _imm_j_T_3) @[Cat.scala 31:58]
    node imm_j_hi = cat(_imm_j_T, _imm_j_T_1) @[Cat.scala 31:58]
    node imm_j = cat(imm_j_hi, imm_j_lo) @[Cat.scala 31:58]
    node _imm_j_sext_T = bits(imm_j, 19, 19) @[Decode.scala 48:38]
    node _imm_j_sext_T_1 = bits(_imm_j_sext_T, 0, 0) @[Bitwise.scala 74:15]
    node _imm_j_sext_T_2 = mux(_imm_j_sext_T_1, UInt<43>("h7ffffffffff"), UInt<43>("h0")) @[Bitwise.scala 74:12]
    node _imm_j_sext_T_3 = dshr(UInt<1>("h0"), UInt<1>("h1")) @[Decode.scala 48:55]
    node _imm_j_sext_T_4 = bits(_imm_j_sext_T_3, 0, 0) @[Decode.scala 48:55]
    node imm_j_sext_hi = cat(_imm_j_sext_T_2, imm_j) @[Cat.scala 31:58]
    node imm_j_sext = cat(imm_j_sext_hi, _imm_j_sext_T_4) @[Cat.scala 31:58]
    node imm_u = bits(de_inst, 31, 12) @[Decode.scala 49:22]
    node _imm_u_shifted_T = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 74:12]
    node imm_u_shifted = cat(imm_u, _imm_u_shifted_T) @[Cat.scala 31:58]
    node imm_z = bits(de_inst, 19, 15) @[Decode.scala 51:22]
    node _imm_z_uext_T = mux(UInt<1>("h0"), UInt<59>("h7ffffffffffffff"), UInt<59>("h0")) @[Bitwise.scala 74:12]
    node imm_z_uext = cat(_imm_z_uext_T, imm_z) @[Cat.scala 31:58]
    node _controlSignals_T = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_1 = eq(UInt<6>("h33"), _controlSignals_T) @[Lookup.scala 31:38]
    node _controlSignals_T_2 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_3 = eq(UInt<6>("h3b"), _controlSignals_T_2) @[Lookup.scala 31:38]
    node _controlSignals_T_4 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_5 = eq(UInt<31>("h40000033"), _controlSignals_T_4) @[Lookup.scala 31:38]
    node _controlSignals_T_6 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_7 = eq(UInt<31>("h4000003b"), _controlSignals_T_6) @[Lookup.scala 31:38]
    node _controlSignals_T_8 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_9 = eq(UInt<15>("h7033"), _controlSignals_T_8) @[Lookup.scala 31:38]
    node _controlSignals_T_10 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_11 = eq(UInt<15>("h6033"), _controlSignals_T_10) @[Lookup.scala 31:38]
    node _controlSignals_T_12 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_13 = eq(UInt<15>("h4033"), _controlSignals_T_12) @[Lookup.scala 31:38]
    node _controlSignals_T_14 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_15 = eq(UInt<13>("h1033"), _controlSignals_T_14) @[Lookup.scala 31:38]
    node _controlSignals_T_16 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_17 = eq(UInt<13>("h103b"), _controlSignals_T_16) @[Lookup.scala 31:38]
    node _controlSignals_T_18 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_19 = eq(UInt<15>("h5033"), _controlSignals_T_18) @[Lookup.scala 31:38]
    node _controlSignals_T_20 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_21 = eq(UInt<15>("h503b"), _controlSignals_T_20) @[Lookup.scala 31:38]
    node _controlSignals_T_22 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_23 = eq(UInt<31>("h40005033"), _controlSignals_T_22) @[Lookup.scala 31:38]
    node _controlSignals_T_24 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_25 = eq(UInt<31>("h5000503b"), _controlSignals_T_24) @[Lookup.scala 31:38]
    node _controlSignals_T_26 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_27 = eq(UInt<14>("h2033"), _controlSignals_T_26) @[Lookup.scala 31:38]
    node _controlSignals_T_28 = and(de_inst, UInt<32>("hfe00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_29 = eq(UInt<14>("h3033"), _controlSignals_T_28) @[Lookup.scala 31:38]
    node _controlSignals_T_30 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_31 = eq(UInt<5>("h13"), _controlSignals_T_30) @[Lookup.scala 31:38]
    node _controlSignals_T_32 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_33 = eq(UInt<5>("h1b"), _controlSignals_T_32) @[Lookup.scala 31:38]
    node _controlSignals_T_34 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_35 = eq(UInt<15>("h7013"), _controlSignals_T_34) @[Lookup.scala 31:38]
    node _controlSignals_T_36 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_37 = eq(UInt<15>("h7013"), _controlSignals_T_36) @[Lookup.scala 31:38]
    node _controlSignals_T_38 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_39 = eq(UInt<15>("h6013"), _controlSignals_T_38) @[Lookup.scala 31:38]
    node _controlSignals_T_40 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_41 = eq(UInt<15>("h4013"), _controlSignals_T_40) @[Lookup.scala 31:38]
    node _controlSignals_T_42 = and(de_inst, UInt<32>("hfc00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_43 = eq(UInt<13>("h1013"), _controlSignals_T_42) @[Lookup.scala 31:38]
    node _controlSignals_T_44 = and(de_inst, UInt<32>("hfc00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_45 = eq(UInt<13>("h101b"), _controlSignals_T_44) @[Lookup.scala 31:38]
    node _controlSignals_T_46 = and(de_inst, UInt<32>("hfc00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_47 = eq(UInt<15>("h5013"), _controlSignals_T_46) @[Lookup.scala 31:38]
    node _controlSignals_T_48 = and(de_inst, UInt<32>("hfc00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_49 = eq(UInt<15>("h501b"), _controlSignals_T_48) @[Lookup.scala 31:38]
    node _controlSignals_T_50 = and(de_inst, UInt<32>("hfc00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_51 = eq(UInt<31>("h40005013"), _controlSignals_T_50) @[Lookup.scala 31:38]
    node _controlSignals_T_52 = and(de_inst, UInt<32>("hfc00707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_53 = eq(UInt<31>("h4000501b"), _controlSignals_T_52) @[Lookup.scala 31:38]
    node _controlSignals_T_54 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_55 = eq(UInt<14>("h2013"), _controlSignals_T_54) @[Lookup.scala 31:38]
    node _controlSignals_T_56 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_57 = eq(UInt<14>("h3013"), _controlSignals_T_56) @[Lookup.scala 31:38]
    node _controlSignals_T_58 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_59 = eq(UInt<2>("h3"), _controlSignals_T_58) @[Lookup.scala 31:38]
    node _controlSignals_T_60 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_61 = eq(UInt<15>("h4003"), _controlSignals_T_60) @[Lookup.scala 31:38]
    node _controlSignals_T_62 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_63 = eq(UInt<13>("h1003"), _controlSignals_T_62) @[Lookup.scala 31:38]
    node _controlSignals_T_64 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_65 = eq(UInt<15>("h5003"), _controlSignals_T_64) @[Lookup.scala 31:38]
    node _controlSignals_T_66 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_67 = eq(UInt<14>("h2003"), _controlSignals_T_66) @[Lookup.scala 31:38]
    node _controlSignals_T_68 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_69 = eq(UInt<15>("h6003"), _controlSignals_T_68) @[Lookup.scala 31:38]
    node _controlSignals_T_70 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_71 = eq(UInt<14>("h3003"), _controlSignals_T_70) @[Lookup.scala 31:38]
    node _controlSignals_T_72 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_73 = eq(UInt<6>("h23"), _controlSignals_T_72) @[Lookup.scala 31:38]
    node _controlSignals_T_74 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_75 = eq(UInt<13>("h1023"), _controlSignals_T_74) @[Lookup.scala 31:38]
    node _controlSignals_T_76 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_77 = eq(UInt<14>("h2023"), _controlSignals_T_76) @[Lookup.scala 31:38]
    node _controlSignals_T_78 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_79 = eq(UInt<14>("h3023"), _controlSignals_T_78) @[Lookup.scala 31:38]
    node _controlSignals_T_80 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_81 = eq(UInt<7>("h63"), _controlSignals_T_80) @[Lookup.scala 31:38]
    node _controlSignals_T_82 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_83 = eq(UInt<15>("h5063"), _controlSignals_T_82) @[Lookup.scala 31:38]
    node _controlSignals_T_84 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_85 = eq(UInt<15>("h7063"), _controlSignals_T_84) @[Lookup.scala 31:38]
    node _controlSignals_T_86 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_87 = eq(UInt<15>("h4063"), _controlSignals_T_86) @[Lookup.scala 31:38]
    node _controlSignals_T_88 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_89 = eq(UInt<15>("h6063"), _controlSignals_T_88) @[Lookup.scala 31:38]
    node _controlSignals_T_90 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_91 = eq(UInt<13>("h1063"), _controlSignals_T_90) @[Lookup.scala 31:38]
    node _controlSignals_T_92 = and(de_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_93 = eq(UInt<7>("h6f"), _controlSignals_T_92) @[Lookup.scala 31:38]
    node _controlSignals_T_94 = and(de_inst, UInt<15>("h707f")) @[Lookup.scala 31:38]
    node _controlSignals_T_95 = eq(UInt<7>("h67"), _controlSignals_T_94) @[Lookup.scala 31:38]
    node _controlSignals_T_96 = and(de_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_97 = eq(UInt<5>("h17"), _controlSignals_T_96) @[Lookup.scala 31:38]
    node _controlSignals_T_98 = and(de_inst, UInt<7>("h7f")) @[Lookup.scala 31:38]
    node _controlSignals_T_99 = eq(UInt<6>("h37"), _controlSignals_T_98) @[Lookup.scala 31:38]
    node _controlSignals_T_100 = and(de_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _controlSignals_T_101 = eq(UInt<21>("h100073"), _controlSignals_T_100) @[Lookup.scala 31:38]
    node _controlSignals_T_102 = and(de_inst, UInt<32>("hffffffff")) @[Lookup.scala 31:38]
    node _controlSignals_T_103 = eq(UInt<7>("h73"), _controlSignals_T_102) @[Lookup.scala 31:38]
    node _controlSignals_T_104 = mux(_controlSignals_T_103, UInt<5>("h0"), UInt<5>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_105 = mux(_controlSignals_T_101, UInt<5>("h0"), _controlSignals_T_104) @[Lookup.scala 34:39]
    node _controlSignals_T_106 = mux(_controlSignals_T_99, UInt<5>("h1"), _controlSignals_T_105) @[Lookup.scala 34:39]
    node _controlSignals_T_107 = mux(_controlSignals_T_97, UInt<5>("h1"), _controlSignals_T_106) @[Lookup.scala 34:39]
    node _controlSignals_T_108 = mux(_controlSignals_T_95, UInt<5>("hb"), _controlSignals_T_107) @[Lookup.scala 34:39]
    node _controlSignals_T_109 = mux(_controlSignals_T_93, UInt<5>("h1"), _controlSignals_T_108) @[Lookup.scala 34:39]
    node _controlSignals_T_110 = mux(_controlSignals_T_91, UInt<5>("he"), _controlSignals_T_109) @[Lookup.scala 34:39]
    node _controlSignals_T_111 = mux(_controlSignals_T_89, UInt<5>("hf"), _controlSignals_T_110) @[Lookup.scala 34:39]
    node _controlSignals_T_112 = mux(_controlSignals_T_87, UInt<5>("h11"), _controlSignals_T_111) @[Lookup.scala 34:39]
    node _controlSignals_T_113 = mux(_controlSignals_T_85, UInt<5>("h10"), _controlSignals_T_112) @[Lookup.scala 34:39]
    node _controlSignals_T_114 = mux(_controlSignals_T_83, UInt<5>("h12"), _controlSignals_T_113) @[Lookup.scala 34:39]
    node _controlSignals_T_115 = mux(_controlSignals_T_81, UInt<5>("hd"), _controlSignals_T_114) @[Lookup.scala 34:39]
    node _controlSignals_T_116 = mux(_controlSignals_T_79, UInt<5>("h1"), _controlSignals_T_115) @[Lookup.scala 34:39]
    node _controlSignals_T_117 = mux(_controlSignals_T_77, UInt<5>("h1"), _controlSignals_T_116) @[Lookup.scala 34:39]
    node _controlSignals_T_118 = mux(_controlSignals_T_75, UInt<5>("h1"), _controlSignals_T_117) @[Lookup.scala 34:39]
    node _controlSignals_T_119 = mux(_controlSignals_T_73, UInt<5>("h1"), _controlSignals_T_118) @[Lookup.scala 34:39]
    node _controlSignals_T_120 = mux(_controlSignals_T_71, UInt<5>("h1"), _controlSignals_T_119) @[Lookup.scala 34:39]
    node _controlSignals_T_121 = mux(_controlSignals_T_69, UInt<5>("h1"), _controlSignals_T_120) @[Lookup.scala 34:39]
    node _controlSignals_T_122 = mux(_controlSignals_T_67, UInt<5>("h1"), _controlSignals_T_121) @[Lookup.scala 34:39]
    node _controlSignals_T_123 = mux(_controlSignals_T_65, UInt<5>("h1"), _controlSignals_T_122) @[Lookup.scala 34:39]
    node _controlSignals_T_124 = mux(_controlSignals_T_63, UInt<5>("h1"), _controlSignals_T_123) @[Lookup.scala 34:39]
    node _controlSignals_T_125 = mux(_controlSignals_T_61, UInt<5>("h1"), _controlSignals_T_124) @[Lookup.scala 34:39]
    node _controlSignals_T_126 = mux(_controlSignals_T_59, UInt<5>("h1"), _controlSignals_T_125) @[Lookup.scala 34:39]
    node _controlSignals_T_127 = mux(_controlSignals_T_57, UInt<5>("h9"), _controlSignals_T_126) @[Lookup.scala 34:39]
    node _controlSignals_T_128 = mux(_controlSignals_T_55, UInt<5>("h9"), _controlSignals_T_127) @[Lookup.scala 34:39]
    node _controlSignals_T_129 = mux(_controlSignals_T_53, UInt<5>("h8"), _controlSignals_T_128) @[Lookup.scala 34:39]
    node _controlSignals_T_130 = mux(_controlSignals_T_51, UInt<5>("h8"), _controlSignals_T_129) @[Lookup.scala 34:39]
    node _controlSignals_T_131 = mux(_controlSignals_T_49, UInt<5>("h7"), _controlSignals_T_130) @[Lookup.scala 34:39]
    node _controlSignals_T_132 = mux(_controlSignals_T_47, UInt<5>("h7"), _controlSignals_T_131) @[Lookup.scala 34:39]
    node _controlSignals_T_133 = mux(_controlSignals_T_45, UInt<5>("h6"), _controlSignals_T_132) @[Lookup.scala 34:39]
    node _controlSignals_T_134 = mux(_controlSignals_T_43, UInt<5>("h6"), _controlSignals_T_133) @[Lookup.scala 34:39]
    node _controlSignals_T_135 = mux(_controlSignals_T_41, UInt<5>("h5"), _controlSignals_T_134) @[Lookup.scala 34:39]
    node _controlSignals_T_136 = mux(_controlSignals_T_39, UInt<5>("h4"), _controlSignals_T_135) @[Lookup.scala 34:39]
    node _controlSignals_T_137 = mux(_controlSignals_T_37, UInt<5>("h3"), _controlSignals_T_136) @[Lookup.scala 34:39]
    node _controlSignals_T_138 = mux(_controlSignals_T_35, UInt<5>("h3"), _controlSignals_T_137) @[Lookup.scala 34:39]
    node _controlSignals_T_139 = mux(_controlSignals_T_33, UInt<5>("h1"), _controlSignals_T_138) @[Lookup.scala 34:39]
    node _controlSignals_T_140 = mux(_controlSignals_T_31, UInt<5>("h1"), _controlSignals_T_139) @[Lookup.scala 34:39]
    node _controlSignals_T_141 = mux(_controlSignals_T_29, UInt<5>("h9"), _controlSignals_T_140) @[Lookup.scala 34:39]
    node _controlSignals_T_142 = mux(_controlSignals_T_27, UInt<5>("h9"), _controlSignals_T_141) @[Lookup.scala 34:39]
    node _controlSignals_T_143 = mux(_controlSignals_T_25, UInt<5>("h8"), _controlSignals_T_142) @[Lookup.scala 34:39]
    node _controlSignals_T_144 = mux(_controlSignals_T_23, UInt<5>("h8"), _controlSignals_T_143) @[Lookup.scala 34:39]
    node _controlSignals_T_145 = mux(_controlSignals_T_21, UInt<5>("h7"), _controlSignals_T_144) @[Lookup.scala 34:39]
    node _controlSignals_T_146 = mux(_controlSignals_T_19, UInt<5>("h7"), _controlSignals_T_145) @[Lookup.scala 34:39]
    node _controlSignals_T_147 = mux(_controlSignals_T_17, UInt<5>("h6"), _controlSignals_T_146) @[Lookup.scala 34:39]
    node _controlSignals_T_148 = mux(_controlSignals_T_15, UInt<5>("h6"), _controlSignals_T_147) @[Lookup.scala 34:39]
    node _controlSignals_T_149 = mux(_controlSignals_T_13, UInt<5>("h5"), _controlSignals_T_148) @[Lookup.scala 34:39]
    node _controlSignals_T_150 = mux(_controlSignals_T_11, UInt<5>("h4"), _controlSignals_T_149) @[Lookup.scala 34:39]
    node _controlSignals_T_151 = mux(_controlSignals_T_9, UInt<5>("h3"), _controlSignals_T_150) @[Lookup.scala 34:39]
    node _controlSignals_T_152 = mux(_controlSignals_T_7, UInt<5>("h2"), _controlSignals_T_151) @[Lookup.scala 34:39]
    node _controlSignals_T_153 = mux(_controlSignals_T_5, UInt<5>("h2"), _controlSignals_T_152) @[Lookup.scala 34:39]
    node _controlSignals_T_154 = mux(_controlSignals_T_3, UInt<5>("h1"), _controlSignals_T_153) @[Lookup.scala 34:39]
    node alu_exe_fun = mux(_controlSignals_T_1, UInt<5>("h1"), _controlSignals_T_154) @[Lookup.scala 34:39]
    node _controlSignals_T_155 = mux(_controlSignals_T_103, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_156 = mux(_controlSignals_T_101, UInt<2>("h0"), _controlSignals_T_155) @[Lookup.scala 34:39]
    node _controlSignals_T_157 = mux(_controlSignals_T_99, UInt<2>("h0"), _controlSignals_T_156) @[Lookup.scala 34:39]
    node _controlSignals_T_158 = mux(_controlSignals_T_97, UInt<2>("h3"), _controlSignals_T_157) @[Lookup.scala 34:39]
    node _controlSignals_T_159 = mux(_controlSignals_T_95, UInt<2>("h3"), _controlSignals_T_158) @[Lookup.scala 34:39]
    node _controlSignals_T_160 = mux(_controlSignals_T_93, UInt<2>("h3"), _controlSignals_T_159) @[Lookup.scala 34:39]
    node _controlSignals_T_161 = mux(_controlSignals_T_91, UInt<2>("h1"), _controlSignals_T_160) @[Lookup.scala 34:39]
    node _controlSignals_T_162 = mux(_controlSignals_T_89, UInt<2>("h1"), _controlSignals_T_161) @[Lookup.scala 34:39]
    node _controlSignals_T_163 = mux(_controlSignals_T_87, UInt<2>("h1"), _controlSignals_T_162) @[Lookup.scala 34:39]
    node _controlSignals_T_164 = mux(_controlSignals_T_85, UInt<2>("h1"), _controlSignals_T_163) @[Lookup.scala 34:39]
    node _controlSignals_T_165 = mux(_controlSignals_T_83, UInt<2>("h1"), _controlSignals_T_164) @[Lookup.scala 34:39]
    node _controlSignals_T_166 = mux(_controlSignals_T_81, UInt<2>("h1"), _controlSignals_T_165) @[Lookup.scala 34:39]
    node _controlSignals_T_167 = mux(_controlSignals_T_79, UInt<2>("h1"), _controlSignals_T_166) @[Lookup.scala 34:39]
    node _controlSignals_T_168 = mux(_controlSignals_T_77, UInt<2>("h1"), _controlSignals_T_167) @[Lookup.scala 34:39]
    node _controlSignals_T_169 = mux(_controlSignals_T_75, UInt<2>("h1"), _controlSignals_T_168) @[Lookup.scala 34:39]
    node _controlSignals_T_170 = mux(_controlSignals_T_73, UInt<2>("h1"), _controlSignals_T_169) @[Lookup.scala 34:39]
    node _controlSignals_T_171 = mux(_controlSignals_T_71, UInt<2>("h1"), _controlSignals_T_170) @[Lookup.scala 34:39]
    node _controlSignals_T_172 = mux(_controlSignals_T_69, UInt<2>("h1"), _controlSignals_T_171) @[Lookup.scala 34:39]
    node _controlSignals_T_173 = mux(_controlSignals_T_67, UInt<2>("h1"), _controlSignals_T_172) @[Lookup.scala 34:39]
    node _controlSignals_T_174 = mux(_controlSignals_T_65, UInt<2>("h1"), _controlSignals_T_173) @[Lookup.scala 34:39]
    node _controlSignals_T_175 = mux(_controlSignals_T_63, UInt<2>("h1"), _controlSignals_T_174) @[Lookup.scala 34:39]
    node _controlSignals_T_176 = mux(_controlSignals_T_61, UInt<2>("h1"), _controlSignals_T_175) @[Lookup.scala 34:39]
    node _controlSignals_T_177 = mux(_controlSignals_T_59, UInt<2>("h1"), _controlSignals_T_176) @[Lookup.scala 34:39]
    node _controlSignals_T_178 = mux(_controlSignals_T_57, UInt<2>("h1"), _controlSignals_T_177) @[Lookup.scala 34:39]
    node _controlSignals_T_179 = mux(_controlSignals_T_55, UInt<2>("h1"), _controlSignals_T_178) @[Lookup.scala 34:39]
    node _controlSignals_T_180 = mux(_controlSignals_T_53, UInt<2>("h1"), _controlSignals_T_179) @[Lookup.scala 34:39]
    node _controlSignals_T_181 = mux(_controlSignals_T_51, UInt<2>("h1"), _controlSignals_T_180) @[Lookup.scala 34:39]
    node _controlSignals_T_182 = mux(_controlSignals_T_49, UInt<2>("h1"), _controlSignals_T_181) @[Lookup.scala 34:39]
    node _controlSignals_T_183 = mux(_controlSignals_T_47, UInt<2>("h1"), _controlSignals_T_182) @[Lookup.scala 34:39]
    node _controlSignals_T_184 = mux(_controlSignals_T_45, UInt<2>("h1"), _controlSignals_T_183) @[Lookup.scala 34:39]
    node _controlSignals_T_185 = mux(_controlSignals_T_43, UInt<2>("h1"), _controlSignals_T_184) @[Lookup.scala 34:39]
    node _controlSignals_T_186 = mux(_controlSignals_T_41, UInt<2>("h1"), _controlSignals_T_185) @[Lookup.scala 34:39]
    node _controlSignals_T_187 = mux(_controlSignals_T_39, UInt<2>("h1"), _controlSignals_T_186) @[Lookup.scala 34:39]
    node _controlSignals_T_188 = mux(_controlSignals_T_37, UInt<2>("h1"), _controlSignals_T_187) @[Lookup.scala 34:39]
    node _controlSignals_T_189 = mux(_controlSignals_T_35, UInt<2>("h1"), _controlSignals_T_188) @[Lookup.scala 34:39]
    node _controlSignals_T_190 = mux(_controlSignals_T_33, UInt<2>("h1"), _controlSignals_T_189) @[Lookup.scala 34:39]
    node _controlSignals_T_191 = mux(_controlSignals_T_31, UInt<2>("h1"), _controlSignals_T_190) @[Lookup.scala 34:39]
    node _controlSignals_T_192 = mux(_controlSignals_T_29, UInt<2>("h1"), _controlSignals_T_191) @[Lookup.scala 34:39]
    node _controlSignals_T_193 = mux(_controlSignals_T_27, UInt<2>("h1"), _controlSignals_T_192) @[Lookup.scala 34:39]
    node _controlSignals_T_194 = mux(_controlSignals_T_25, UInt<2>("h1"), _controlSignals_T_193) @[Lookup.scala 34:39]
    node _controlSignals_T_195 = mux(_controlSignals_T_23, UInt<2>("h1"), _controlSignals_T_194) @[Lookup.scala 34:39]
    node _controlSignals_T_196 = mux(_controlSignals_T_21, UInt<2>("h1"), _controlSignals_T_195) @[Lookup.scala 34:39]
    node _controlSignals_T_197 = mux(_controlSignals_T_19, UInt<2>("h1"), _controlSignals_T_196) @[Lookup.scala 34:39]
    node _controlSignals_T_198 = mux(_controlSignals_T_17, UInt<2>("h1"), _controlSignals_T_197) @[Lookup.scala 34:39]
    node _controlSignals_T_199 = mux(_controlSignals_T_15, UInt<2>("h1"), _controlSignals_T_198) @[Lookup.scala 34:39]
    node _controlSignals_T_200 = mux(_controlSignals_T_13, UInt<2>("h1"), _controlSignals_T_199) @[Lookup.scala 34:39]
    node _controlSignals_T_201 = mux(_controlSignals_T_11, UInt<2>("h1"), _controlSignals_T_200) @[Lookup.scala 34:39]
    node _controlSignals_T_202 = mux(_controlSignals_T_9, UInt<2>("h1"), _controlSignals_T_201) @[Lookup.scala 34:39]
    node _controlSignals_T_203 = mux(_controlSignals_T_7, UInt<2>("h1"), _controlSignals_T_202) @[Lookup.scala 34:39]
    node _controlSignals_T_204 = mux(_controlSignals_T_5, UInt<2>("h1"), _controlSignals_T_203) @[Lookup.scala 34:39]
    node _controlSignals_T_205 = mux(_controlSignals_T_3, UInt<2>("h1"), _controlSignals_T_204) @[Lookup.scala 34:39]
    node controlSignals_1 = mux(_controlSignals_T_1, UInt<2>("h1"), _controlSignals_T_205) @[Lookup.scala 34:39]
    node _controlSignals_T_206 = mux(_controlSignals_T_103, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_207 = mux(_controlSignals_T_101, UInt<3>("h0"), _controlSignals_T_206) @[Lookup.scala 34:39]
    node _controlSignals_T_208 = mux(_controlSignals_T_99, UInt<3>("h5"), _controlSignals_T_207) @[Lookup.scala 34:39]
    node _controlSignals_T_209 = mux(_controlSignals_T_97, UInt<3>("h5"), _controlSignals_T_208) @[Lookup.scala 34:39]
    node _controlSignals_T_210 = mux(_controlSignals_T_95, UInt<3>("h3"), _controlSignals_T_209) @[Lookup.scala 34:39]
    node _controlSignals_T_211 = mux(_controlSignals_T_93, UInt<3>("h3"), _controlSignals_T_210) @[Lookup.scala 34:39]
    node _controlSignals_T_212 = mux(_controlSignals_T_91, UInt<3>("h1"), _controlSignals_T_211) @[Lookup.scala 34:39]
    node _controlSignals_T_213 = mux(_controlSignals_T_89, UInt<3>("h1"), _controlSignals_T_212) @[Lookup.scala 34:39]
    node _controlSignals_T_214 = mux(_controlSignals_T_87, UInt<3>("h1"), _controlSignals_T_213) @[Lookup.scala 34:39]
    node _controlSignals_T_215 = mux(_controlSignals_T_85, UInt<3>("h1"), _controlSignals_T_214) @[Lookup.scala 34:39]
    node _controlSignals_T_216 = mux(_controlSignals_T_83, UInt<3>("h1"), _controlSignals_T_215) @[Lookup.scala 34:39]
    node _controlSignals_T_217 = mux(_controlSignals_T_81, UInt<3>("h1"), _controlSignals_T_216) @[Lookup.scala 34:39]
    node _controlSignals_T_218 = mux(_controlSignals_T_79, UInt<3>("h4"), _controlSignals_T_217) @[Lookup.scala 34:39]
    node _controlSignals_T_219 = mux(_controlSignals_T_77, UInt<3>("h4"), _controlSignals_T_218) @[Lookup.scala 34:39]
    node _controlSignals_T_220 = mux(_controlSignals_T_75, UInt<3>("h4"), _controlSignals_T_219) @[Lookup.scala 34:39]
    node _controlSignals_T_221 = mux(_controlSignals_T_73, UInt<3>("h4"), _controlSignals_T_220) @[Lookup.scala 34:39]
    node _controlSignals_T_222 = mux(_controlSignals_T_71, UInt<3>("h2"), _controlSignals_T_221) @[Lookup.scala 34:39]
    node _controlSignals_T_223 = mux(_controlSignals_T_69, UInt<3>("h2"), _controlSignals_T_222) @[Lookup.scala 34:39]
    node _controlSignals_T_224 = mux(_controlSignals_T_67, UInt<3>("h2"), _controlSignals_T_223) @[Lookup.scala 34:39]
    node _controlSignals_T_225 = mux(_controlSignals_T_65, UInt<3>("h2"), _controlSignals_T_224) @[Lookup.scala 34:39]
    node _controlSignals_T_226 = mux(_controlSignals_T_63, UInt<3>("h2"), _controlSignals_T_225) @[Lookup.scala 34:39]
    node _controlSignals_T_227 = mux(_controlSignals_T_61, UInt<3>("h2"), _controlSignals_T_226) @[Lookup.scala 34:39]
    node _controlSignals_T_228 = mux(_controlSignals_T_59, UInt<3>("h2"), _controlSignals_T_227) @[Lookup.scala 34:39]
    node _controlSignals_T_229 = mux(_controlSignals_T_57, UInt<3>("h2"), _controlSignals_T_228) @[Lookup.scala 34:39]
    node _controlSignals_T_230 = mux(_controlSignals_T_55, UInt<3>("h2"), _controlSignals_T_229) @[Lookup.scala 34:39]
    node _controlSignals_T_231 = mux(_controlSignals_T_53, UInt<3>("h2"), _controlSignals_T_230) @[Lookup.scala 34:39]
    node _controlSignals_T_232 = mux(_controlSignals_T_51, UInt<3>("h2"), _controlSignals_T_231) @[Lookup.scala 34:39]
    node _controlSignals_T_233 = mux(_controlSignals_T_49, UInt<3>("h2"), _controlSignals_T_232) @[Lookup.scala 34:39]
    node _controlSignals_T_234 = mux(_controlSignals_T_47, UInt<3>("h2"), _controlSignals_T_233) @[Lookup.scala 34:39]
    node _controlSignals_T_235 = mux(_controlSignals_T_45, UInt<3>("h2"), _controlSignals_T_234) @[Lookup.scala 34:39]
    node _controlSignals_T_236 = mux(_controlSignals_T_43, UInt<3>("h2"), _controlSignals_T_235) @[Lookup.scala 34:39]
    node _controlSignals_T_237 = mux(_controlSignals_T_41, UInt<3>("h2"), _controlSignals_T_236) @[Lookup.scala 34:39]
    node _controlSignals_T_238 = mux(_controlSignals_T_39, UInt<3>("h2"), _controlSignals_T_237) @[Lookup.scala 34:39]
    node _controlSignals_T_239 = mux(_controlSignals_T_37, UInt<3>("h2"), _controlSignals_T_238) @[Lookup.scala 34:39]
    node _controlSignals_T_240 = mux(_controlSignals_T_35, UInt<3>("h2"), _controlSignals_T_239) @[Lookup.scala 34:39]
    node _controlSignals_T_241 = mux(_controlSignals_T_33, UInt<3>("h2"), _controlSignals_T_240) @[Lookup.scala 34:39]
    node _controlSignals_T_242 = mux(_controlSignals_T_31, UInt<3>("h2"), _controlSignals_T_241) @[Lookup.scala 34:39]
    node _controlSignals_T_243 = mux(_controlSignals_T_29, UInt<3>("h1"), _controlSignals_T_242) @[Lookup.scala 34:39]
    node _controlSignals_T_244 = mux(_controlSignals_T_27, UInt<3>("h1"), _controlSignals_T_243) @[Lookup.scala 34:39]
    node _controlSignals_T_245 = mux(_controlSignals_T_25, UInt<3>("h1"), _controlSignals_T_244) @[Lookup.scala 34:39]
    node _controlSignals_T_246 = mux(_controlSignals_T_23, UInt<3>("h1"), _controlSignals_T_245) @[Lookup.scala 34:39]
    node _controlSignals_T_247 = mux(_controlSignals_T_21, UInt<3>("h1"), _controlSignals_T_246) @[Lookup.scala 34:39]
    node _controlSignals_T_248 = mux(_controlSignals_T_19, UInt<3>("h1"), _controlSignals_T_247) @[Lookup.scala 34:39]
    node _controlSignals_T_249 = mux(_controlSignals_T_17, UInt<3>("h1"), _controlSignals_T_248) @[Lookup.scala 34:39]
    node _controlSignals_T_250 = mux(_controlSignals_T_15, UInt<3>("h1"), _controlSignals_T_249) @[Lookup.scala 34:39]
    node _controlSignals_T_251 = mux(_controlSignals_T_13, UInt<3>("h1"), _controlSignals_T_250) @[Lookup.scala 34:39]
    node _controlSignals_T_252 = mux(_controlSignals_T_11, UInt<3>("h1"), _controlSignals_T_251) @[Lookup.scala 34:39]
    node _controlSignals_T_253 = mux(_controlSignals_T_9, UInt<3>("h1"), _controlSignals_T_252) @[Lookup.scala 34:39]
    node _controlSignals_T_254 = mux(_controlSignals_T_7, UInt<3>("h1"), _controlSignals_T_253) @[Lookup.scala 34:39]
    node _controlSignals_T_255 = mux(_controlSignals_T_5, UInt<3>("h1"), _controlSignals_T_254) @[Lookup.scala 34:39]
    node _controlSignals_T_256 = mux(_controlSignals_T_3, UInt<3>("h1"), _controlSignals_T_255) @[Lookup.scala 34:39]
    node controlSignals_2 = mux(_controlSignals_T_1, UInt<3>("h1"), _controlSignals_T_256) @[Lookup.scala 34:39]
    node _controlSignals_T_257 = mux(_controlSignals_T_103, UInt<4>("h0"), UInt<4>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_258 = mux(_controlSignals_T_101, UInt<4>("h0"), _controlSignals_T_257) @[Lookup.scala 34:39]
    node _controlSignals_T_259 = mux(_controlSignals_T_99, UInt<4>("h0"), _controlSignals_T_258) @[Lookup.scala 34:39]
    node _controlSignals_T_260 = mux(_controlSignals_T_97, UInt<4>("h0"), _controlSignals_T_259) @[Lookup.scala 34:39]
    node _controlSignals_T_261 = mux(_controlSignals_T_95, UInt<4>("h0"), _controlSignals_T_260) @[Lookup.scala 34:39]
    node _controlSignals_T_262 = mux(_controlSignals_T_93, UInt<4>("h0"), _controlSignals_T_261) @[Lookup.scala 34:39]
    node _controlSignals_T_263 = mux(_controlSignals_T_91, UInt<4>("h0"), _controlSignals_T_262) @[Lookup.scala 34:39]
    node _controlSignals_T_264 = mux(_controlSignals_T_89, UInt<4>("h0"), _controlSignals_T_263) @[Lookup.scala 34:39]
    node _controlSignals_T_265 = mux(_controlSignals_T_87, UInt<4>("h0"), _controlSignals_T_264) @[Lookup.scala 34:39]
    node _controlSignals_T_266 = mux(_controlSignals_T_85, UInt<4>("h0"), _controlSignals_T_265) @[Lookup.scala 34:39]
    node _controlSignals_T_267 = mux(_controlSignals_T_83, UInt<4>("h0"), _controlSignals_T_266) @[Lookup.scala 34:39]
    node _controlSignals_T_268 = mux(_controlSignals_T_81, UInt<4>("h0"), _controlSignals_T_267) @[Lookup.scala 34:39]
    node _controlSignals_T_269 = mux(_controlSignals_T_79, UInt<4>("h7"), _controlSignals_T_268) @[Lookup.scala 34:39]
    node _controlSignals_T_270 = mux(_controlSignals_T_77, UInt<4>("h6"), _controlSignals_T_269) @[Lookup.scala 34:39]
    node _controlSignals_T_271 = mux(_controlSignals_T_75, UInt<4>("h5"), _controlSignals_T_270) @[Lookup.scala 34:39]
    node _controlSignals_T_272 = mux(_controlSignals_T_73, UInt<4>("h4"), _controlSignals_T_271) @[Lookup.scala 34:39]
    node _controlSignals_T_273 = mux(_controlSignals_T_71, UInt<4>("he"), _controlSignals_T_272) @[Lookup.scala 34:39]
    node _controlSignals_T_274 = mux(_controlSignals_T_69, UInt<4>("hd"), _controlSignals_T_273) @[Lookup.scala 34:39]
    node _controlSignals_T_275 = mux(_controlSignals_T_67, UInt<4>("hc"), _controlSignals_T_274) @[Lookup.scala 34:39]
    node _controlSignals_T_276 = mux(_controlSignals_T_65, UInt<4>("hb"), _controlSignals_T_275) @[Lookup.scala 34:39]
    node _controlSignals_T_277 = mux(_controlSignals_T_63, UInt<4>("ha"), _controlSignals_T_276) @[Lookup.scala 34:39]
    node _controlSignals_T_278 = mux(_controlSignals_T_61, UInt<4>("h9"), _controlSignals_T_277) @[Lookup.scala 34:39]
    node _controlSignals_T_279 = mux(_controlSignals_T_59, UInt<4>("h8"), _controlSignals_T_278) @[Lookup.scala 34:39]
    node _controlSignals_T_280 = mux(_controlSignals_T_57, UInt<4>("h0"), _controlSignals_T_279) @[Lookup.scala 34:39]
    node _controlSignals_T_281 = mux(_controlSignals_T_55, UInt<4>("h0"), _controlSignals_T_280) @[Lookup.scala 34:39]
    node _controlSignals_T_282 = mux(_controlSignals_T_53, UInt<4>("h0"), _controlSignals_T_281) @[Lookup.scala 34:39]
    node _controlSignals_T_283 = mux(_controlSignals_T_51, UInt<4>("h0"), _controlSignals_T_282) @[Lookup.scala 34:39]
    node _controlSignals_T_284 = mux(_controlSignals_T_49, UInt<4>("h0"), _controlSignals_T_283) @[Lookup.scala 34:39]
    node _controlSignals_T_285 = mux(_controlSignals_T_47, UInt<4>("h0"), _controlSignals_T_284) @[Lookup.scala 34:39]
    node _controlSignals_T_286 = mux(_controlSignals_T_45, UInt<4>("h0"), _controlSignals_T_285) @[Lookup.scala 34:39]
    node _controlSignals_T_287 = mux(_controlSignals_T_43, UInt<4>("h0"), _controlSignals_T_286) @[Lookup.scala 34:39]
    node _controlSignals_T_288 = mux(_controlSignals_T_41, UInt<4>("h0"), _controlSignals_T_287) @[Lookup.scala 34:39]
    node _controlSignals_T_289 = mux(_controlSignals_T_39, UInt<4>("h0"), _controlSignals_T_288) @[Lookup.scala 34:39]
    node _controlSignals_T_290 = mux(_controlSignals_T_37, UInt<4>("h0"), _controlSignals_T_289) @[Lookup.scala 34:39]
    node _controlSignals_T_291 = mux(_controlSignals_T_35, UInt<4>("h0"), _controlSignals_T_290) @[Lookup.scala 34:39]
    node _controlSignals_T_292 = mux(_controlSignals_T_33, UInt<4>("h0"), _controlSignals_T_291) @[Lookup.scala 34:39]
    node _controlSignals_T_293 = mux(_controlSignals_T_31, UInt<4>("h0"), _controlSignals_T_292) @[Lookup.scala 34:39]
    node _controlSignals_T_294 = mux(_controlSignals_T_29, UInt<4>("h0"), _controlSignals_T_293) @[Lookup.scala 34:39]
    node _controlSignals_T_295 = mux(_controlSignals_T_27, UInt<4>("h0"), _controlSignals_T_294) @[Lookup.scala 34:39]
    node _controlSignals_T_296 = mux(_controlSignals_T_25, UInt<4>("h0"), _controlSignals_T_295) @[Lookup.scala 34:39]
    node _controlSignals_T_297 = mux(_controlSignals_T_23, UInt<4>("h0"), _controlSignals_T_296) @[Lookup.scala 34:39]
    node _controlSignals_T_298 = mux(_controlSignals_T_21, UInt<4>("h0"), _controlSignals_T_297) @[Lookup.scala 34:39]
    node _controlSignals_T_299 = mux(_controlSignals_T_19, UInt<4>("h0"), _controlSignals_T_298) @[Lookup.scala 34:39]
    node _controlSignals_T_300 = mux(_controlSignals_T_17, UInt<4>("h0"), _controlSignals_T_299) @[Lookup.scala 34:39]
    node _controlSignals_T_301 = mux(_controlSignals_T_15, UInt<4>("h0"), _controlSignals_T_300) @[Lookup.scala 34:39]
    node _controlSignals_T_302 = mux(_controlSignals_T_13, UInt<4>("h0"), _controlSignals_T_301) @[Lookup.scala 34:39]
    node _controlSignals_T_303 = mux(_controlSignals_T_11, UInt<4>("h0"), _controlSignals_T_302) @[Lookup.scala 34:39]
    node _controlSignals_T_304 = mux(_controlSignals_T_9, UInt<4>("h0"), _controlSignals_T_303) @[Lookup.scala 34:39]
    node _controlSignals_T_305 = mux(_controlSignals_T_7, UInt<4>("h0"), _controlSignals_T_304) @[Lookup.scala 34:39]
    node _controlSignals_T_306 = mux(_controlSignals_T_5, UInt<4>("h0"), _controlSignals_T_305) @[Lookup.scala 34:39]
    node _controlSignals_T_307 = mux(_controlSignals_T_3, UInt<4>("h0"), _controlSignals_T_306) @[Lookup.scala 34:39]
    node controlSignals_3 = mux(_controlSignals_T_1, UInt<4>("h0"), _controlSignals_T_307) @[Lookup.scala 34:39]
    node _controlSignals_T_308 = mux(_controlSignals_T_103, UInt<2>("h0"), UInt<2>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_309 = mux(_controlSignals_T_101, UInt<2>("h0"), _controlSignals_T_308) @[Lookup.scala 34:39]
    node _controlSignals_T_310 = mux(_controlSignals_T_99, UInt<2>("h1"), _controlSignals_T_309) @[Lookup.scala 34:39]
    node _controlSignals_T_311 = mux(_controlSignals_T_97, UInt<2>("h1"), _controlSignals_T_310) @[Lookup.scala 34:39]
    node _controlSignals_T_312 = mux(_controlSignals_T_95, UInt<2>("h1"), _controlSignals_T_311) @[Lookup.scala 34:39]
    node _controlSignals_T_313 = mux(_controlSignals_T_93, UInt<2>("h1"), _controlSignals_T_312) @[Lookup.scala 34:39]
    node _controlSignals_T_314 = mux(_controlSignals_T_91, UInt<2>("h0"), _controlSignals_T_313) @[Lookup.scala 34:39]
    node _controlSignals_T_315 = mux(_controlSignals_T_89, UInt<2>("h0"), _controlSignals_T_314) @[Lookup.scala 34:39]
    node _controlSignals_T_316 = mux(_controlSignals_T_87, UInt<2>("h0"), _controlSignals_T_315) @[Lookup.scala 34:39]
    node _controlSignals_T_317 = mux(_controlSignals_T_85, UInt<2>("h0"), _controlSignals_T_316) @[Lookup.scala 34:39]
    node _controlSignals_T_318 = mux(_controlSignals_T_83, UInt<2>("h0"), _controlSignals_T_317) @[Lookup.scala 34:39]
    node _controlSignals_T_319 = mux(_controlSignals_T_81, UInt<2>("h0"), _controlSignals_T_318) @[Lookup.scala 34:39]
    node _controlSignals_T_320 = mux(_controlSignals_T_79, UInt<2>("h0"), _controlSignals_T_319) @[Lookup.scala 34:39]
    node _controlSignals_T_321 = mux(_controlSignals_T_77, UInt<2>("h0"), _controlSignals_T_320) @[Lookup.scala 34:39]
    node _controlSignals_T_322 = mux(_controlSignals_T_75, UInt<2>("h0"), _controlSignals_T_321) @[Lookup.scala 34:39]
    node _controlSignals_T_323 = mux(_controlSignals_T_73, UInt<2>("h0"), _controlSignals_T_322) @[Lookup.scala 34:39]
    node _controlSignals_T_324 = mux(_controlSignals_T_71, UInt<2>("h1"), _controlSignals_T_323) @[Lookup.scala 34:39]
    node _controlSignals_T_325 = mux(_controlSignals_T_69, UInt<2>("h1"), _controlSignals_T_324) @[Lookup.scala 34:39]
    node _controlSignals_T_326 = mux(_controlSignals_T_67, UInt<2>("h1"), _controlSignals_T_325) @[Lookup.scala 34:39]
    node _controlSignals_T_327 = mux(_controlSignals_T_65, UInt<2>("h1"), _controlSignals_T_326) @[Lookup.scala 34:39]
    node _controlSignals_T_328 = mux(_controlSignals_T_63, UInt<2>("h1"), _controlSignals_T_327) @[Lookup.scala 34:39]
    node _controlSignals_T_329 = mux(_controlSignals_T_61, UInt<2>("h1"), _controlSignals_T_328) @[Lookup.scala 34:39]
    node _controlSignals_T_330 = mux(_controlSignals_T_59, UInt<2>("h1"), _controlSignals_T_329) @[Lookup.scala 34:39]
    node _controlSignals_T_331 = mux(_controlSignals_T_57, UInt<2>("h1"), _controlSignals_T_330) @[Lookup.scala 34:39]
    node _controlSignals_T_332 = mux(_controlSignals_T_55, UInt<2>("h1"), _controlSignals_T_331) @[Lookup.scala 34:39]
    node _controlSignals_T_333 = mux(_controlSignals_T_53, UInt<2>("h1"), _controlSignals_T_332) @[Lookup.scala 34:39]
    node _controlSignals_T_334 = mux(_controlSignals_T_51, UInt<2>("h1"), _controlSignals_T_333) @[Lookup.scala 34:39]
    node _controlSignals_T_335 = mux(_controlSignals_T_49, UInt<2>("h1"), _controlSignals_T_334) @[Lookup.scala 34:39]
    node _controlSignals_T_336 = mux(_controlSignals_T_47, UInt<2>("h1"), _controlSignals_T_335) @[Lookup.scala 34:39]
    node _controlSignals_T_337 = mux(_controlSignals_T_45, UInt<2>("h1"), _controlSignals_T_336) @[Lookup.scala 34:39]
    node _controlSignals_T_338 = mux(_controlSignals_T_43, UInt<2>("h1"), _controlSignals_T_337) @[Lookup.scala 34:39]
    node _controlSignals_T_339 = mux(_controlSignals_T_41, UInt<2>("h1"), _controlSignals_T_338) @[Lookup.scala 34:39]
    node _controlSignals_T_340 = mux(_controlSignals_T_39, UInt<2>("h1"), _controlSignals_T_339) @[Lookup.scala 34:39]
    node _controlSignals_T_341 = mux(_controlSignals_T_37, UInt<2>("h1"), _controlSignals_T_340) @[Lookup.scala 34:39]
    node _controlSignals_T_342 = mux(_controlSignals_T_35, UInt<2>("h1"), _controlSignals_T_341) @[Lookup.scala 34:39]
    node _controlSignals_T_343 = mux(_controlSignals_T_33, UInt<2>("h1"), _controlSignals_T_342) @[Lookup.scala 34:39]
    node _controlSignals_T_344 = mux(_controlSignals_T_31, UInt<2>("h1"), _controlSignals_T_343) @[Lookup.scala 34:39]
    node _controlSignals_T_345 = mux(_controlSignals_T_29, UInt<2>("h1"), _controlSignals_T_344) @[Lookup.scala 34:39]
    node _controlSignals_T_346 = mux(_controlSignals_T_27, UInt<2>("h1"), _controlSignals_T_345) @[Lookup.scala 34:39]
    node _controlSignals_T_347 = mux(_controlSignals_T_25, UInt<2>("h1"), _controlSignals_T_346) @[Lookup.scala 34:39]
    node _controlSignals_T_348 = mux(_controlSignals_T_23, UInt<2>("h1"), _controlSignals_T_347) @[Lookup.scala 34:39]
    node _controlSignals_T_349 = mux(_controlSignals_T_21, UInt<2>("h1"), _controlSignals_T_348) @[Lookup.scala 34:39]
    node _controlSignals_T_350 = mux(_controlSignals_T_19, UInt<2>("h1"), _controlSignals_T_349) @[Lookup.scala 34:39]
    node _controlSignals_T_351 = mux(_controlSignals_T_17, UInt<2>("h1"), _controlSignals_T_350) @[Lookup.scala 34:39]
    node _controlSignals_T_352 = mux(_controlSignals_T_15, UInt<2>("h1"), _controlSignals_T_351) @[Lookup.scala 34:39]
    node _controlSignals_T_353 = mux(_controlSignals_T_13, UInt<2>("h1"), _controlSignals_T_352) @[Lookup.scala 34:39]
    node _controlSignals_T_354 = mux(_controlSignals_T_11, UInt<2>("h1"), _controlSignals_T_353) @[Lookup.scala 34:39]
    node _controlSignals_T_355 = mux(_controlSignals_T_9, UInt<2>("h1"), _controlSignals_T_354) @[Lookup.scala 34:39]
    node _controlSignals_T_356 = mux(_controlSignals_T_7, UInt<2>("h1"), _controlSignals_T_355) @[Lookup.scala 34:39]
    node _controlSignals_T_357 = mux(_controlSignals_T_5, UInt<2>("h1"), _controlSignals_T_356) @[Lookup.scala 34:39]
    node _controlSignals_T_358 = mux(_controlSignals_T_3, UInt<2>("h1"), _controlSignals_T_357) @[Lookup.scala 34:39]
    node controlSignals_4 = mux(_controlSignals_T_1, UInt<2>("h1"), _controlSignals_T_358) @[Lookup.scala 34:39]
    node _controlSignals_T_359 = mux(_controlSignals_T_103, UInt<3>("h0"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_360 = mux(_controlSignals_T_101, UInt<3>("h0"), _controlSignals_T_359) @[Lookup.scala 34:39]
    node _controlSignals_T_361 = mux(_controlSignals_T_99, UInt<3>("h1"), _controlSignals_T_360) @[Lookup.scala 34:39]
    node _controlSignals_T_362 = mux(_controlSignals_T_97, UInt<3>("h1"), _controlSignals_T_361) @[Lookup.scala 34:39]
    node _controlSignals_T_363 = mux(_controlSignals_T_95, UInt<3>("h3"), _controlSignals_T_362) @[Lookup.scala 34:39]
    node _controlSignals_T_364 = mux(_controlSignals_T_93, UInt<3>("h3"), _controlSignals_T_363) @[Lookup.scala 34:39]
    node _controlSignals_T_365 = mux(_controlSignals_T_91, UInt<3>("h0"), _controlSignals_T_364) @[Lookup.scala 34:39]
    node _controlSignals_T_366 = mux(_controlSignals_T_89, UInt<3>("h0"), _controlSignals_T_365) @[Lookup.scala 34:39]
    node _controlSignals_T_367 = mux(_controlSignals_T_87, UInt<3>("h0"), _controlSignals_T_366) @[Lookup.scala 34:39]
    node _controlSignals_T_368 = mux(_controlSignals_T_85, UInt<3>("h0"), _controlSignals_T_367) @[Lookup.scala 34:39]
    node _controlSignals_T_369 = mux(_controlSignals_T_83, UInt<3>("h0"), _controlSignals_T_368) @[Lookup.scala 34:39]
    node _controlSignals_T_370 = mux(_controlSignals_T_81, UInt<3>("h0"), _controlSignals_T_369) @[Lookup.scala 34:39]
    node _controlSignals_T_371 = mux(_controlSignals_T_79, UInt<3>("h0"), _controlSignals_T_370) @[Lookup.scala 34:39]
    node _controlSignals_T_372 = mux(_controlSignals_T_77, UInt<3>("h0"), _controlSignals_T_371) @[Lookup.scala 34:39]
    node _controlSignals_T_373 = mux(_controlSignals_T_75, UInt<3>("h0"), _controlSignals_T_372) @[Lookup.scala 34:39]
    node _controlSignals_T_374 = mux(_controlSignals_T_73, UInt<3>("h0"), _controlSignals_T_373) @[Lookup.scala 34:39]
    node _controlSignals_T_375 = mux(_controlSignals_T_71, UInt<3>("h2"), _controlSignals_T_374) @[Lookup.scala 34:39]
    node _controlSignals_T_376 = mux(_controlSignals_T_69, UInt<3>("h2"), _controlSignals_T_375) @[Lookup.scala 34:39]
    node _controlSignals_T_377 = mux(_controlSignals_T_67, UInt<3>("h2"), _controlSignals_T_376) @[Lookup.scala 34:39]
    node _controlSignals_T_378 = mux(_controlSignals_T_65, UInt<3>("h2"), _controlSignals_T_377) @[Lookup.scala 34:39]
    node _controlSignals_T_379 = mux(_controlSignals_T_63, UInt<3>("h2"), _controlSignals_T_378) @[Lookup.scala 34:39]
    node _controlSignals_T_380 = mux(_controlSignals_T_61, UInt<3>("h2"), _controlSignals_T_379) @[Lookup.scala 34:39]
    node _controlSignals_T_381 = mux(_controlSignals_T_59, UInt<3>("h2"), _controlSignals_T_380) @[Lookup.scala 34:39]
    node _controlSignals_T_382 = mux(_controlSignals_T_57, UInt<3>("h1"), _controlSignals_T_381) @[Lookup.scala 34:39]
    node _controlSignals_T_383 = mux(_controlSignals_T_55, UInt<3>("h1"), _controlSignals_T_382) @[Lookup.scala 34:39]
    node _controlSignals_T_384 = mux(_controlSignals_T_53, UInt<3>("h1"), _controlSignals_T_383) @[Lookup.scala 34:39]
    node _controlSignals_T_385 = mux(_controlSignals_T_51, UInt<3>("h1"), _controlSignals_T_384) @[Lookup.scala 34:39]
    node _controlSignals_T_386 = mux(_controlSignals_T_49, UInt<3>("h1"), _controlSignals_T_385) @[Lookup.scala 34:39]
    node _controlSignals_T_387 = mux(_controlSignals_T_47, UInt<3>("h1"), _controlSignals_T_386) @[Lookup.scala 34:39]
    node _controlSignals_T_388 = mux(_controlSignals_T_45, UInt<3>("h1"), _controlSignals_T_387) @[Lookup.scala 34:39]
    node _controlSignals_T_389 = mux(_controlSignals_T_43, UInt<3>("h1"), _controlSignals_T_388) @[Lookup.scala 34:39]
    node _controlSignals_T_390 = mux(_controlSignals_T_41, UInt<3>("h1"), _controlSignals_T_389) @[Lookup.scala 34:39]
    node _controlSignals_T_391 = mux(_controlSignals_T_39, UInt<3>("h1"), _controlSignals_T_390) @[Lookup.scala 34:39]
    node _controlSignals_T_392 = mux(_controlSignals_T_37, UInt<3>("h1"), _controlSignals_T_391) @[Lookup.scala 34:39]
    node _controlSignals_T_393 = mux(_controlSignals_T_35, UInt<3>("h1"), _controlSignals_T_392) @[Lookup.scala 34:39]
    node _controlSignals_T_394 = mux(_controlSignals_T_33, UInt<3>("h1"), _controlSignals_T_393) @[Lookup.scala 34:39]
    node _controlSignals_T_395 = mux(_controlSignals_T_31, UInt<3>("h1"), _controlSignals_T_394) @[Lookup.scala 34:39]
    node _controlSignals_T_396 = mux(_controlSignals_T_29, UInt<3>("h1"), _controlSignals_T_395) @[Lookup.scala 34:39]
    node _controlSignals_T_397 = mux(_controlSignals_T_27, UInt<3>("h1"), _controlSignals_T_396) @[Lookup.scala 34:39]
    node _controlSignals_T_398 = mux(_controlSignals_T_25, UInt<3>("h1"), _controlSignals_T_397) @[Lookup.scala 34:39]
    node _controlSignals_T_399 = mux(_controlSignals_T_23, UInt<3>("h1"), _controlSignals_T_398) @[Lookup.scala 34:39]
    node _controlSignals_T_400 = mux(_controlSignals_T_21, UInt<3>("h1"), _controlSignals_T_399) @[Lookup.scala 34:39]
    node _controlSignals_T_401 = mux(_controlSignals_T_19, UInt<3>("h1"), _controlSignals_T_400) @[Lookup.scala 34:39]
    node _controlSignals_T_402 = mux(_controlSignals_T_17, UInt<3>("h1"), _controlSignals_T_401) @[Lookup.scala 34:39]
    node _controlSignals_T_403 = mux(_controlSignals_T_15, UInt<3>("h1"), _controlSignals_T_402) @[Lookup.scala 34:39]
    node _controlSignals_T_404 = mux(_controlSignals_T_13, UInt<3>("h1"), _controlSignals_T_403) @[Lookup.scala 34:39]
    node _controlSignals_T_405 = mux(_controlSignals_T_11, UInt<3>("h1"), _controlSignals_T_404) @[Lookup.scala 34:39]
    node _controlSignals_T_406 = mux(_controlSignals_T_9, UInt<3>("h1"), _controlSignals_T_405) @[Lookup.scala 34:39]
    node _controlSignals_T_407 = mux(_controlSignals_T_7, UInt<3>("h1"), _controlSignals_T_406) @[Lookup.scala 34:39]
    node _controlSignals_T_408 = mux(_controlSignals_T_5, UInt<3>("h1"), _controlSignals_T_407) @[Lookup.scala 34:39]
    node _controlSignals_T_409 = mux(_controlSignals_T_3, UInt<3>("h1"), _controlSignals_T_408) @[Lookup.scala 34:39]
    node controlSignals_5 = mux(_controlSignals_T_1, UInt<3>("h1"), _controlSignals_T_409) @[Lookup.scala 34:39]
    node _controlSignals_T_410 = mux(_controlSignals_T_103, UInt<3>("h4"), UInt<3>("h0")) @[Lookup.scala 34:39]
    node _controlSignals_T_411 = mux(_controlSignals_T_101, UInt<3>("h4"), _controlSignals_T_410) @[Lookup.scala 34:39]
    node _controlSignals_T_412 = mux(_controlSignals_T_99, UInt<3>("h0"), _controlSignals_T_411) @[Lookup.scala 34:39]
    node _controlSignals_T_413 = mux(_controlSignals_T_97, UInt<3>("h0"), _controlSignals_T_412) @[Lookup.scala 34:39]
    node _controlSignals_T_414 = mux(_controlSignals_T_95, UInt<3>("h0"), _controlSignals_T_413) @[Lookup.scala 34:39]
    node _controlSignals_T_415 = mux(_controlSignals_T_93, UInt<3>("h0"), _controlSignals_T_414) @[Lookup.scala 34:39]
    node _controlSignals_T_416 = mux(_controlSignals_T_91, UInt<3>("h0"), _controlSignals_T_415) @[Lookup.scala 34:39]
    node _controlSignals_T_417 = mux(_controlSignals_T_89, UInt<3>("h0"), _controlSignals_T_416) @[Lookup.scala 34:39]
    node _controlSignals_T_418 = mux(_controlSignals_T_87, UInt<3>("h0"), _controlSignals_T_417) @[Lookup.scala 34:39]
    node _controlSignals_T_419 = mux(_controlSignals_T_85, UInt<3>("h0"), _controlSignals_T_418) @[Lookup.scala 34:39]
    node _controlSignals_T_420 = mux(_controlSignals_T_83, UInt<3>("h0"), _controlSignals_T_419) @[Lookup.scala 34:39]
    node _controlSignals_T_421 = mux(_controlSignals_T_81, UInt<3>("h0"), _controlSignals_T_420) @[Lookup.scala 34:39]
    node _controlSignals_T_422 = mux(_controlSignals_T_79, UInt<3>("h0"), _controlSignals_T_421) @[Lookup.scala 34:39]
    node _controlSignals_T_423 = mux(_controlSignals_T_77, UInt<3>("h0"), _controlSignals_T_422) @[Lookup.scala 34:39]
    node _controlSignals_T_424 = mux(_controlSignals_T_75, UInt<3>("h0"), _controlSignals_T_423) @[Lookup.scala 34:39]
    node _controlSignals_T_425 = mux(_controlSignals_T_73, UInt<3>("h0"), _controlSignals_T_424) @[Lookup.scala 34:39]
    node _controlSignals_T_426 = mux(_controlSignals_T_71, UInt<3>("h0"), _controlSignals_T_425) @[Lookup.scala 34:39]
    node _controlSignals_T_427 = mux(_controlSignals_T_69, UInt<3>("h0"), _controlSignals_T_426) @[Lookup.scala 34:39]
    node _controlSignals_T_428 = mux(_controlSignals_T_67, UInt<3>("h0"), _controlSignals_T_427) @[Lookup.scala 34:39]
    node _controlSignals_T_429 = mux(_controlSignals_T_65, UInt<3>("h0"), _controlSignals_T_428) @[Lookup.scala 34:39]
    node _controlSignals_T_430 = mux(_controlSignals_T_63, UInt<3>("h0"), _controlSignals_T_429) @[Lookup.scala 34:39]
    node _controlSignals_T_431 = mux(_controlSignals_T_61, UInt<3>("h0"), _controlSignals_T_430) @[Lookup.scala 34:39]
    node _controlSignals_T_432 = mux(_controlSignals_T_59, UInt<3>("h0"), _controlSignals_T_431) @[Lookup.scala 34:39]
    node _controlSignals_T_433 = mux(_controlSignals_T_57, UInt<3>("h0"), _controlSignals_T_432) @[Lookup.scala 34:39]
    node _controlSignals_T_434 = mux(_controlSignals_T_55, UInt<3>("h0"), _controlSignals_T_433) @[Lookup.scala 34:39]
    node _controlSignals_T_435 = mux(_controlSignals_T_53, UInt<3>("h0"), _controlSignals_T_434) @[Lookup.scala 34:39]
    node _controlSignals_T_436 = mux(_controlSignals_T_51, UInt<3>("h0"), _controlSignals_T_435) @[Lookup.scala 34:39]
    node _controlSignals_T_437 = mux(_controlSignals_T_49, UInt<3>("h0"), _controlSignals_T_436) @[Lookup.scala 34:39]
    node _controlSignals_T_438 = mux(_controlSignals_T_47, UInt<3>("h0"), _controlSignals_T_437) @[Lookup.scala 34:39]
    node _controlSignals_T_439 = mux(_controlSignals_T_45, UInt<3>("h0"), _controlSignals_T_438) @[Lookup.scala 34:39]
    node _controlSignals_T_440 = mux(_controlSignals_T_43, UInt<3>("h0"), _controlSignals_T_439) @[Lookup.scala 34:39]
    node _controlSignals_T_441 = mux(_controlSignals_T_41, UInt<3>("h0"), _controlSignals_T_440) @[Lookup.scala 34:39]
    node _controlSignals_T_442 = mux(_controlSignals_T_39, UInt<3>("h0"), _controlSignals_T_441) @[Lookup.scala 34:39]
    node _controlSignals_T_443 = mux(_controlSignals_T_37, UInt<3>("h0"), _controlSignals_T_442) @[Lookup.scala 34:39]
    node _controlSignals_T_444 = mux(_controlSignals_T_35, UInt<3>("h0"), _controlSignals_T_443) @[Lookup.scala 34:39]
    node _controlSignals_T_445 = mux(_controlSignals_T_33, UInt<3>("h0"), _controlSignals_T_444) @[Lookup.scala 34:39]
    node _controlSignals_T_446 = mux(_controlSignals_T_31, UInt<3>("h0"), _controlSignals_T_445) @[Lookup.scala 34:39]
    node _controlSignals_T_447 = mux(_controlSignals_T_29, UInt<3>("h0"), _controlSignals_T_446) @[Lookup.scala 34:39]
    node _controlSignals_T_448 = mux(_controlSignals_T_27, UInt<3>("h0"), _controlSignals_T_447) @[Lookup.scala 34:39]
    node _controlSignals_T_449 = mux(_controlSignals_T_25, UInt<3>("h0"), _controlSignals_T_448) @[Lookup.scala 34:39]
    node _controlSignals_T_450 = mux(_controlSignals_T_23, UInt<3>("h0"), _controlSignals_T_449) @[Lookup.scala 34:39]
    node _controlSignals_T_451 = mux(_controlSignals_T_21, UInt<3>("h0"), _controlSignals_T_450) @[Lookup.scala 34:39]
    node _controlSignals_T_452 = mux(_controlSignals_T_19, UInt<3>("h0"), _controlSignals_T_451) @[Lookup.scala 34:39]
    node _controlSignals_T_453 = mux(_controlSignals_T_17, UInt<3>("h0"), _controlSignals_T_452) @[Lookup.scala 34:39]
    node _controlSignals_T_454 = mux(_controlSignals_T_15, UInt<3>("h0"), _controlSignals_T_453) @[Lookup.scala 34:39]
    node _controlSignals_T_455 = mux(_controlSignals_T_13, UInt<3>("h0"), _controlSignals_T_454) @[Lookup.scala 34:39]
    node _controlSignals_T_456 = mux(_controlSignals_T_11, UInt<3>("h0"), _controlSignals_T_455) @[Lookup.scala 34:39]
    node _controlSignals_T_457 = mux(_controlSignals_T_9, UInt<3>("h0"), _controlSignals_T_456) @[Lookup.scala 34:39]
    node _controlSignals_T_458 = mux(_controlSignals_T_7, UInt<3>("h0"), _controlSignals_T_457) @[Lookup.scala 34:39]
    node _controlSignals_T_459 = mux(_controlSignals_T_5, UInt<3>("h0"), _controlSignals_T_458) @[Lookup.scala 34:39]
    node _controlSignals_T_460 = mux(_controlSignals_T_3, UInt<3>("h0"), _controlSignals_T_459) @[Lookup.scala 34:39]
    node controlSignals_6 = mux(_controlSignals_T_1, UInt<3>("h0"), _controlSignals_T_460) @[Lookup.scala 34:39]
    node _srcAdata_T = eq(controlSignals_1, UInt<2>("h1")) @[Decode.scala 111:15]
    node _srcAdata_T_1 = eq(controlSignals_1, UInt<2>("h2")) @[Decode.scala 112:15]
    node _srcAdata_T_2 = eq(controlSignals_1, UInt<2>("h3")) @[Decode.scala 113:15]
    node _srcAdata_T_3 = mux(_srcAdata_T_2, io.cur_pc, UInt<64>("h0")) @[Mux.scala 101:16]
    node _srcAdata_T_4 = mux(_srcAdata_T_1, imm_z_uext, _srcAdata_T_3) @[Mux.scala 101:16]
    node srcAdata = mux(_srcAdata_T, io.forward.hazardAData, _srcAdata_T_4) @[Mux.scala 101:16]
    node _srcBdata_T = eq(controlSignals_2, UInt<3>("h1")) @[Decode.scala 117:15]
    node _srcBdata_T_1 = eq(controlSignals_2, UInt<3>("h2")) @[Decode.scala 118:15]
    node _srcBdata_T_2 = eq(controlSignals_2, UInt<3>("h3")) @[Decode.scala 119:15]
    node _srcBdata_T_3 = eq(controlSignals_2, UInt<3>("h5")) @[Decode.scala 120:15]
    node _srcBdata_T_4 = eq(controlSignals_2, UInt<3>("h4")) @[Decode.scala 121:15]
    node _srcBdata_T_5 = mux(_srcBdata_T_4, imm_s_sext, UInt<64>("h0")) @[Mux.scala 101:16]
    node _srcBdata_T_6 = mux(_srcBdata_T_3, imm_u_shifted, _srcBdata_T_5) @[Mux.scala 101:16]
    node _srcBdata_T_7 = mux(_srcBdata_T_2, imm_j_sext, _srcBdata_T_6) @[Mux.scala 101:16]
    node _srcBdata_T_8 = mux(_srcBdata_T_1, imm_i_sext, _srcBdata_T_7) @[Mux.scala 101:16]
    node srcBdata = mux(_srcBdata_T, io.forward.hazardBData, _srcBdata_T_8) @[Mux.scala 101:16]
    node _csr_addr_T = eq(controlSignals_6, UInt<3>("h4")) @[Decode.scala 124:30]
    node _csr_addr_T_1 = bits(de_inst, 31, 20) @[Decode.scala 124:77]
    node csr_addr = mux(_csr_addr_T, UInt<12>("h342"), _csr_addr_T_1) @[Decode.scala 124:21]
    io.srcOut.imm_b <= imm_b_sext @[Decode.scala 125:19]
    io.srcOut.aluSrc_a <= srcAdata @[Decode.scala 127:22]
    io.srcOut.aluSrc_b <= srcBdata @[Decode.scala 128:22]
    io.srcOut.regB_data <= io.forward.hazardBData @[Decode.scala 129:23]
    io.srcOut.writeback_addr <= write_back_reg_addr @[Decode.scala 130:28]
    io.decodeOut.csrAddr <= csr_addr @[Decode.scala 132:24]
    io.decodeOut.alu_exe_fun <= alu_exe_fun @[Decode.scala 133:28]
    io.decodeOut.memType <= controlSignals_3 @[Decode.scala 134:24]
    io.decodeOut.regType <= controlSignals_4 @[Decode.scala 135:24]
    io.decodeOut.wbType <= controlSignals_5 @[Decode.scala 136:23]
    io.decodeOut.CSRType <= controlSignals_6 @[Decode.scala 137:24]
    io.pcOut <= io.cur_pc @[Decode.scala 139:12]

  module DecodeToExecute :
    input clock : Clock
    input reset : Reset
    output io : { flip jumpOrBranchFlag : UInt<1>, flip cur_pc : UInt<64>, pcOut : UInt<64>, flip controlSignal : { alu_exe_fun : UInt<5>, memType : UInt<4>, regType : UInt<2>, wbType : UInt<3>, CSRType : UInt<3>, csrAddr : UInt<12>}, flip opSrc : { aluSrc_a : UInt<64>, aluSrc_b : UInt<64>, regB_data : UInt<64>, writeback_addr : UInt<5>, imm_b : UInt<64>}, controlSignalPass : { alu_exe_fun : UInt<5>, memType : UInt<4>, regType : UInt<2>, wbType : UInt<3>, CSRType : UInt<3>, csrAddr : UInt<12>}, srcPass : { aluSrc_a : UInt<64>, aluSrc_b : UInt<64>, regB_data : UInt<64>, writeback_addr : UInt<5>, imm_b : UInt<64>}}

    node funMux = mux(io.jumpOrBranchFlag, UInt<5>("h1"), io.controlSignal.alu_exe_fun) @[DecodeToExecute.scala 20:19]
    reg alu_exe_fun : UInt, clock with :
      reset => (reset, funMux) @[DecodeToExecute.scala 21:28]
    alu_exe_fun <= UInt<5>("h0") @[DecodeToExecute.scala 21:28]
    node memTypeMux = mux(io.jumpOrBranchFlag, UInt<4>("h0"), io.controlSignal.memType) @[DecodeToExecute.scala 22:23]
    reg memType : UInt, clock with :
      reset => (reset, memTypeMux) @[DecodeToExecute.scala 23:24]
    memType <= UInt<4>("h0") @[DecodeToExecute.scala 23:24]
    node regTypeMux = mux(io.jumpOrBranchFlag, UInt<2>("h1"), io.controlSignal.regType) @[DecodeToExecute.scala 24:23]
    reg regType : UInt, clock with :
      reset => (reset, regTypeMux) @[DecodeToExecute.scala 25:24]
    regType <= UInt<2>("h0") @[DecodeToExecute.scala 25:24]
    node wbTypeMux = mux(io.jumpOrBranchFlag, UInt<3>("h1"), io.controlSignal.wbType) @[DecodeToExecute.scala 26:22]
    reg wbType : UInt, clock with :
      reset => (reset, wbTypeMux) @[DecodeToExecute.scala 27:23]
    wbType <= UInt<3>("h0") @[DecodeToExecute.scala 27:23]
    node CSRTypeMux = mux(io.jumpOrBranchFlag, UInt<3>("h0"), io.controlSignal.CSRType) @[DecodeToExecute.scala 28:23]
    reg CSRType : UInt, clock with :
      reset => (reset, CSRTypeMux) @[DecodeToExecute.scala 29:24]
    CSRType <= UInt<3>("h0") @[DecodeToExecute.scala 29:24]
    reg csrAddr : UInt, clock with :
      reset => (reset, io.controlSignal.csrAddr) @[DecodeToExecute.scala 30:24]
    csrAddr <= UInt<12>("h0") @[DecodeToExecute.scala 30:24]
    io.controlSignalPass.alu_exe_fun <= alu_exe_fun @[DecodeToExecute.scala 32:36]
    io.controlSignalPass.memType <= memType @[DecodeToExecute.scala 33:32]
    io.controlSignalPass.regType <= regType @[DecodeToExecute.scala 34:32]
    io.controlSignalPass.wbType <= wbType @[DecodeToExecute.scala 35:31]
    io.controlSignalPass.CSRType <= CSRType @[DecodeToExecute.scala 36:32]
    io.controlSignalPass.csrAddr <= csrAddr @[DecodeToExecute.scala 37:32]
    node srcAMux = mux(io.jumpOrBranchFlag, UInt<64>("h0"), io.opSrc.aluSrc_a) @[DecodeToExecute.scala 39:20]
    reg srcA : UInt, clock with :
      reset => (reset, srcAMux) @[DecodeToExecute.scala 40:21]
    srcA <= UInt<64>("h0") @[DecodeToExecute.scala 40:21]
    node srcBMux = mux(io.jumpOrBranchFlag, UInt<64>("h0"), io.opSrc.aluSrc_b) @[DecodeToExecute.scala 41:20]
    reg srcB : UInt, clock with :
      reset => (reset, srcBMux) @[DecodeToExecute.scala 42:21]
    srcB <= UInt<64>("h0") @[DecodeToExecute.scala 42:21]
    reg regBData : UInt, clock with :
      reset => (reset, io.opSrc.regB_data) @[DecodeToExecute.scala 43:25]
    regBData <= UInt<64>("h0") @[DecodeToExecute.scala 43:25]
    node writebackAddrMux = mux(io.jumpOrBranchFlag, UInt<5>("h0"), io.opSrc.writeback_addr) @[DecodeToExecute.scala 44:29]
    reg writebackAddr : UInt, clock with :
      reset => (reset, writebackAddrMux) @[DecodeToExecute.scala 45:30]
    writebackAddr <= UInt<5>("h0") @[DecodeToExecute.scala 45:30]
    reg imm_b : UInt, clock with :
      reset => (reset, io.opSrc.imm_b) @[DecodeToExecute.scala 46:22]
    imm_b <= UInt<64>("h0") @[DecodeToExecute.scala 46:22]
    io.srcPass.aluSrc_a <= srcA @[DecodeToExecute.scala 48:23]
    io.srcPass.aluSrc_b <= srcB @[DecodeToExecute.scala 49:23]
    io.srcPass.regB_data <= regBData @[DecodeToExecute.scala 50:24]
    io.srcPass.writeback_addr <= writebackAddr @[DecodeToExecute.scala 51:29]
    io.srcPass.imm_b <= imm_b @[DecodeToExecute.scala 52:20]
    reg progcnter : UInt, clock with :
      reset => (reset, io.cur_pc) @[DecodeToExecute.scala 54:26]
    progcnter <= UInt<64>("h0") @[DecodeToExecute.scala 54:26]
    io.pcOut <= progcnter @[DecodeToExecute.scala 55:12]

  module Alu :
    input clock : Clock
    input reset : Reset
    output io : { flip cur_pc : UInt<64>, jumpFlag : UInt<1>, branchFlag : UInt<1>, linkedPC : UInt<64>, branchTarget : UInt<64>, flip alu_in : { aluSrc_a : UInt<64>, aluSrc_b : UInt<64>, regB_data : UInt<64>, writeback_addr : UInt<5>, imm_b : UInt<64>}, alu_out : { alu_result : UInt<64>, writeback_addr : UInt<5>, regB_data : UInt<64>}, controlPass : { memType : UInt<4>, regType : UInt<2>, wbType : UInt<3>, CSRType : UInt<3>, csrAddr : UInt<12>}, flip controlSignal : { alu_exe_fun : UInt<5>, memType : UInt<4>, regType : UInt<2>, wbType : UInt<3>, CSRType : UInt<3>, csrAddr : UInt<12>}, flip dataHazard : { flip wbAddrFromExecute : UInt<5>, flip regTypeFromExecute : UInt<2>, flip wbDataFromExe : UInt<64>}}

    node _inv_one_T = mux(UInt<1>("h1"), UInt<63>("h7fffffffffffffff"), UInt<63>("h0")) @[Bitwise.scala 74:12]
    node _inv_one_T_1 = dshr(UInt<1>("h0"), UInt<1>("h1")) @[Alu.scala 26:59]
    node _inv_one_T_2 = bits(_inv_one_T_1, 0, 0) @[Alu.scala 26:59]
    node inv_one = cat(_inv_one_T, _inv_one_T_2) @[Cat.scala 31:58]
    node _alu_out_T = eq(io.controlSignal.alu_exe_fun, UInt<5>("h1")) @[Alu.scala 28:35]
    node _alu_out_T_1 = add(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 28:70]
    node _alu_out_T_2 = tail(_alu_out_T_1, 1) @[Alu.scala 28:70]
    node _alu_out_T_3 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h2")) @[Alu.scala 29:35]
    node _alu_out_T_4 = sub(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 29:70]
    node _alu_out_T_5 = tail(_alu_out_T_4, 1) @[Alu.scala 29:70]
    node _alu_out_T_6 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h3")) @[Alu.scala 30:35]
    node _alu_out_T_7 = and(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 30:71]
    node _alu_out_T_8 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h4")) @[Alu.scala 31:35]
    node _alu_out_T_9 = or(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 31:71]
    node _alu_out_T_10 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h5")) @[Alu.scala 32:35]
    node _alu_out_T_11 = xor(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 32:71]
    node _alu_out_T_12 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h6")) @[Alu.scala 33:35]
    node _alu_out_T_13 = bits(io.alu_in.aluSrc_b, 4, 0) @[Alu.scala 33:92]
    node _alu_out_T_14 = dshl(io.alu_in.aluSrc_a, _alu_out_T_13) @[Alu.scala 33:71]
    node _alu_out_T_15 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h7")) @[Alu.scala 34:35]
    node _alu_out_T_16 = bits(io.alu_in.aluSrc_b, 4, 0) @[Alu.scala 34:92]
    node _alu_out_T_17 = dshr(io.alu_in.aluSrc_a, _alu_out_T_16) @[Alu.scala 34:71]
    node _alu_out_T_18 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h8")) @[Alu.scala 35:35]
    node _alu_out_T_19 = asSInt(io.alu_in.aluSrc_a) @[Alu.scala 35:71]
    node _alu_out_T_20 = bits(io.alu_in.aluSrc_b, 4, 0) @[Alu.scala 35:99]
    node _alu_out_T_21 = dshr(_alu_out_T_19, _alu_out_T_20) @[Alu.scala 35:78]
    node _alu_out_T_22 = asUInt(_alu_out_T_21) @[Alu.scala 35:107]
    node _alu_out_T_23 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h9")) @[Alu.scala 36:35]
    node _alu_out_T_24 = asSInt(io.alu_in.aluSrc_a) @[Alu.scala 36:71]
    node _alu_out_T_25 = asSInt(io.alu_in.aluSrc_b) @[Alu.scala 36:99]
    node _alu_out_T_26 = lt(_alu_out_T_24, _alu_out_T_25) @[Alu.scala 36:78]
    node _alu_out_T_27 = eq(io.controlSignal.alu_exe_fun, UInt<5>("ha")) @[Alu.scala 37:35]
    node _alu_out_T_28 = lt(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 37:79]
    node _alu_out_T_29 = eq(io.controlSignal.alu_exe_fun, UInt<5>("hb")) @[Alu.scala 38:35]
    node _alu_out_T_30 = add(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 38:72]
    node _alu_out_T_31 = tail(_alu_out_T_30, 1) @[Alu.scala 38:72]
    node _alu_out_T_32 = and(_alu_out_T_31, inv_one) @[Alu.scala 38:93]
    node _alu_out_T_33 = eq(io.controlSignal.alu_exe_fun, UInt<5>("hc")) @[Alu.scala 39:35]
    node _alu_out_T_34 = mux(_alu_out_T_33, io.alu_in.aluSrc_a, UInt<64>("h0")) @[Mux.scala 101:16]
    node _alu_out_T_35 = mux(_alu_out_T_29, _alu_out_T_32, _alu_out_T_34) @[Mux.scala 101:16]
    node _alu_out_T_36 = mux(_alu_out_T_27, _alu_out_T_28, _alu_out_T_35) @[Mux.scala 101:16]
    node _alu_out_T_37 = mux(_alu_out_T_23, _alu_out_T_26, _alu_out_T_36) @[Mux.scala 101:16]
    node _alu_out_T_38 = mux(_alu_out_T_18, _alu_out_T_22, _alu_out_T_37) @[Mux.scala 101:16]
    node _alu_out_T_39 = mux(_alu_out_T_15, _alu_out_T_17, _alu_out_T_38) @[Mux.scala 101:16]
    node _alu_out_T_40 = mux(_alu_out_T_12, _alu_out_T_14, _alu_out_T_39) @[Mux.scala 101:16]
    node _alu_out_T_41 = mux(_alu_out_T_10, _alu_out_T_11, _alu_out_T_40) @[Mux.scala 101:16]
    node _alu_out_T_42 = mux(_alu_out_T_8, _alu_out_T_9, _alu_out_T_41) @[Mux.scala 101:16]
    node _alu_out_T_43 = mux(_alu_out_T_6, _alu_out_T_7, _alu_out_T_42) @[Mux.scala 101:16]
    node _alu_out_T_44 = mux(_alu_out_T_3, _alu_out_T_5, _alu_out_T_43) @[Mux.scala 101:16]
    node alu_out = mux(_alu_out_T, _alu_out_T_2, _alu_out_T_44) @[Mux.scala 101:16]
    node _branch_flag_T = eq(io.controlSignal.alu_exe_fun, UInt<5>("hd")) @[Alu.scala 48:35]
    node _branch_flag_T_1 = eq(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 48:70]
    node _branch_flag_T_2 = bits(_branch_flag_T_1, 0, 0) @[Alu.scala 48:94]
    node _branch_flag_T_3 = eq(io.controlSignal.alu_exe_fun, UInt<5>("he")) @[Alu.scala 49:35]
    node _branch_flag_T_4 = neq(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 49:70]
    node _branch_flag_T_5 = bits(_branch_flag_T_4, 0, 0) @[Alu.scala 49:94]
    node _branch_flag_T_6 = eq(io.controlSignal.alu_exe_fun, UInt<5>("hf")) @[Alu.scala 50:35]
    node _branch_flag_T_7 = lt(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 50:71]
    node _branch_flag_T_8 = bits(_branch_flag_T_7, 0, 0) @[Alu.scala 50:93]
    node _branch_flag_T_9 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h11")) @[Alu.scala 51:35]
    node _branch_flag_T_10 = asSInt(io.alu_in.aluSrc_a) @[Alu.scala 51:70]
    node _branch_flag_T_11 = asSInt(io.alu_in.aluSrc_b) @[Alu.scala 51:98]
    node _branch_flag_T_12 = lt(_branch_flag_T_10, _branch_flag_T_11) @[Alu.scala 51:77]
    node _branch_flag_T_13 = bits(_branch_flag_T_12, 0, 0) @[Alu.scala 51:106]
    node _branch_flag_T_14 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h10")) @[Alu.scala 52:35]
    node _branch_flag_T_15 = geq(io.alu_in.aluSrc_a, io.alu_in.aluSrc_b) @[Alu.scala 52:71]
    node _branch_flag_T_16 = bits(_branch_flag_T_15, 0, 0) @[Alu.scala 52:94]
    node _branch_flag_T_17 = eq(io.controlSignal.alu_exe_fun, UInt<5>("h12")) @[Alu.scala 53:35]
    node _branch_flag_T_18 = asSInt(io.alu_in.aluSrc_a) @[Alu.scala 53:70]
    node _branch_flag_T_19 = asSInt(io.alu_in.aluSrc_b) @[Alu.scala 53:99]
    node _branch_flag_T_20 = geq(_branch_flag_T_18, _branch_flag_T_19) @[Alu.scala 53:77]
    node _branch_flag_T_21 = bits(_branch_flag_T_20, 0, 0) @[Alu.scala 53:107]
    node _branch_flag_T_22 = mux(_branch_flag_T_17, _branch_flag_T_21, UInt<1>("h0")) @[Mux.scala 101:16]
    node _branch_flag_T_23 = mux(_branch_flag_T_14, _branch_flag_T_16, _branch_flag_T_22) @[Mux.scala 101:16]
    node _branch_flag_T_24 = mux(_branch_flag_T_9, _branch_flag_T_13, _branch_flag_T_23) @[Mux.scala 101:16]
    node _branch_flag_T_25 = mux(_branch_flag_T_6, _branch_flag_T_8, _branch_flag_T_24) @[Mux.scala 101:16]
    node _branch_flag_T_26 = mux(_branch_flag_T_3, _branch_flag_T_5, _branch_flag_T_25) @[Mux.scala 101:16]
    node branch_flag = mux(_branch_flag_T, _branch_flag_T_2, _branch_flag_T_26) @[Mux.scala 101:16]
    io.branchFlag <= branch_flag @[Alu.scala 56:17]
    io.controlPass.regType <= io.controlSignal.regType @[Alu.scala 57:26]
    io.controlPass.wbType <= io.controlSignal.wbType @[Alu.scala 58:25]
    io.controlPass.CSRType <= io.controlSignal.CSRType @[Alu.scala 59:26]
    io.controlPass.csrAddr <= io.controlSignal.csrAddr @[Alu.scala 60:26]
    io.controlPass.memType <= io.controlSignal.memType @[Alu.scala 61:26]
    node _io_linkedPC_T = add(io.cur_pc, UInt<64>("h4")) @[Alu.scala 63:28]
    node _io_linkedPC_T_1 = tail(_io_linkedPC_T, 1) @[Alu.scala 63:28]
    io.linkedPC <= _io_linkedPC_T_1 @[Alu.scala 63:15]
    io.alu_out.alu_result <= alu_out @[Alu.scala 65:25]
    io.alu_out.writeback_addr <= io.alu_in.writeback_addr @[Alu.scala 66:29]
    io.alu_out.regB_data <= io.alu_in.regB_data @[Alu.scala 67:24]
    node _jump_flag_T = eq(io.controlSignal.wbType, UInt<3>("h3")) @[Alu.scala 68:44]
    node jump_flag = bits(_jump_flag_T, 0, 0) @[Alu.scala 68:55]
    io.jumpFlag <= jump_flag @[Alu.scala 69:15]
    node _branchTarget_T = add(io.alu_in.imm_b, io.cur_pc) @[Alu.scala 71:38]
    node branchTarget = tail(_branchTarget_T, 1) @[Alu.scala 71:38]
    io.dataHazard.wbDataFromExe <= alu_out @[Alu.scala 74:31]
    io.dataHazard.wbAddrFromExecute <= io.alu_in.writeback_addr @[Alu.scala 75:35]
    io.dataHazard.regTypeFromExecute <= io.controlSignal.regType @[Alu.scala 76:36]
    io.branchTarget <= branchTarget @[Alu.scala 77:19]

  module ExecuteToMema :
    input clock : Clock
    input reset : Reset
    output io : { flip linkedPC : UInt<64>, linkedPCPass : UInt<64>, flip aluOut : { alu_result : UInt<64>, writeback_addr : UInt<5>, regB_data : UInt<64>}, flip controlSignal : { memType : UInt<4>, regType : UInt<2>, wbType : UInt<3>, CSRType : UInt<3>, csrAddr : UInt<12>}, aluOutPass : { alu_result : UInt<64>, writeback_addr : UInt<5>, regB_data : UInt<64>}, controlSignalPass : { memType : UInt<4>, regType : UInt<2>, wbType : UInt<3>, CSRType : UInt<3>, csrAddr : UInt<12>}}

    reg alu_result : UInt, clock with :
      reset => (reset, io.aluOut.alu_result) @[ExecuteToMema.scala 18:27]
    alu_result <= UInt<64>("h0") @[ExecuteToMema.scala 18:27]
    reg writeback_addr : UInt, clock with :
      reset => (reset, io.aluOut.writeback_addr) @[ExecuteToMema.scala 19:31]
    writeback_addr <= UInt<5>("h0") @[ExecuteToMema.scala 19:31]
    reg regB_data : UInt, clock with :
      reset => (reset, io.aluOut.regB_data) @[ExecuteToMema.scala 20:26]
    regB_data <= UInt<64>("h0") @[ExecuteToMema.scala 20:26]
    io.aluOutPass.alu_result <= alu_result @[ExecuteToMema.scala 22:28]
    io.aluOutPass.writeback_addr <= writeback_addr @[ExecuteToMema.scala 23:32]
    io.aluOutPass.regB_data <= regB_data @[ExecuteToMema.scala 24:27]
    reg memType : UInt, clock with :
      reset => (reset, io.controlSignal.memType) @[ExecuteToMema.scala 26:24]
    memType <= UInt<4>("h0") @[ExecuteToMema.scala 26:24]
    reg regType : UInt, clock with :
      reset => (reset, io.controlSignal.regType) @[ExecuteToMema.scala 27:24]
    regType <= UInt<2>("h0") @[ExecuteToMema.scala 27:24]
    reg wbType : UInt, clock with :
      reset => (reset, io.controlSignal.wbType) @[ExecuteToMema.scala 28:23]
    wbType <= UInt<3>("h0") @[ExecuteToMema.scala 28:23]
    reg CSRType : UInt, clock with :
      reset => (reset, io.controlSignal.CSRType) @[ExecuteToMema.scala 29:24]
    CSRType <= UInt<3>("h0") @[ExecuteToMema.scala 29:24]
    reg csrAddr : UInt, clock with :
      reset => (reset, io.controlSignal.csrAddr) @[ExecuteToMema.scala 30:24]
    csrAddr <= UInt<12>("h0") @[ExecuteToMema.scala 30:24]
    io.controlSignalPass.memType <= memType @[ExecuteToMema.scala 32:32]
    io.controlSignalPass.regType <= regType @[ExecuteToMema.scala 33:32]
    io.controlSignalPass.wbType <= wbType @[ExecuteToMema.scala 34:31]
    io.controlSignalPass.CSRType <= CSRType @[ExecuteToMema.scala 35:32]
    io.controlSignalPass.csrAddr <= csrAddr @[ExecuteToMema.scala 36:32]
    reg linkedPC : UInt, clock with :
      reset => (reset, io.linkedPC) @[ExecuteToMema.scala 38:25]
    linkedPC <= UInt<64>("h0") @[ExecuteToMema.scala 38:25]
    io.linkedPCPass <= linkedPC @[ExecuteToMema.scala 40:19]

  module MemAccess :
    input clock : Clock
    input reset : Reset
    output io : { flip linkedPC : UInt<64>, flip aluOut : { alu_result : UInt<64>, writeback_addr : UInt<5>, regB_data : UInt<64>}, flip controlSignal : { memType : UInt<4>, regType : UInt<2>, wbType : UInt<3>, CSRType : UInt<3>, csrAddr : UInt<12>}, flip dataReadPort : { flip read_addr_b : UInt<64>, read_data_b : UInt<64>}, flip dataWritePort : { flip write_addr : UInt<64>, flip write_data : UInt<64>, flip write_lenth : UInt<4>, flip write_enable : UInt<1>}, flip csrRead : { flip csr_read_addr : UInt<12>, csr_read_data : UInt<64>}, flip forward : { flip wbAddrFromMema : UInt<5>, flip regTypeFromMema : UInt<2>, flip wbDataFromMema : UInt<64>}, flip stall : { flip wbAddrFromMema : UInt<5>, flip regTypeFromMema : UInt<2>}, memPass : { writeback_addr : UInt<5>, writeback_data : UInt<64>, regwrite_enable : UInt<2>, csrwrite_addr : UInt<12>, csrwrite_data : UInt<64>, CSRType : UInt<3>}}

    io.csrRead.csr_read_addr <= io.controlSignal.csrAddr @[MemAccess.scala 27:28]
    node _csr_wdata_T = eq(io.controlSignal.CSRType, UInt<3>("h1")) @[MemAccess.scala 30:31]
    node _csr_wdata_T_1 = eq(io.controlSignal.CSRType, UInt<3>("h2")) @[MemAccess.scala 31:31]
    node _csr_wdata_T_2 = or(io.csrRead.csr_read_data, io.aluOut.alu_result) @[MemAccess.scala 31:71]
    node _csr_wdata_T_3 = eq(io.controlSignal.CSRType, UInt<3>("h3")) @[MemAccess.scala 32:31]
    node _csr_wdata_T_4 = not(io.aluOut.alu_result) @[MemAccess.scala 32:74]
    node _csr_wdata_T_5 = and(io.csrRead.csr_read_data, _csr_wdata_T_4) @[MemAccess.scala 32:71]
    node _csr_wdata_T_6 = eq(io.controlSignal.CSRType, UInt<3>("h4")) @[MemAccess.scala 33:31]
    node _csr_wdata_T_7 = mux(_csr_wdata_T_6, UInt<64>("hb"), UInt<64>("h0")) @[Mux.scala 101:16]
    node _csr_wdata_T_8 = mux(_csr_wdata_T_3, _csr_wdata_T_5, _csr_wdata_T_7) @[Mux.scala 101:16]
    node _csr_wdata_T_9 = mux(_csr_wdata_T_1, _csr_wdata_T_2, _csr_wdata_T_8) @[Mux.scala 101:16]
    node csr_wdata = mux(_csr_wdata_T, io.aluOut.alu_result, _csr_wdata_T_9) @[Mux.scala 101:16]
    io.dataReadPort.read_addr_b <= io.aluOut.alu_result @[MemAccess.scala 37:31]
    node _load_data_T = eq(io.controlSignal.memType, UInt<4>("h8")) @[MemAccess.scala 40:31]
    node _load_data_T_1 = bits(io.dataReadPort.read_data_b, 7, 7) @[MemAccess.scala 40:86]
    node _load_data_T_2 = bits(_load_data_T_1, 0, 0) @[Bitwise.scala 74:15]
    node _load_data_T_3 = mux(_load_data_T_2, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 74:12]
    node _load_data_T_4 = bits(io.dataReadPort.read_data_b, 7, 0) @[MemAccess.scala 40:119]
    node _load_data_T_5 = cat(_load_data_T_3, _load_data_T_4) @[Cat.scala 31:58]
    node _load_data_T_6 = eq(io.controlSignal.memType, UInt<4>("h9")) @[MemAccess.scala 41:31]
    node _load_data_T_7 = mux(UInt<1>("h0"), UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 74:12]
    node _load_data_T_8 = bits(io.dataReadPort.read_data_b, 7, 0) @[MemAccess.scala 41:98]
    node _load_data_T_9 = cat(_load_data_T_7, _load_data_T_8) @[Cat.scala 31:58]
    node _load_data_T_10 = eq(io.controlSignal.memType, UInt<4>("ha")) @[MemAccess.scala 42:31]
    node _load_data_T_11 = bits(io.dataReadPort.read_data_b, 15, 15) @[MemAccess.scala 42:86]
    node _load_data_T_12 = bits(_load_data_T_11, 0, 0) @[Bitwise.scala 74:15]
    node _load_data_T_13 = mux(_load_data_T_12, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[Bitwise.scala 74:12]
    node _load_data_T_14 = bits(io.dataReadPort.read_data_b, 15, 0) @[MemAccess.scala 42:120]
    node _load_data_T_15 = cat(_load_data_T_13, _load_data_T_14) @[Cat.scala 31:58]
    node _load_data_T_16 = eq(io.controlSignal.memType, UInt<4>("hb")) @[MemAccess.scala 43:31]
    node _load_data_T_17 = mux(UInt<1>("h0"), UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 74:12]
    node _load_data_T_18 = bits(io.dataReadPort.read_data_b, 15, 0) @[MemAccess.scala 43:98]
    node _load_data_T_19 = cat(_load_data_T_17, _load_data_T_18) @[Cat.scala 31:58]
    node _load_data_T_20 = eq(io.controlSignal.memType, UInt<4>("hc")) @[MemAccess.scala 44:31]
    node _load_data_T_21 = bits(io.dataReadPort.read_data_b, 31, 31) @[MemAccess.scala 44:86]
    node _load_data_T_22 = bits(_load_data_T_21, 0, 0) @[Bitwise.scala 74:15]
    node _load_data_T_23 = mux(_load_data_T_22, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _load_data_T_24 = bits(io.dataReadPort.read_data_b, 31, 0) @[MemAccess.scala 44:120]
    node _load_data_T_25 = cat(_load_data_T_23, _load_data_T_24) @[Cat.scala 31:58]
    node _load_data_T_26 = eq(io.controlSignal.memType, UInt<4>("hd")) @[MemAccess.scala 45:31]
    node _load_data_T_27 = mux(UInt<1>("h0"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _load_data_T_28 = bits(io.dataReadPort.read_data_b, 31, 0) @[MemAccess.scala 45:98]
    node _load_data_T_29 = cat(_load_data_T_27, _load_data_T_28) @[Cat.scala 31:58]
    node _load_data_T_30 = eq(io.controlSignal.memType, UInt<4>("he")) @[MemAccess.scala 46:31]
    node _load_data_T_31 = mux(_load_data_T_30, io.dataReadPort.read_data_b, io.dataReadPort.read_data_b) @[Mux.scala 101:16]
    node _load_data_T_32 = mux(_load_data_T_26, _load_data_T_29, _load_data_T_31) @[Mux.scala 101:16]
    node _load_data_T_33 = mux(_load_data_T_20, _load_data_T_25, _load_data_T_32) @[Mux.scala 101:16]
    node _load_data_T_34 = mux(_load_data_T_16, _load_data_T_19, _load_data_T_33) @[Mux.scala 101:16]
    node _load_data_T_35 = mux(_load_data_T_10, _load_data_T_15, _load_data_T_34) @[Mux.scala 101:16]
    node _load_data_T_36 = mux(_load_data_T_6, _load_data_T_9, _load_data_T_35) @[Mux.scala 101:16]
    node load_data = mux(_load_data_T, _load_data_T_5, _load_data_T_36) @[Mux.scala 101:16]
    node _writeback_data_T = eq(io.controlSignal.wbType, UInt<3>("h2")) @[MemAccess.scala 50:30]
    node _writeback_data_T_1 = eq(io.controlSignal.wbType, UInt<3>("h3")) @[MemAccess.scala 51:30]
    node _writeback_data_T_2 = eq(io.controlSignal.wbType, UInt<3>("h4")) @[MemAccess.scala 52:30]
    node _writeback_data_T_3 = mux(_writeback_data_T_2, csr_wdata, io.aluOut.alu_result) @[Mux.scala 101:16]
    node _writeback_data_T_4 = mux(_writeback_data_T_1, io.linkedPC, _writeback_data_T_3) @[Mux.scala 101:16]
    node writeback_data = mux(_writeback_data_T, load_data, _writeback_data_T_4) @[Mux.scala 101:16]
    io.dataWritePort.write_addr <= io.aluOut.alu_result @[MemAccess.scala 56:31]
    io.dataWritePort.write_data <= io.aluOut.regB_data @[MemAccess.scala 57:31]
    node _T = bits(io.controlSignal.memType, 2, 2) @[MemAccess.scala 58:32]
    node _T_1 = bits(_T, 0, 0) @[MemAccess.scala 58:36]
    when _T_1 : @[MemAccess.scala 58:43]
      io.dataWritePort.write_enable <= UInt<1>("h1") @[MemAccess.scala 59:35]
    else :
      io.dataWritePort.write_enable <= UInt<1>("h0") @[MemAccess.scala 61:35]
    io.dataWritePort.write_lenth <= io.controlSignal.memType @[MemAccess.scala 63:32]
    io.memPass.writeback_addr <= io.aluOut.writeback_addr @[MemAccess.scala 65:29]
    io.memPass.writeback_data <= writeback_data @[MemAccess.scala 66:29]
    io.memPass.regwrite_enable <= io.controlSignal.regType @[MemAccess.scala 67:30]
    io.memPass.csrwrite_addr <= io.controlSignal.csrAddr @[MemAccess.scala 68:28]
    io.memPass.csrwrite_data <= csr_wdata @[MemAccess.scala 69:28]
    io.memPass.CSRType <= io.controlSignal.CSRType @[MemAccess.scala 70:22]
    io.forward.wbDataFromMema <= writeback_data @[MemAccess.scala 73:29]
    io.forward.wbAddrFromMema <= io.aluOut.writeback_addr @[MemAccess.scala 74:29]
    io.forward.regTypeFromMema <= io.controlSignal.regType @[MemAccess.scala 75:30]
    io.stall.wbAddrFromMema <= writeback_data @[MemAccess.scala 76:27]
    io.stall.regTypeFromMema <= io.controlSignal.regType @[MemAccess.scala 77:28]

  module MemaToWB :
    input clock : Clock
    input reset : Reset
    output io : { flip wbinfo : { writeback_addr : UInt<5>, writeback_data : UInt<64>, regwrite_enable : UInt<2>, csrwrite_addr : UInt<12>, csrwrite_data : UInt<64>, CSRType : UInt<3>}, wbinfoPass : { writeback_addr : UInt<5>, writeback_data : UInt<64>, regwrite_enable : UInt<2>, csrwrite_addr : UInt<12>, csrwrite_data : UInt<64>, CSRType : UInt<3>}}

    reg writeback_addr : UInt, clock with :
      reset => (reset, io.wbinfo.writeback_addr) @[MemaToWB.scala 14:31]
    writeback_addr <= UInt<5>("h0") @[MemaToWB.scala 14:31]
    reg writeback_data : UInt, clock with :
      reset => (reset, io.wbinfo.writeback_data) @[MemaToWB.scala 15:31]
    writeback_data <= UInt<64>("h0") @[MemaToWB.scala 15:31]
    reg regwrite_enable : UInt, clock with :
      reset => (reset, io.wbinfo.regwrite_enable) @[MemaToWB.scala 16:32]
    regwrite_enable <= UInt<2>("h0") @[MemaToWB.scala 16:32]
    reg csrwrite_addr : UInt, clock with :
      reset => (reset, io.wbinfo.csrwrite_addr) @[MemaToWB.scala 17:30]
    csrwrite_addr <= UInt<12>("h0") @[MemaToWB.scala 17:30]
    reg csrwrite_data : UInt, clock with :
      reset => (reset, io.wbinfo.csrwrite_data) @[MemaToWB.scala 18:30]
    csrwrite_data <= UInt<64>("h0") @[MemaToWB.scala 18:30]
    reg CSRType : UInt, clock with :
      reset => (reset, io.wbinfo.CSRType) @[MemaToWB.scala 19:24]
    CSRType <= UInt<3>("h0") @[MemaToWB.scala 19:24]
    io.wbinfoPass.writeback_addr <= writeback_addr @[MemaToWB.scala 21:32]
    io.wbinfoPass.writeback_data <= writeback_data @[MemaToWB.scala 22:32]
    io.wbinfoPass.regwrite_enable <= regwrite_enable @[MemaToWB.scala 23:33]
    io.wbinfoPass.csrwrite_addr <= csrwrite_addr @[MemaToWB.scala 24:31]
    io.wbinfoPass.csrwrite_data <= csrwrite_data @[MemaToWB.scala 25:31]
    io.wbinfoPass.CSRType <= CSRType @[MemaToWB.scala 26:25]

  module WriteBack :
    input clock : Clock
    input reset : Reset
    output io : { flip wbinfo : { writeback_addr : UInt<5>, writeback_data : UInt<64>, regwrite_enable : UInt<2>, csrwrite_addr : UInt<12>, csrwrite_data : UInt<64>, CSRType : UInt<3>}, flip regWrite : { flip write_addr : UInt<5>, flip write_data : UInt<64>, flip write_enable : UInt<1>}, flip csrWrite : { flip csr_write_addr : UInt<12>, flip csr_write_data : UInt<64>, flip csr_write_enable : UInt<1>}}

    io.regWrite.write_addr <= io.wbinfo.writeback_addr @[WriteBack.scala 15:26]
    io.regWrite.write_data <= io.wbinfo.writeback_data @[WriteBack.scala 16:26]
    node _T = eq(io.wbinfo.regwrite_enable, UInt<2>("h1")) @[WriteBack.scala 18:34]
    when _T : @[WriteBack.scala 18:44]
      io.regWrite.write_enable <= UInt<1>("h1") @[WriteBack.scala 19:30]
    else :
      io.regWrite.write_enable <= UInt<1>("h0") @[WriteBack.scala 21:30]
    io.csrWrite.csr_write_addr <= io.wbinfo.csrwrite_addr @[WriteBack.scala 24:30]
    io.csrWrite.csr_write_data <= io.wbinfo.csrwrite_data @[WriteBack.scala 25:30]
    node _T_1 = gt(io.wbinfo.CSRType, UInt<3>("h0")) @[WriteBack.scala 26:26]
    when _T_1 : @[WriteBack.scala 26:46]
      io.csrWrite.csr_write_enable <= UInt<1>("h1") @[WriteBack.scala 27:34]
    else :
      io.csrWrite.csr_write_enable <= UInt<1>("h0") @[WriteBack.scala 29:34]

  module Forward :
    input clock : Clock
    input reset : Reset
    output io : { withDecode : { flip srcAddrA : UInt<5>, flip srcAddrB : UInt<5>, hazardAData : UInt<64>, hazardBData : UInt<64>}, withExecute : { flip wbAddrFromExecute : UInt<5>, flip regTypeFromExecute : UInt<2>, flip wbDataFromExe : UInt<64>}, withMema : { flip wbAddrFromMema : UInt<5>, flip regTypeFromMema : UInt<2>, flip wbDataFromMema : UInt<64>}, flip regReadPort : { flip read_addr_a : UInt<5>, flip read_addr_b : UInt<5>, read_data_a : UInt<64>, read_data_b : UInt<64>}}

    node _hazardAType_T = eq(io.withDecode.srcAddrA, io.withExecute.wbAddrFromExecute) @[Forward.scala 17:30]
    node _hazardAType_T_1 = eq(io.withExecute.regTypeFromExecute, UInt<2>("h1")) @[Forward.scala 17:106]
    node _hazardAType_T_2 = and(_hazardAType_T, _hazardAType_T_1) @[Forward.scala 17:68]
    node _hazardAType_T_3 = eq(io.withDecode.srcAddrA, io.withMema.wbAddrFromMema) @[Forward.scala 18:30]
    node _hazardAType_T_4 = eq(io.withMema.regTypeFromMema, UInt<2>("h1")) @[Forward.scala 18:94]
    node _hazardAType_T_5 = and(_hazardAType_T_3, _hazardAType_T_4) @[Forward.scala 18:62]
    node _hazardAType_T_6 = mux(_hazardAType_T_5, io.withMema.wbDataFromMema, UInt<2>("h0")) @[Mux.scala 101:16]
    node hazardAType = mux(_hazardAType_T_2, io.withExecute.wbDataFromExe, _hazardAType_T_6) @[Mux.scala 101:16]
    node _hazardBType_T = eq(io.withDecode.srcAddrB, io.withExecute.wbAddrFromExecute) @[Forward.scala 21:30]
    node _hazardBType_T_1 = eq(io.withExecute.regTypeFromExecute, UInt<2>("h1")) @[Forward.scala 21:106]
    node _hazardBType_T_2 = and(_hazardBType_T, _hazardBType_T_1) @[Forward.scala 21:68]
    node _hazardBType_T_3 = eq(io.withDecode.srcAddrB, io.withMema.wbAddrFromMema) @[Forward.scala 22:30]
    node _hazardBType_T_4 = eq(io.withMema.regTypeFromMema, UInt<2>("h1")) @[Forward.scala 22:94]
    node _hazardBType_T_5 = and(_hazardBType_T_3, _hazardBType_T_4) @[Forward.scala 22:62]
    node _hazardBType_T_6 = mux(_hazardBType_T_5, io.withMema.wbDataFromMema, UInt<2>("h0")) @[Mux.scala 101:16]
    node hazardBType = mux(_hazardBType_T_2, io.withExecute.wbDataFromExe, _hazardBType_T_6) @[Mux.scala 101:16]
    io.regReadPort.read_addr_a <= io.withDecode.srcAddrA @[Forward.scala 25:30]
    node _srcDataA_T = eq(io.withDecode.srcAddrA, UInt<5>("h0")) @[Forward.scala 26:45]
    node srcDataA = mux(_srcDataA_T, UInt<64>("h0"), io.regReadPort.read_data_a) @[Forward.scala 26:21]
    io.regReadPort.read_addr_b <= io.withDecode.srcAddrB @[Forward.scala 27:30]
    node _srcDataB_T = eq(io.withDecode.srcAddrB, UInt<5>("h0")) @[Forward.scala 28:45]
    node srcDataB = mux(_srcDataB_T, UInt<64>("h0"), io.regReadPort.read_data_b) @[Forward.scala 28:21]
    node _io_withDecode_hazardAData_T = eq(hazardAType, UInt<2>("h1")) @[Forward.scala 31:18]
    node _io_withDecode_hazardAData_T_1 = eq(hazardAType, UInt<2>("h2")) @[Forward.scala 32:18]
    node _io_withDecode_hazardAData_T_2 = mux(_io_withDecode_hazardAData_T_1, io.withMema.wbDataFromMema, srcDataA) @[Mux.scala 101:16]
    node _io_withDecode_hazardAData_T_3 = mux(_io_withDecode_hazardAData_T, io.withExecute.wbDataFromExe, _io_withDecode_hazardAData_T_2) @[Mux.scala 101:16]
    io.withDecode.hazardAData <= _io_withDecode_hazardAData_T_3 @[Forward.scala 30:29]
    node _io_withDecode_hazardBData_T = eq(hazardBType, UInt<2>("h1")) @[Forward.scala 35:18]
    node _io_withDecode_hazardBData_T_1 = eq(hazardBType, UInt<2>("h2")) @[Forward.scala 36:18]
    node _io_withDecode_hazardBData_T_2 = mux(_io_withDecode_hazardBData_T_1, io.withMema.wbDataFromMema, srcDataB) @[Mux.scala 101:16]
    node _io_withDecode_hazardBData_T_3 = mux(_io_withDecode_hazardBData_T, io.withExecute.wbDataFromExe, _io_withDecode_hazardBData_T_2) @[Mux.scala 101:16]
    io.withDecode.hazardBData <= _io_withDecode_hazardBData_T_3 @[Forward.scala 34:29]

  module Stall :
    input clock : Clock
    input reset : Reset
    output io : { withDecode : { flip srcAddrA : UInt<5>, flip srcAddrB : UInt<5>}, withMema : { flip wbAddrFromMema : UInt<5>, flip regTypeFromMema : UInt<2>}, stallFlag : UInt<1>}

    node _rsADatahazard_T = eq(io.withMema.regTypeFromMema, UInt<2>("h1")) @[Stall.scala 12:52]
    node _rsADatahazard_T_1 = neq(io.withDecode.srcAddrA, UInt<1>("h0")) @[Stall.scala 12:90]
    node _rsADatahazard_T_2 = and(_rsADatahazard_T, _rsADatahazard_T_1) @[Stall.scala 12:63]
    node _rsADatahazard_T_3 = eq(io.withDecode.srcAddrA, io.withMema.wbAddrFromMema) @[Stall.scala 12:126]
    node rsADatahazard = and(_rsADatahazard_T_2, _rsADatahazard_T_3) @[Stall.scala 12:99]
    node _rsBDatahazard_T = eq(io.withMema.regTypeFromMema, UInt<2>("h1")) @[Stall.scala 13:52]
    node _rsBDatahazard_T_1 = neq(io.withDecode.srcAddrB, UInt<1>("h0")) @[Stall.scala 13:90]
    node _rsBDatahazard_T_2 = and(_rsBDatahazard_T, _rsBDatahazard_T_1) @[Stall.scala 13:63]
    node _rsBDatahazard_T_3 = eq(io.withDecode.srcAddrB, io.withMema.wbAddrFromMema) @[Stall.scala 13:126]
    node rsBDatahazard = and(_rsBDatahazard_T_2, _rsBDatahazard_T_3) @[Stall.scala 13:99]
    node stallFlag = or(rsADatahazard, rsBDatahazard) @[Stall.scala 14:33]
    reg stallFlagReg : UInt<1>, clock with :
      reset => (reset, stallFlag) @[Stall.scala 15:29]
    stallFlagReg <= UInt<1>("h0") @[Stall.scala 15:29]
    io.stallFlag <= stallFlagReg @[Stall.scala 17:16]

  module RegFile :
    input clock : Clock
    input reset : Reset
    output io : { reg_read : { flip read_addr_a : UInt<5>, flip read_addr_b : UInt<5>, read_data_a : UInt<64>, read_data_b : UInt<64>}, reg_write : { flip write_addr : UInt<5>, flip write_data : UInt<64>, flip write_enable : UInt<1>}}

    cmem registers : UInt<64> [32] @[RegFile.scala 12:22]
    read mport io_reg_read_read_data_a_MPORT = registers[io.reg_read.read_addr_a], clock @[RegFile.scala 13:44]
    io.reg_read.read_data_a <= io_reg_read_read_data_a_MPORT @[RegFile.scala 13:27]
    read mport io_reg_read_read_data_b_MPORT = registers[io.reg_read.read_addr_b], clock @[RegFile.scala 14:44]
    io.reg_read.read_data_b <= io_reg_read_read_data_b_MPORT @[RegFile.scala 14:27]
    when io.reg_write.write_enable : @[RegFile.scala 15:34]
      write mport MPORT = registers[io.reg_write.write_addr], clock
      MPORT <= io.reg_write.write_data

  module CSRfile :
    input clock : Clock
    input reset : Reset
    output io : { csrRead : { flip csr_read_addr : UInt<12>, csr_read_data : UInt<64>}, envRead : { flip csr_read_addr : UInt<12>, csr_read_data : UInt<64>}, csrWrite : { flip csr_write_addr : UInt<12>, flip csr_write_data : UInt<64>, flip csr_write_enable : UInt<1>}}

    cmem CSRregisters : UInt<64> [4096] @[CSRfile.scala 12:25]
    read mport io_csrRead_csr_read_data_MPORT = CSRregisters[io.csrRead.csr_read_addr], clock @[CSRfile.scala 13:48]
    io.csrRead.csr_read_data <= io_csrRead_csr_read_data_MPORT @[CSRfile.scala 13:28]
    read mport io_envRead_csr_read_data_MPORT = CSRregisters[io.envRead.csr_read_addr], clock @[CSRfile.scala 14:48]
    io.envRead.csr_read_data <= io_envRead_csr_read_data_MPORT @[CSRfile.scala 14:28]
    when io.csrWrite.csr_write_enable : @[CSRfile.scala 15:37]
      write mport MPORT = CSRregisters[io.csrWrite.csr_write_addr], clock
      MPORT <= io.csrWrite.csr_write_data

  module Core :
    input clock : Clock
    input reset : Reset
    output io : { flip instfetch_fetchMem : { flip read_addr_a : UInt<64>, read_inst_a : UInt<32>}, flip memoryAccess_dataReadPort : { flip read_addr_b : UInt<64>, read_data_b : UInt<64>}, flip memoryAccess_dataWritePort : { flip write_addr : UInt<64>, flip write_data : UInt<64>, flip write_lenth : UInt<4>, flip write_enable : UInt<1>}, probe : UInt<64>}

    inst instfetch of Instfetch @[Core.scala 23:25]
    instfetch.clock <= clock
    instfetch.reset <= reset
    inst instfetch_to_decode of FetchToDecode @[Core.scala 24:35]
    instfetch_to_decode.clock <= clock
    instfetch_to_decode.reset <= reset
    inst decode of Decode @[Core.scala 25:22]
    decode.clock <= clock
    decode.reset <= reset
    inst decode_to_execute of DecodeToExecute @[Core.scala 26:33]
    decode_to_execute.clock <= clock
    decode_to_execute.reset <= reset
    inst execute of Alu @[Core.scala 27:23]
    execute.clock <= clock
    execute.reset <= reset
    inst execute_to_mema of ExecuteToMema @[Core.scala 28:31]
    execute_to_mema.clock <= clock
    execute_to_mema.reset <= reset
    inst memoryAccess of MemAccess @[Core.scala 29:28]
    memoryAccess.clock <= clock
    memoryAccess.reset <= reset
    inst mema_to_wb of MemaToWB @[Core.scala 30:26]
    mema_to_wb.clock <= clock
    mema_to_wb.reset <= reset
    inst writeback of WriteBack @[Core.scala 31:25]
    writeback.clock <= clock
    writeback.reset <= reset
    inst datahazard_forward of Forward @[Core.scala 32:34]
    datahazard_forward.clock <= clock
    datahazard_forward.reset <= reset
    inst datahazard_stall of Stall @[Core.scala 33:32]
    datahazard_stall.clock <= clock
    datahazard_stall.reset <= reset
    inst regs of RegFile @[Core.scala 36:20]
    regs.clock <= clock
    regs.reset <= reset
    inst csrs of CSRfile @[Core.scala 37:20]
    csrs.clock <= clock
    csrs.reset <= reset
    instfetch.io.branchFlag <= execute.io.branchFlag @[Core.scala 69:27]
    instfetch.io.jumpFlag <= execute.io.jumpFlag @[Core.scala 70:25]
    instfetch.io.stallFlag <= datahazard_stall.io.stallFlag @[Core.scala 71:26]
    instfetch.io.branchTarget <= execute.io.branchTarget @[Core.scala 72:29]
    instfetch.io.jumpTarget <= execute.io.alu_out.alu_result @[Core.scala 73:27]
    instfetch.io.fetchMem <= io.instfetch_fetchMem @[Core.scala 74:25]
    instfetch.io.envRead <= csrs.io.envRead @[Core.scala 75:24]
    instfetch_to_decode.io.stallFlag <= datahazard_stall.io.stallFlag @[Core.scala 77:36]
    instfetch_to_decode.io.pcIn <= instfetch.io.pcOut @[Core.scala 78:31]
    instfetch_to_decode.io.instIn <= instfetch.io.instOut @[Core.scala 79:33]
    node _instfetch_to_decode_io_jumpOrBranchFlag_T = or(execute.io.jumpFlag, execute.io.branchFlag) @[Core.scala 80:67]
    instfetch_to_decode.io.jumpOrBranchFlag <= _instfetch_to_decode_io_jumpOrBranchFlag_T @[Core.scala 80:43]
    decode.io.branchFlag <= execute.io.branchFlag @[Core.scala 82:24]
    decode.io.jumpFlag <= execute.io.jumpFlag @[Core.scala 83:22]
    decode.io.stallFlag <= datahazard_stall.io.stallFlag @[Core.scala 84:23]
    decode.io.inst <= instfetch_to_decode.io.instOut @[Core.scala 85:18]
    decode.io.cur_pc <= instfetch_to_decode.io.pcOut @[Core.scala 86:20]
    decode.io.forward <= datahazard_forward.io.withDecode @[Core.scala 87:21]
    datahazard_stall.io.withDecode.srcAddrB <= decode.io.stall.srcAddrB @[Core.scala 88:19]
    datahazard_stall.io.withDecode.srcAddrA <= decode.io.stall.srcAddrA @[Core.scala 88:19]
    decode_to_execute.io.controlSignal <= decode.io.decodeOut @[Core.scala 90:38]
    node _decode_to_execute_io_jumpOrBranchFlag_T = or(execute.io.jumpFlag, execute.io.branchFlag) @[Core.scala 91:65]
    decode_to_execute.io.jumpOrBranchFlag <= _decode_to_execute_io_jumpOrBranchFlag_T @[Core.scala 91:41]
    decode_to_execute.io.cur_pc <= decode.io.pcOut @[Core.scala 92:31]
    decode_to_execute.io.controlSignal <= decode.io.decodeOut @[Core.scala 93:38]
    decode_to_execute.io.opSrc <= decode.io.srcOut @[Core.scala 94:30]
    execute.io.cur_pc <= decode_to_execute.io.pcOut @[Core.scala 96:21]
    execute.io.alu_in <= decode_to_execute.io.srcPass @[Core.scala 97:21]
    execute.io.controlSignal <= decode_to_execute.io.controlSignalPass @[Core.scala 98:28]
    datahazard_forward.io.withExecute.wbDataFromExe <= execute.io.dataHazard.wbDataFromExe @[Core.scala 99:25]
    datahazard_forward.io.withExecute.regTypeFromExecute <= execute.io.dataHazard.regTypeFromExecute @[Core.scala 99:25]
    datahazard_forward.io.withExecute.wbAddrFromExecute <= execute.io.dataHazard.wbAddrFromExecute @[Core.scala 99:25]
    execute_to_mema.io.linkedPC <= execute.io.linkedPC @[Core.scala 101:31]
    execute_to_mema.io.aluOut <= execute.io.alu_out @[Core.scala 102:29]
    execute_to_mema.io.controlSignal <= execute.io.controlPass @[Core.scala 103:36]
    memoryAccess.io.linkedPC <= execute_to_mema.io.linkedPCPass @[Core.scala 105:28]
    memoryAccess.io.aluOut.regB_data <= execute_to_mema.io.aluOutPass.regB_data @[Core.scala 106:26]
    memoryAccess.io.aluOut.writeback_addr <= execute_to_mema.io.aluOutPass.writeback_addr @[Core.scala 106:26]
    memoryAccess.io.aluOut.alu_result <= execute_to_mema.io.aluOutPass.alu_result @[Core.scala 106:26]
    memoryAccess.io.controlSignal <= execute_to_mema.io.controlSignalPass @[Core.scala 107:33]
    memoryAccess.io.dataReadPort <= io.memoryAccess_dataReadPort @[Core.scala 108:32]
    io.memoryAccess_dataWritePort.write_enable <= memoryAccess.io.dataWritePort.write_enable @[Core.scala 109:33]
    io.memoryAccess_dataWritePort.write_lenth <= memoryAccess.io.dataWritePort.write_lenth @[Core.scala 109:33]
    io.memoryAccess_dataWritePort.write_data <= memoryAccess.io.dataWritePort.write_data @[Core.scala 109:33]
    io.memoryAccess_dataWritePort.write_addr <= memoryAccess.io.dataWritePort.write_addr @[Core.scala 109:33]
    memoryAccess.io.csrRead <= csrs.io.csrRead @[Core.scala 110:27]
    datahazard_forward.io.withMema.wbDataFromMema <= memoryAccess.io.forward.wbDataFromMema @[Core.scala 111:27]
    datahazard_forward.io.withMema.regTypeFromMema <= memoryAccess.io.forward.regTypeFromMema @[Core.scala 111:27]
    datahazard_forward.io.withMema.wbAddrFromMema <= memoryAccess.io.forward.wbAddrFromMema @[Core.scala 111:27]
    datahazard_stall.io.withMema.regTypeFromMema <= memoryAccess.io.stall.regTypeFromMema @[Core.scala 112:25]
    datahazard_stall.io.withMema.wbAddrFromMema <= memoryAccess.io.stall.wbAddrFromMema @[Core.scala 112:25]
    mema_to_wb.io.wbinfo <= memoryAccess.io.memPass @[Core.scala 114:24]
    writeback.io.wbinfo <= mema_to_wb.io.wbinfoPass @[Core.scala 116:23]
    regs.io.reg_write.write_enable <= writeback.io.regWrite.write_enable @[Core.scala 117:21]
    regs.io.reg_write.write_data <= writeback.io.regWrite.write_data @[Core.scala 117:21]
    regs.io.reg_write.write_addr <= writeback.io.regWrite.write_addr @[Core.scala 117:21]
    csrs.io.csrWrite.csr_write_enable <= writeback.io.csrWrite.csr_write_enable @[Core.scala 118:20]
    csrs.io.csrWrite.csr_write_data <= writeback.io.csrWrite.csr_write_data @[Core.scala 118:20]
    csrs.io.csrWrite.csr_write_addr <= writeback.io.csrWrite.csr_write_addr @[Core.scala 118:20]
    datahazard_forward.io.regReadPort <= regs.io.reg_read @[Core.scala 122:37]
    io.probe <= writeback.io.wbinfo.writeback_data @[Core.scala 125:12]

  module Memory :
    input clock : Clock
    input reset : Reset
    output io : { instReadPort : { flip read_addr_a : UInt<64>, read_inst_a : UInt<32>}, dataReadPort : { flip read_addr_b : UInt<64>, read_data_b : UInt<64>}, writePort : { flip write_addr : UInt<64>, flip write_data : UInt<64>, flip write_lenth : UInt<4>, flip write_enable : UInt<1>}}

    smem memory : UInt<8> [4096] @[Memory.scala 13:27]
    node _io_instReadPort_read_inst_a_T = add(io.instReadPort.read_addr_a, UInt<64>("h3")) @[Memory.scala 14:78]
    node _io_instReadPort_read_inst_a_T_1 = tail(_io_instReadPort_read_inst_a_T, 1) @[Memory.scala 14:78]
    wire _io_instReadPort_read_inst_a_WIRE : UInt @[Memory.scala 14:49]
    _io_instReadPort_read_inst_a_WIRE is invalid @[Memory.scala 14:49]
    when UInt<1>("h1") : @[Memory.scala 14:49]
      _io_instReadPort_read_inst_a_WIRE <= _io_instReadPort_read_inst_a_T_1 @[Memory.scala 14:49]
      node _io_instReadPort_read_inst_a_T_2 = or(_io_instReadPort_read_inst_a_WIRE, UInt<12>("h0")) @[Memory.scala 14:49]
      node _io_instReadPort_read_inst_a_T_3 = bits(_io_instReadPort_read_inst_a_T_2, 11, 0) @[Memory.scala 14:49]
      read mport io_instReadPort_read_inst_a_MPORT = memory[_io_instReadPort_read_inst_a_T_3], clock @[Memory.scala 14:49]
    node _io_instReadPort_read_inst_a_T_4 = add(io.instReadPort.read_addr_a, UInt<64>("h2")) @[Memory.scala 15:45]
    node _io_instReadPort_read_inst_a_T_5 = tail(_io_instReadPort_read_inst_a_T_4, 1) @[Memory.scala 15:45]
    wire _io_instReadPort_read_inst_a_WIRE_1 : UInt @[Memory.scala 15:16]
    _io_instReadPort_read_inst_a_WIRE_1 is invalid @[Memory.scala 15:16]
    when UInt<1>("h1") : @[Memory.scala 15:16]
      _io_instReadPort_read_inst_a_WIRE_1 <= _io_instReadPort_read_inst_a_T_5 @[Memory.scala 15:16]
      node _io_instReadPort_read_inst_a_T_6 = or(_io_instReadPort_read_inst_a_WIRE_1, UInt<12>("h0")) @[Memory.scala 15:16]
      node _io_instReadPort_read_inst_a_T_7 = bits(_io_instReadPort_read_inst_a_T_6, 11, 0) @[Memory.scala 15:16]
      read mport io_instReadPort_read_inst_a_MPORT_1 = memory[_io_instReadPort_read_inst_a_T_7], clock @[Memory.scala 15:16]
    node _io_instReadPort_read_inst_a_T_8 = add(io.instReadPort.read_addr_a, UInt<64>("h1")) @[Memory.scala 16:45]
    node _io_instReadPort_read_inst_a_T_9 = tail(_io_instReadPort_read_inst_a_T_8, 1) @[Memory.scala 16:45]
    wire _io_instReadPort_read_inst_a_WIRE_2 : UInt @[Memory.scala 16:16]
    _io_instReadPort_read_inst_a_WIRE_2 is invalid @[Memory.scala 16:16]
    when UInt<1>("h1") : @[Memory.scala 16:16]
      _io_instReadPort_read_inst_a_WIRE_2 <= _io_instReadPort_read_inst_a_T_9 @[Memory.scala 16:16]
      node _io_instReadPort_read_inst_a_T_10 = or(_io_instReadPort_read_inst_a_WIRE_2, UInt<12>("h0")) @[Memory.scala 16:16]
      node _io_instReadPort_read_inst_a_T_11 = bits(_io_instReadPort_read_inst_a_T_10, 11, 0) @[Memory.scala 16:16]
      read mport io_instReadPort_read_inst_a_MPORT_2 = memory[_io_instReadPort_read_inst_a_T_11], clock @[Memory.scala 16:16]
    wire _io_instReadPort_read_inst_a_WIRE_3 : UInt @[Memory.scala 17:16]
    _io_instReadPort_read_inst_a_WIRE_3 is invalid @[Memory.scala 17:16]
    when UInt<1>("h1") : @[Memory.scala 17:16]
      _io_instReadPort_read_inst_a_WIRE_3 <= io.instReadPort.read_addr_a @[Memory.scala 17:16]
      node _io_instReadPort_read_inst_a_T_12 = or(_io_instReadPort_read_inst_a_WIRE_3, UInt<12>("h0")) @[Memory.scala 17:16]
      node _io_instReadPort_read_inst_a_T_13 = bits(_io_instReadPort_read_inst_a_T_12, 11, 0) @[Memory.scala 17:16]
      read mport io_instReadPort_read_inst_a_MPORT_3 = memory[_io_instReadPort_read_inst_a_T_13], clock @[Memory.scala 17:16]
    node io_instReadPort_read_inst_a_lo = cat(io_instReadPort_read_inst_a_MPORT_2, io_instReadPort_read_inst_a_MPORT_3) @[Cat.scala 31:58]
    node io_instReadPort_read_inst_a_hi = cat(io_instReadPort_read_inst_a_MPORT, io_instReadPort_read_inst_a_MPORT_1) @[Cat.scala 31:58]
    node _io_instReadPort_read_inst_a_T_14 = cat(io_instReadPort_read_inst_a_hi, io_instReadPort_read_inst_a_lo) @[Cat.scala 31:58]
    io.instReadPort.read_inst_a <= _io_instReadPort_read_inst_a_T_14 @[Memory.scala 14:31]
    node _io_dataReadPort_read_data_b_T = add(io.instReadPort.read_addr_a, UInt<64>("h7")) @[Memory.scala 18:78]
    node _io_dataReadPort_read_data_b_T_1 = tail(_io_dataReadPort_read_data_b_T, 1) @[Memory.scala 18:78]
    wire _io_dataReadPort_read_data_b_WIRE : UInt @[Memory.scala 18:49]
    _io_dataReadPort_read_data_b_WIRE is invalid @[Memory.scala 18:49]
    when UInt<1>("h1") : @[Memory.scala 18:49]
      _io_dataReadPort_read_data_b_WIRE <= _io_dataReadPort_read_data_b_T_1 @[Memory.scala 18:49]
      node _io_dataReadPort_read_data_b_T_2 = or(_io_dataReadPort_read_data_b_WIRE, UInt<12>("h0")) @[Memory.scala 18:49]
      node _io_dataReadPort_read_data_b_T_3 = bits(_io_dataReadPort_read_data_b_T_2, 11, 0) @[Memory.scala 18:49]
      read mport io_dataReadPort_read_data_b_MPORT = memory[_io_dataReadPort_read_data_b_T_3], clock @[Memory.scala 18:49]
    node _io_dataReadPort_read_data_b_T_4 = add(io.instReadPort.read_addr_a, UInt<64>("h6")) @[Memory.scala 19:45]
    node _io_dataReadPort_read_data_b_T_5 = tail(_io_dataReadPort_read_data_b_T_4, 1) @[Memory.scala 19:45]
    wire _io_dataReadPort_read_data_b_WIRE_1 : UInt @[Memory.scala 19:16]
    _io_dataReadPort_read_data_b_WIRE_1 is invalid @[Memory.scala 19:16]
    when UInt<1>("h1") : @[Memory.scala 19:16]
      _io_dataReadPort_read_data_b_WIRE_1 <= _io_dataReadPort_read_data_b_T_5 @[Memory.scala 19:16]
      node _io_dataReadPort_read_data_b_T_6 = or(_io_dataReadPort_read_data_b_WIRE_1, UInt<12>("h0")) @[Memory.scala 19:16]
      node _io_dataReadPort_read_data_b_T_7 = bits(_io_dataReadPort_read_data_b_T_6, 11, 0) @[Memory.scala 19:16]
      read mport io_dataReadPort_read_data_b_MPORT_1 = memory[_io_dataReadPort_read_data_b_T_7], clock @[Memory.scala 19:16]
    node _io_dataReadPort_read_data_b_T_8 = add(io.instReadPort.read_addr_a, UInt<64>("h5")) @[Memory.scala 20:45]
    node _io_dataReadPort_read_data_b_T_9 = tail(_io_dataReadPort_read_data_b_T_8, 1) @[Memory.scala 20:45]
    wire _io_dataReadPort_read_data_b_WIRE_2 : UInt @[Memory.scala 20:16]
    _io_dataReadPort_read_data_b_WIRE_2 is invalid @[Memory.scala 20:16]
    when UInt<1>("h1") : @[Memory.scala 20:16]
      _io_dataReadPort_read_data_b_WIRE_2 <= _io_dataReadPort_read_data_b_T_9 @[Memory.scala 20:16]
      node _io_dataReadPort_read_data_b_T_10 = or(_io_dataReadPort_read_data_b_WIRE_2, UInt<12>("h0")) @[Memory.scala 20:16]
      node _io_dataReadPort_read_data_b_T_11 = bits(_io_dataReadPort_read_data_b_T_10, 11, 0) @[Memory.scala 20:16]
      read mport io_dataReadPort_read_data_b_MPORT_2 = memory[_io_dataReadPort_read_data_b_T_11], clock @[Memory.scala 20:16]
    node _io_dataReadPort_read_data_b_T_12 = add(io.instReadPort.read_addr_a, UInt<64>("h4")) @[Memory.scala 21:45]
    node _io_dataReadPort_read_data_b_T_13 = tail(_io_dataReadPort_read_data_b_T_12, 1) @[Memory.scala 21:45]
    wire _io_dataReadPort_read_data_b_WIRE_3 : UInt @[Memory.scala 21:16]
    _io_dataReadPort_read_data_b_WIRE_3 is invalid @[Memory.scala 21:16]
    when UInt<1>("h1") : @[Memory.scala 21:16]
      _io_dataReadPort_read_data_b_WIRE_3 <= _io_dataReadPort_read_data_b_T_13 @[Memory.scala 21:16]
      node _io_dataReadPort_read_data_b_T_14 = or(_io_dataReadPort_read_data_b_WIRE_3, UInt<12>("h0")) @[Memory.scala 21:16]
      node _io_dataReadPort_read_data_b_T_15 = bits(_io_dataReadPort_read_data_b_T_14, 11, 0) @[Memory.scala 21:16]
      read mport io_dataReadPort_read_data_b_MPORT_3 = memory[_io_dataReadPort_read_data_b_T_15], clock @[Memory.scala 21:16]
    node _io_dataReadPort_read_data_b_T_16 = add(io.instReadPort.read_addr_a, UInt<64>("h3")) @[Memory.scala 22:45]
    node _io_dataReadPort_read_data_b_T_17 = tail(_io_dataReadPort_read_data_b_T_16, 1) @[Memory.scala 22:45]
    wire _io_dataReadPort_read_data_b_WIRE_4 : UInt @[Memory.scala 22:16]
    _io_dataReadPort_read_data_b_WIRE_4 is invalid @[Memory.scala 22:16]
    when UInt<1>("h1") : @[Memory.scala 22:16]
      _io_dataReadPort_read_data_b_WIRE_4 <= _io_dataReadPort_read_data_b_T_17 @[Memory.scala 22:16]
      node _io_dataReadPort_read_data_b_T_18 = or(_io_dataReadPort_read_data_b_WIRE_4, UInt<12>("h0")) @[Memory.scala 22:16]
      node _io_dataReadPort_read_data_b_T_19 = bits(_io_dataReadPort_read_data_b_T_18, 11, 0) @[Memory.scala 22:16]
      read mport io_dataReadPort_read_data_b_MPORT_4 = memory[_io_dataReadPort_read_data_b_T_19], clock @[Memory.scala 22:16]
    node _io_dataReadPort_read_data_b_T_20 = add(io.instReadPort.read_addr_a, UInt<64>("h2")) @[Memory.scala 23:45]
    node _io_dataReadPort_read_data_b_T_21 = tail(_io_dataReadPort_read_data_b_T_20, 1) @[Memory.scala 23:45]
    wire _io_dataReadPort_read_data_b_WIRE_5 : UInt @[Memory.scala 23:16]
    _io_dataReadPort_read_data_b_WIRE_5 is invalid @[Memory.scala 23:16]
    when UInt<1>("h1") : @[Memory.scala 23:16]
      _io_dataReadPort_read_data_b_WIRE_5 <= _io_dataReadPort_read_data_b_T_21 @[Memory.scala 23:16]
      node _io_dataReadPort_read_data_b_T_22 = or(_io_dataReadPort_read_data_b_WIRE_5, UInt<12>("h0")) @[Memory.scala 23:16]
      node _io_dataReadPort_read_data_b_T_23 = bits(_io_dataReadPort_read_data_b_T_22, 11, 0) @[Memory.scala 23:16]
      read mport io_dataReadPort_read_data_b_MPORT_5 = memory[_io_dataReadPort_read_data_b_T_23], clock @[Memory.scala 23:16]
    node _io_dataReadPort_read_data_b_T_24 = add(io.instReadPort.read_addr_a, UInt<64>("h1")) @[Memory.scala 24:45]
    node _io_dataReadPort_read_data_b_T_25 = tail(_io_dataReadPort_read_data_b_T_24, 1) @[Memory.scala 24:45]
    wire _io_dataReadPort_read_data_b_WIRE_6 : UInt @[Memory.scala 24:16]
    _io_dataReadPort_read_data_b_WIRE_6 is invalid @[Memory.scala 24:16]
    when UInt<1>("h1") : @[Memory.scala 24:16]
      _io_dataReadPort_read_data_b_WIRE_6 <= _io_dataReadPort_read_data_b_T_25 @[Memory.scala 24:16]
      node _io_dataReadPort_read_data_b_T_26 = or(_io_dataReadPort_read_data_b_WIRE_6, UInt<12>("h0")) @[Memory.scala 24:16]
      node _io_dataReadPort_read_data_b_T_27 = bits(_io_dataReadPort_read_data_b_T_26, 11, 0) @[Memory.scala 24:16]
      read mport io_dataReadPort_read_data_b_MPORT_6 = memory[_io_dataReadPort_read_data_b_T_27], clock @[Memory.scala 24:16]
    wire _io_dataReadPort_read_data_b_WIRE_7 : UInt @[Memory.scala 25:16]
    _io_dataReadPort_read_data_b_WIRE_7 is invalid @[Memory.scala 25:16]
    when UInt<1>("h1") : @[Memory.scala 25:16]
      _io_dataReadPort_read_data_b_WIRE_7 <= io.instReadPort.read_addr_a @[Memory.scala 25:16]
      node _io_dataReadPort_read_data_b_T_28 = or(_io_dataReadPort_read_data_b_WIRE_7, UInt<12>("h0")) @[Memory.scala 25:16]
      node _io_dataReadPort_read_data_b_T_29 = bits(_io_dataReadPort_read_data_b_T_28, 11, 0) @[Memory.scala 25:16]
      read mport io_dataReadPort_read_data_b_MPORT_7 = memory[_io_dataReadPort_read_data_b_T_29], clock @[Memory.scala 25:16]
    node io_dataReadPort_read_data_b_lo_lo = cat(io_dataReadPort_read_data_b_MPORT_6, io_dataReadPort_read_data_b_MPORT_7) @[Cat.scala 31:58]
    node io_dataReadPort_read_data_b_lo_hi = cat(io_dataReadPort_read_data_b_MPORT_4, io_dataReadPort_read_data_b_MPORT_5) @[Cat.scala 31:58]
    node io_dataReadPort_read_data_b_lo = cat(io_dataReadPort_read_data_b_lo_hi, io_dataReadPort_read_data_b_lo_lo) @[Cat.scala 31:58]
    node io_dataReadPort_read_data_b_hi_lo = cat(io_dataReadPort_read_data_b_MPORT_2, io_dataReadPort_read_data_b_MPORT_3) @[Cat.scala 31:58]
    node io_dataReadPort_read_data_b_hi_hi = cat(io_dataReadPort_read_data_b_MPORT, io_dataReadPort_read_data_b_MPORT_1) @[Cat.scala 31:58]
    node io_dataReadPort_read_data_b_hi = cat(io_dataReadPort_read_data_b_hi_hi, io_dataReadPort_read_data_b_hi_lo) @[Cat.scala 31:58]
    node _io_dataReadPort_read_data_b_T_30 = cat(io_dataReadPort_read_data_b_hi, io_dataReadPort_read_data_b_lo) @[Cat.scala 31:58]
    io.dataReadPort.read_data_b <= _io_dataReadPort_read_data_b_T_30 @[Memory.scala 18:31]
    when io.writePort.write_enable : @[Memory.scala 26:35]
      node _T = eq(io.writePort.write_lenth, UInt<4>("h4")) @[Memory.scala 27:35]
      when _T : @[Memory.scala 27:46]
        node _T_1 = bits(io.writePort.write_data, 7, 0) @[Memory.scala 28:81]
        node _T_2 = bits(io.writePort.write_addr, 11, 0)
        write mport MPORT = memory[_T_2], clock
        MPORT <= _T_1
      else :
        node _T_3 = eq(io.writePort.write_lenth, UInt<4>("h7")) @[Memory.scala 29:41]
        when _T_3 : @[Memory.scala 29:52]
          node _T_4 = bits(io.writePort.write_data, 7, 0) @[Memory.scala 30:81]
          node _T_5 = bits(io.writePort.write_addr, 11, 0)
          write mport MPORT_1 = memory[_T_5], clock
          MPORT_1 <= _T_4
          node _T_6 = add(io.writePort.write_addr, UInt<64>("h1")) @[Memory.scala 31:50]
          node _T_7 = tail(_T_6, 1) @[Memory.scala 31:50]
          node _T_8 = bits(io.writePort.write_data, 15, 8) @[Memory.scala 31:110]
          node _T_9 = bits(_T_7, 11, 0)
          write mport MPORT_2 = memory[_T_9], clock
          MPORT_2 <= _T_8
          node _T_10 = add(io.writePort.write_addr, UInt<64>("h2")) @[Memory.scala 32:50]
          node _T_11 = tail(_T_10, 1) @[Memory.scala 32:50]
          node _T_12 = bits(io.writePort.write_data, 23, 16) @[Memory.scala 32:110]
          node _T_13 = bits(_T_11, 11, 0)
          write mport MPORT_3 = memory[_T_13], clock
          MPORT_3 <= _T_12
          node _T_14 = add(io.writePort.write_addr, UInt<64>("h3")) @[Memory.scala 33:50]
          node _T_15 = tail(_T_14, 1) @[Memory.scala 33:50]
          node _T_16 = bits(io.writePort.write_data, 31, 24) @[Memory.scala 33:110]
          node _T_17 = bits(_T_15, 11, 0)
          write mport MPORT_4 = memory[_T_17], clock
          MPORT_4 <= _T_16
          node _T_18 = add(io.writePort.write_addr, UInt<64>("h4")) @[Memory.scala 34:50]
          node _T_19 = tail(_T_18, 1) @[Memory.scala 34:50]
          node _T_20 = bits(io.writePort.write_data, 39, 32) @[Memory.scala 34:110]
          node _T_21 = bits(_T_19, 11, 0)
          write mport MPORT_5 = memory[_T_21], clock
          MPORT_5 <= _T_20
          node _T_22 = add(io.writePort.write_addr, UInt<64>("h5")) @[Memory.scala 35:50]
          node _T_23 = tail(_T_22, 1) @[Memory.scala 35:50]
          node _T_24 = bits(io.writePort.write_data, 47, 40) @[Memory.scala 35:110]
          node _T_25 = bits(_T_23, 11, 0)
          write mport MPORT_6 = memory[_T_25], clock
          MPORT_6 <= _T_24
          node _T_26 = add(io.writePort.write_addr, UInt<64>("h6")) @[Memory.scala 36:50]
          node _T_27 = tail(_T_26, 1) @[Memory.scala 36:50]
          node _T_28 = bits(io.writePort.write_data, 55, 48) @[Memory.scala 36:110]
          node _T_29 = bits(_T_27, 11, 0)
          write mport MPORT_7 = memory[_T_29], clock
          MPORT_7 <= _T_28
          node _T_30 = add(io.writePort.write_addr, UInt<64>("h7")) @[Memory.scala 37:50]
          node _T_31 = tail(_T_30, 1) @[Memory.scala 37:50]
          node _T_32 = bits(io.writePort.write_data, 63, 56) @[Memory.scala 37:110]
          node _T_33 = bits(_T_31, 11, 0)
          write mport MPORT_8 = memory[_T_33], clock
          MPORT_8 <= _T_32
        else :
          node _T_34 = eq(io.writePort.write_lenth, UInt<4>("h5")) @[Memory.scala 38:41]
          when _T_34 : @[Memory.scala 38:52]
            node _T_35 = bits(io.writePort.write_data, 7, 0) @[Memory.scala 39:81]
            node _T_36 = bits(io.writePort.write_addr, 11, 0)
            write mport MPORT_9 = memory[_T_36], clock
            MPORT_9 <= _T_35
            node _T_37 = add(io.writePort.write_addr, UInt<64>("h1")) @[Memory.scala 40:50]
            node _T_38 = tail(_T_37, 1) @[Memory.scala 40:50]
            node _T_39 = bits(io.writePort.write_data, 15, 8) @[Memory.scala 40:110]
            node _T_40 = bits(_T_38, 11, 0)
            write mport MPORT_10 = memory[_T_40], clock
            MPORT_10 <= _T_39
          else :
            node _T_41 = eq(io.writePort.write_lenth, UInt<4>("h6")) @[Memory.scala 41:41]
            when _T_41 : @[Memory.scala 41:52]
              node _T_42 = bits(io.writePort.write_data, 7, 0) @[Memory.scala 42:81]
              node _T_43 = bits(io.writePort.write_addr, 11, 0)
              write mport MPORT_11 = memory[_T_43], clock
              MPORT_11 <= _T_42
              node _T_44 = add(io.writePort.write_addr, UInt<64>("h1")) @[Memory.scala 43:50]
              node _T_45 = tail(_T_44, 1) @[Memory.scala 43:50]
              node _T_46 = bits(io.writePort.write_data, 15, 8) @[Memory.scala 43:110]
              node _T_47 = bits(_T_45, 11, 0)
              write mport MPORT_12 = memory[_T_47], clock
              MPORT_12 <= _T_46
              node _T_48 = add(io.writePort.write_addr, UInt<64>("h2")) @[Memory.scala 44:50]
              node _T_49 = tail(_T_48, 1) @[Memory.scala 44:50]
              node _T_50 = bits(io.writePort.write_data, 23, 16) @[Memory.scala 44:110]
              node _T_51 = bits(_T_49, 11, 0)
              write mport MPORT_13 = memory[_T_51], clock
              MPORT_13 <= _T_50
              node _T_52 = add(io.writePort.write_addr, UInt<64>("h3")) @[Memory.scala 45:50]
              node _T_53 = tail(_T_52, 1) @[Memory.scala 45:50]
              node _T_54 = bits(io.writePort.write_data, 31, 24) @[Memory.scala 45:110]
              node _T_55 = bits(_T_53, 11, 0)
              write mport MPORT_14 = memory[_T_55], clock
              MPORT_14 <= _T_54

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io : { probe : UInt<64>}

    inst core of Core @[Top.scala 11:20]
    core.clock <= clock
    core.reset <= reset
    inst memory of Memory @[Top.scala 12:22]
    memory.clock <= clock
    memory.reset <= reset
    core.io.instfetch_fetchMem <= memory.io.instReadPort @[Top.scala 14:30]
    core.io.memoryAccess_dataReadPort <= memory.io.dataReadPort @[Top.scala 15:37]
    memory.io.writePort.write_enable <= core.io.memoryAccess_dataWritePort.write_enable @[Top.scala 16:38]
    memory.io.writePort.write_lenth <= core.io.memoryAccess_dataWritePort.write_lenth @[Top.scala 16:38]
    memory.io.writePort.write_data <= core.io.memoryAccess_dataWritePort.write_data @[Top.scala 16:38]
    memory.io.writePort.write_addr <= core.io.memoryAccess_dataWritePort.write_addr @[Top.scala 16:38]
    io.probe <= core.io.probe @[Top.scala 18:12]

