------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Notes: 
  Total_num: the numbers of add/sub in rtl
  Module Name: the module name of the instantiated module calling directly the add/sub sub module
  Location/Inst Name: if linefile info exists(no optimization), print the codes location of add/sub in rtl, else print the inst name
  Count: the amount of lutcarry for add/sub
  Number: the numbers of add/sub with the same lutcarry counts and linefile

Detailed RTL Component Info :
-----Add :
               Total_Num :115
-----Sub :
               Total_Num :62
-----AddSub :
               Total_Num :0

Add_Sub_AddSub: Initial Mapping Report :
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|Module Name                                                     |Type     |Count    |Number   |Location/Inst Name                                                                                                                              |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|Briey                                                           |Add      |6        |1        |../briey_ddr.v:1769                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                                |Add      |5        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:187                                                               |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                                |Add      |6        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:190                                                               |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N88_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N91_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[1].timing_pre_pass                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N88_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[1].timing_pre_pass                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N91_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[2].timing_pre_pass                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N88_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[2].timing_pre_pass                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N91_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[3].timing_pre_pass                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N88_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[3].timing_pre_pass                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N91_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[4].timing_pre_pass                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N88_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[4].timing_pre_pass                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N91_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[5].timing_pre_pass                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N88_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[5].timing_pre_pass                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N91_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[6].timing_pre_pass                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N88_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[6].timing_pre_pass                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N91_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[7].timing_pre_pass                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N88_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[7].timing_pre_pass                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N91_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[0].trda2act_timing                                |Add      |5        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:122                                                                    |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[0].trda2act_timing                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[1].trda2act_timing                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[2].trda2act_timing                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[3].trda2act_timing                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[4].trda2act_timing                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[5].trda2act_timing                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[6].trda2act_timing                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[7].trda2act_timing                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[0].twra2act_timing                                |Add      |6        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:122                                                                    |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[0].twra2act_timing                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[1].twra2act_timing                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[2].twra2act_timing                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[3].twra2act_timing                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[4].twra2act_timing                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[5].twra2act_timing                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[6].twra2act_timing                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[7].twra2act_timing                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N31_8                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |33       |1        |../briey_ddr.v:5975                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |31       |1        |../briey_ddr.v:7529                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |33       |1        |../briey_ddr.v:8191                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |7        |1        |../briey_ddr.v:8217                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Sub      |34       |1        |../briey_ddr.v:8231                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |33       |1        |../briey_ddr.v:8441                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |33       |1        |../briey_ddr.v:9209                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |33       |1        |../briey_ddr.v:9210                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |36       |1        |axi_core_cpu/N486_2                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |37       |1        |axi_core_cpu/N486_3                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_core_cpu                                                    |Add      |33       |1        |axi_core_cpu/N997_3                                                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_ram                                                         |Add      |10       |1        |../briey_ddr.v:11765                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_ram                                                         |Sub      |8        |1        |../briey_ddr.v:11927                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy              |Sub      |6        |1        |../briey_ddr.v:14516                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|bridge_write_streamUnbuffered_queueWithOccupancy                |Sub      |6        |1        |../briey_ddr.v:14516                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|cmdArbiter                                                      |Sub      |7        |1        |../briey_ddr.v:12121                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dataCache_1                                                     |Add      |6        |1        |../briey_ddr.v:13416                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                                |Add      |8        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404                                                                       |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                                |Add      |8        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407                                                                       |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                                |Add      |8        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516                                                                       |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                                     |Add      |6        |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:271                                                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                                     |Add      |6        |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273                                                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                                     |Sub      |5        |1        |axi_DDRram/myddr/u_ddrphy_top/ddrphy_info/mc_al_6                                                                                               |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                                     |Add      |16       |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330                                                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                                     |Add      |16       |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352                                                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                                     |Add      |8        |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373                                                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                                     |Add      |10       |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427                                                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_pll_lock_debounce                                        |Add      |19       |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102                                                                           |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_reset_ctrl                                               |Add      |8        |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_slice_top                                                |Add      |8        |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479                                                                               |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_wrlvl                                                    |Add      |8        |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241                                                                                  |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                                   |Sub      |7        |2        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                                   |Add      |8        |2        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                                   |Sub      |8        |2        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                                   |Add      |6        |2        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:448                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                                   |Add      |9        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                                   |Add      |10       |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                                   |Add      |8        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                                   |Add      |8        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                                   |Add      |10       |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[0].ddrphy_drift_ctrl                            |Add      |10       |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[1].ddrphy_drift_ctrl                            |Add      |10       |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[2].ddrphy_drift_ctrl                            |Add      |10       |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[3].ddrphy_drift_ctrl                            |Add      |10       |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|errorSlave                                                      |Sub      |8        |1        |../briey_ddr.v:12470                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|errorSlave                                                      |Sub      |8        |1        |../briey_ddr.v:12529                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                                         |Add      |6        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443                                                                                |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                                         |Add      |5        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:552                                                                                |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                                         |Add      |6        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:559                                                                                |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                                         |Add      |6        |4        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:575                                                                                |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                                         |Sub      |6        |1        |axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                                         |Sub      |6        |1        |axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                                         |Sub      |6        |1        |axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                                         |Sub      |6        |1        |axi_DDRram/myddr/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_cfg_apb                                                    |Add      |6        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp:1182                                                                              |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_cfg_apb                                                    |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr3_mc_al_6                                                                                     |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_bm                                                     |Add      |13       |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327                                                                                |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_sm                                                     |Add      |8        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_6                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcp_buf                                                    |Add      |7        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:388                                                                               |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcp_buf                                                    |Add      |7        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:549                                                                               |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_mrs                                                        |Sub      |5        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp:456                                                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_mrs                                                        |Add      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_mrs/N255_7                                                                                               |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_timing_rd_pass                                             |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N110_8                                                    |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                                     |Add      |9        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:441                                                                                |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                                     |Add      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_ui_axi/N59_1                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                                     |Add      |26       |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_ui_axi/N69_2                                                                                             |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|prescaler_1                                                     |Add      |16       |1        |../briey_ddr.v:14860                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|rdcal                                                           |Add      |18       |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654                                                                                  |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|rx                                                              |Add      |7        |1        |../briey_ddr.v:15535                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timerA                                                          |Add      |33       |1        |../briey_ddr.v:14836                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timerB                                                          |Add      |17       |1        |../briey_ddr.v:14790                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timerC                                                          |Add      |17       |1        |../briey_ddr.v:14790                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timerD                                                          |Add      |17       |1        |../briey_ddr.v:14790                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_act_pass                                                 |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8                                                         |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_prea_pass                                                |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N88_8                                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_prea_pass                                                |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N91_8                                                        |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_ref_pass                                                 |Add      |6        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:120                                                               |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_ref_pass                                                 |Sub      |5        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_8                                                         |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_wr_pass                                                  |Add      |5        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:166                                                                |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_wr_pass                                                  |Sub      |4        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N110_8                                                         |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                                |Add      |6        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:842                                                                              |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                                |Add      |6        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:844                                                                              |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                                |Add      |6        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:849                                                                              |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                                |Sub      |7        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/N32_2                                                                                                         |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                                |Add      |3        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/N32_3                                                                                                         |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                                |Add      |6        |1        |axi_DDRram/myddr/u_ipsxb_ddrc_top/N6_2                                                                                                          |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                                    |Add      |6        |3        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                                    |Add      |7        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                                    |Add      |6        |3        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                                    |Add      |7        |1        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                                    |Sub      |7        |2        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                                    |Sub      |7        |2        |../ipcore/DDR3_briey/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301                                                   |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|uartCtrl_1                                                      |Sub      |20       |1        |../briey_ddr.v:14717                                                                                                                            |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
|upcal                                                           |Add      |8        |1        |../ipcore/DDR3_briey/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp:634                                                                                  |
|----------------------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------|

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

