// Seed: 2932043198
module module_0 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    input wire id_3,
    input tri id_4,
    output wor id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    input wand id_12,
    output wand id_13,
    input supply0 id_14,
    output supply1 id_15,
    input tri1 id_16,
    input wor id_17,
    input tri1 id_18,
    output tri1 id_19,
    output wand id_20,
    input uwire id_21,
    input tri1 id_22,
    output wor id_23,
    input tri0 id_24,
    output supply1 id_25,
    output tri id_26,
    output tri id_27#(
        .id_35(1 & -1),
        .id_36(1 - 1),
        .id_37(1)
    ),
    input supply1 id_28,
    output supply0 id_29,
    input wire id_30,
    input uwire id_31,
    input wand id_32,
    input wire id_33
);
  wire id_38;
  id_39 :
  assert property (@(negedge id_31) 1)
  else;
  logic id_40;
  ;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output supply1 id_2,
    output wand id_3
);
  assign id_3 = id_0;
  assign id_3 = id_0;
  logic [7:0] id_5;
  assign id_5[-1] = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0
  );
  wire id_6;
  ;
  id_7(
      id_6, 1 == -1
  );
  logic id_8;
endmodule
