Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu May 30 14:26:11 2019
| Host         : c4d1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Final_Optional_wrapper_control_sets_placed.rpt
| Design       : Final_Optional_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |             150 |           56 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+
|                Clock Signal               |                            Enable Signal                           |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/control_bar_0/U0/FSM_sequential_st_reg[3]_i_1_n_0 |                                               |                2 |              4 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/memory_bar_0/U0/i_0                               | Final_Optional_i/memory_bar_0/U0/i[5]_i_1_n_1 |                2 |              6 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/memory_bar_0/U0/j[5]_i_1_n_1                      |                                               |                3 |              6 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/VGA_SYNC_0/U0/pixel_row[9]_i_1_n_0                |                                               |                2 |              8 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/control_ball_0/U0/new_sw_y                        |                                               |                2 |              8 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/VGA_SYNC_0/U0/pixel_column[9]_i_1_n_0             |                                               |                3 |              9 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/control_bar_0/U0/new_sw[9]_i_1_n_0                |                                               |                3 |              9 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/control_bar_0/U0/ld_old                           |                                               |                2 |              9 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/control_bar_0/U0/x_t[9]_i_1_n_0                   |                                               |                3 |              9 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/control_ball_0/U0/new_sw_x[9]_i_1_n_0             |                                               |                3 |              9 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 |                                                                    | Final_Optional_i/VGA_SYNC_0/U0/clear          |                2 |             10 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/VGA_SYNC_0/U0/sel                                 | Final_Optional_i/VGA_SYNC_0/U0/v_count0       |                2 |             10 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/control_ball_0/U0/FSM_onehot_st[10]_i_1_n_0       |                                               |                2 |             11 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/memory_bar_0/U0/address_t                         |                                               |                7 |             17 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/memory_ball_0/U0/address_t                        |                                               |                8 |             17 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/control_ball_0/U0/ld_old                          |                                               |                8 |             17 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 | Final_Optional_i/control_ball_0/U0/start                           |                                               |                8 |             17 |
|  Final_Optional_i/clk_wiz_0/inst/clk_out1 |                                                                    |                                               |               36 |             54 |
+-------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 6      |                     2 |
| 8      |                     2 |
| 9      |                     5 |
| 10     |                     2 |
| 11     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


