// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Wed Feb 22 16:57:27 2023
// Host        : DESKTOP-OJK9U19 running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Users/brian/Documents/SchoolPapers/Repositories/CPE233Labs/HW6_Control_Unit/HW6_Control_Unit.sim/sim_1/synth/timing/xsim/sim_time_synth.v
// Design      : Otter_MCU
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD1
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD12
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD2
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD3
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD5
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD6
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD7
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD8
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD9
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32X1D_UNIQ_BASE_
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD10
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD11
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD4
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module ALU
   (data0,
    data1,
    CO,
    i__carry__2_i_8__0,
    DI,
    S,
    registers_reg_r1_0_31_0_5_i_245,
    registers_reg_r1_0_31_0_5_i_245_0,
    registers_reg_r1_0_31_6_11_i_95,
    registers_reg_r1_0_31_6_11_i_95_0,
    \IOBUS_ADDR_OBUF[12]_inst_i_11 ,
    \IOBUS_ADDR_OBUF[12]_inst_i_11_0 ,
    \IOBUS_ADDR_OBUF[16]_inst_i_10 ,
    \IOBUS_ADDR_OBUF[16]_inst_i_10_0 ,
    IOBUS_WR_OBUF_inst_i_118,
    IOBUS_WR_OBUF_inst_i_118_0,
    IOBUS_WR_OBUF_inst_i_58,
    IOBUS_WR_OBUF_inst_i_58_0,
    srcA,
    \IOBUS_ADDR_OBUF[28]_inst_i_5 ,
    \IOBUS_ADDR_OBUF[28]_inst_i_5_0 ,
    \IOBUS_ADDR_OBUF[0]_inst_i_5 ,
    \IOBUS_ADDR_OBUF[4]_inst_i_2 ,
    \IOBUS_ADDR_OBUF[4]_inst_i_2_0 ,
    registers_reg_r1_0_31_6_11_i_42,
    registers_reg_r1_0_31_6_11_i_42_0,
    \IOBUS_ADDR_OBUF[12]_inst_i_6 ,
    \IOBUS_ADDR_OBUF[12]_inst_i_6_0 ,
    \IOBUS_ADDR_OBUF[16]_inst_i_3 ,
    \IOBUS_ADDR_OBUF[20]_inst_i_5 ,
    \IOBUS_ADDR_OBUF[24]_inst_i_5 ,
    \IOBUS_ADDR_OBUF[28]_inst_i_9 ,
    result2_carry__0_0,
    result2_carry__0_1,
    \result2_inferred__0/i__carry__1_0 ,
    result2_carry__1_0,
    result2_carry__1_1,
    result2_carry__2_0,
    result2_carry__2_1,
    \IOBUS_ADDR_OBUF[0]_inst_i_7 ,
    \IOBUS_ADDR_OBUF[0]_inst_i_7_0 ,
    \result2_inferred__0/i__carry__0_0 ,
    \result2_inferred__0/i__carry__0_1 ,
    \result2_inferred__0/i__carry__1_1 ,
    \result2_inferred__0/i__carry__2_0 ,
    \result2_inferred__0/i__carry__2_1 ,
    \IOBUS_ADDR_OBUF[0]_inst_i_7_1 ,
    \IOBUS_ADDR_OBUF[0]_inst_i_7_2 );
  output [31:0]data0;
  output [31:0]data1;
  output [0:0]CO;
  output [0:0]i__carry__2_i_8__0;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]registers_reg_r1_0_31_0_5_i_245;
  input [3:0]registers_reg_r1_0_31_0_5_i_245_0;
  input [3:0]registers_reg_r1_0_31_6_11_i_95;
  input [3:0]registers_reg_r1_0_31_6_11_i_95_0;
  input [3:0]\IOBUS_ADDR_OBUF[12]_inst_i_11 ;
  input [3:0]\IOBUS_ADDR_OBUF[12]_inst_i_11_0 ;
  input [3:0]\IOBUS_ADDR_OBUF[16]_inst_i_10 ;
  input [3:0]\IOBUS_ADDR_OBUF[16]_inst_i_10_0 ;
  input [3:0]IOBUS_WR_OBUF_inst_i_118;
  input [3:0]IOBUS_WR_OBUF_inst_i_118_0;
  input [3:0]IOBUS_WR_OBUF_inst_i_58;
  input [3:0]IOBUS_WR_OBUF_inst_i_58_0;
  input [24:0]srcA;
  input [0:0]\IOBUS_ADDR_OBUF[28]_inst_i_5 ;
  input [3:0]\IOBUS_ADDR_OBUF[28]_inst_i_5_0 ;
  input [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_5 ;
  input [1:0]\IOBUS_ADDR_OBUF[4]_inst_i_2 ;
  input [3:0]\IOBUS_ADDR_OBUF[4]_inst_i_2_0 ;
  input [1:0]registers_reg_r1_0_31_6_11_i_42;
  input [3:0]registers_reg_r1_0_31_6_11_i_42_0;
  input [0:0]\IOBUS_ADDR_OBUF[12]_inst_i_6 ;
  input [3:0]\IOBUS_ADDR_OBUF[12]_inst_i_6_0 ;
  input [3:0]\IOBUS_ADDR_OBUF[16]_inst_i_3 ;
  input [3:0]\IOBUS_ADDR_OBUF[20]_inst_i_5 ;
  input [3:0]\IOBUS_ADDR_OBUF[24]_inst_i_5 ;
  input [3:0]\IOBUS_ADDR_OBUF[28]_inst_i_9 ;
  input [3:0]result2_carry__0_0;
  input [3:0]result2_carry__0_1;
  input [3:0]\result2_inferred__0/i__carry__1_0 ;
  input [0:0]result2_carry__1_0;
  input [3:0]result2_carry__1_1;
  input [3:0]result2_carry__2_0;
  input [3:0]result2_carry__2_1;
  input [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_7 ;
  input [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_7_0 ;
  input [1:0]\result2_inferred__0/i__carry__0_0 ;
  input [3:0]\result2_inferred__0/i__carry__0_1 ;
  input [3:0]\result2_inferred__0/i__carry__1_1 ;
  input [3:0]\result2_inferred__0/i__carry__2_0 ;
  input [3:0]\result2_inferred__0/i__carry__2_1 ;
  input [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_7_1 ;
  input [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_7_2 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_5 ;
  wire [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_7 ;
  wire [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_7_0 ;
  wire [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_7_1 ;
  wire [3:0]\IOBUS_ADDR_OBUF[0]_inst_i_7_2 ;
  wire [3:0]\IOBUS_ADDR_OBUF[12]_inst_i_11 ;
  wire [3:0]\IOBUS_ADDR_OBUF[12]_inst_i_11_0 ;
  wire [0:0]\IOBUS_ADDR_OBUF[12]_inst_i_6 ;
  wire [3:0]\IOBUS_ADDR_OBUF[12]_inst_i_6_0 ;
  wire [3:0]\IOBUS_ADDR_OBUF[16]_inst_i_10 ;
  wire [3:0]\IOBUS_ADDR_OBUF[16]_inst_i_10_0 ;
  wire [3:0]\IOBUS_ADDR_OBUF[16]_inst_i_3 ;
  wire [3:0]\IOBUS_ADDR_OBUF[20]_inst_i_5 ;
  wire [3:0]\IOBUS_ADDR_OBUF[24]_inst_i_5 ;
  wire [0:0]\IOBUS_ADDR_OBUF[28]_inst_i_5 ;
  wire [3:0]\IOBUS_ADDR_OBUF[28]_inst_i_5_0 ;
  wire [3:0]\IOBUS_ADDR_OBUF[28]_inst_i_9 ;
  wire [1:0]\IOBUS_ADDR_OBUF[4]_inst_i_2 ;
  wire [3:0]\IOBUS_ADDR_OBUF[4]_inst_i_2_0 ;
  wire [3:0]IOBUS_WR_OBUF_inst_i_118;
  wire [3:0]IOBUS_WR_OBUF_inst_i_118_0;
  wire [3:0]IOBUS_WR_OBUF_inst_i_58;
  wire [3:0]IOBUS_WR_OBUF_inst_i_58_0;
  wire [3:0]S;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [0:0]i__carry__2_i_8__0;
  wire [3:0]registers_reg_r1_0_31_0_5_i_245;
  wire [3:0]registers_reg_r1_0_31_0_5_i_245_0;
  wire [1:0]registers_reg_r1_0_31_6_11_i_42;
  wire [3:0]registers_reg_r1_0_31_6_11_i_42_0;
  wire [3:0]registers_reg_r1_0_31_6_11_i_95;
  wire [3:0]registers_reg_r1_0_31_6_11_i_95_0;
  wire result0_carry__0_n_0;
  wire result0_carry__0_n_1;
  wire result0_carry__0_n_2;
  wire result0_carry__0_n_3;
  wire result0_carry__1_n_0;
  wire result0_carry__1_n_1;
  wire result0_carry__1_n_2;
  wire result0_carry__1_n_3;
  wire result0_carry__2_n_0;
  wire result0_carry__2_n_1;
  wire result0_carry__2_n_2;
  wire result0_carry__2_n_3;
  wire result0_carry__3_n_0;
  wire result0_carry__3_n_1;
  wire result0_carry__3_n_2;
  wire result0_carry__3_n_3;
  wire result0_carry__4_n_0;
  wire result0_carry__4_n_1;
  wire result0_carry__4_n_2;
  wire result0_carry__4_n_3;
  wire result0_carry__5_n_0;
  wire result0_carry__5_n_1;
  wire result0_carry__5_n_2;
  wire result0_carry__5_n_3;
  wire result0_carry__6_n_1;
  wire result0_carry__6_n_2;
  wire result0_carry__6_n_3;
  wire result0_carry_n_0;
  wire result0_carry_n_1;
  wire result0_carry_n_2;
  wire result0_carry_n_3;
  wire \result0_inferred__0/i__carry__0_n_0 ;
  wire \result0_inferred__0/i__carry__0_n_1 ;
  wire \result0_inferred__0/i__carry__0_n_2 ;
  wire \result0_inferred__0/i__carry__0_n_3 ;
  wire \result0_inferred__0/i__carry__1_n_0 ;
  wire \result0_inferred__0/i__carry__1_n_1 ;
  wire \result0_inferred__0/i__carry__1_n_2 ;
  wire \result0_inferred__0/i__carry__1_n_3 ;
  wire \result0_inferred__0/i__carry__2_n_0 ;
  wire \result0_inferred__0/i__carry__2_n_1 ;
  wire \result0_inferred__0/i__carry__2_n_2 ;
  wire \result0_inferred__0/i__carry__2_n_3 ;
  wire \result0_inferred__0/i__carry__3_n_0 ;
  wire \result0_inferred__0/i__carry__3_n_1 ;
  wire \result0_inferred__0/i__carry__3_n_2 ;
  wire \result0_inferred__0/i__carry__3_n_3 ;
  wire \result0_inferred__0/i__carry__4_n_0 ;
  wire \result0_inferred__0/i__carry__4_n_1 ;
  wire \result0_inferred__0/i__carry__4_n_2 ;
  wire \result0_inferred__0/i__carry__4_n_3 ;
  wire \result0_inferred__0/i__carry__5_n_0 ;
  wire \result0_inferred__0/i__carry__5_n_1 ;
  wire \result0_inferred__0/i__carry__5_n_2 ;
  wire \result0_inferred__0/i__carry__5_n_3 ;
  wire \result0_inferred__0/i__carry__6_n_1 ;
  wire \result0_inferred__0/i__carry__6_n_2 ;
  wire \result0_inferred__0/i__carry__6_n_3 ;
  wire \result0_inferred__0/i__carry_n_0 ;
  wire \result0_inferred__0/i__carry_n_1 ;
  wire \result0_inferred__0/i__carry_n_2 ;
  wire \result0_inferred__0/i__carry_n_3 ;
  wire [3:0]result2_carry__0_0;
  wire [3:0]result2_carry__0_1;
  wire result2_carry__0_n_0;
  wire result2_carry__0_n_1;
  wire result2_carry__0_n_2;
  wire result2_carry__0_n_3;
  wire [0:0]result2_carry__1_0;
  wire [3:0]result2_carry__1_1;
  wire result2_carry__1_n_0;
  wire result2_carry__1_n_1;
  wire result2_carry__1_n_2;
  wire result2_carry__1_n_3;
  wire [3:0]result2_carry__2_0;
  wire [3:0]result2_carry__2_1;
  wire result2_carry__2_n_1;
  wire result2_carry__2_n_2;
  wire result2_carry__2_n_3;
  wire result2_carry_n_0;
  wire result2_carry_n_1;
  wire result2_carry_n_2;
  wire result2_carry_n_3;
  wire [1:0]\result2_inferred__0/i__carry__0_0 ;
  wire [3:0]\result2_inferred__0/i__carry__0_1 ;
  wire \result2_inferred__0/i__carry__0_n_0 ;
  wire \result2_inferred__0/i__carry__0_n_1 ;
  wire \result2_inferred__0/i__carry__0_n_2 ;
  wire \result2_inferred__0/i__carry__0_n_3 ;
  wire [3:0]\result2_inferred__0/i__carry__1_0 ;
  wire [3:0]\result2_inferred__0/i__carry__1_1 ;
  wire \result2_inferred__0/i__carry__1_n_0 ;
  wire \result2_inferred__0/i__carry__1_n_1 ;
  wire \result2_inferred__0/i__carry__1_n_2 ;
  wire \result2_inferred__0/i__carry__1_n_3 ;
  wire [3:0]\result2_inferred__0/i__carry__2_0 ;
  wire [3:0]\result2_inferred__0/i__carry__2_1 ;
  wire \result2_inferred__0/i__carry__2_n_1 ;
  wire \result2_inferred__0/i__carry__2_n_2 ;
  wire \result2_inferred__0/i__carry__2_n_3 ;
  wire \result2_inferred__0/i__carry_n_0 ;
  wire \result2_inferred__0/i__carry_n_1 ;
  wire \result2_inferred__0/i__carry_n_2 ;
  wire \result2_inferred__0/i__carry_n_3 ;
  wire [24:0]srcA;
  wire [3:3]NLW_result0_carry__6_CO_UNCONNECTED;
  wire [3:3]\NLW_result0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:0]NLW_result2_carry_O_UNCONNECTED;
  wire [3:0]NLW_result2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_result2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_result2_carry__2_O_UNCONNECTED;
  wire [3:0]\NLW_result2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_result2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_result2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_result2_inferred__0/i__carry__2_O_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry
       (.CI(1'b0),
        .CO({result0_carry_n_0,result0_carry_n_1,result0_carry_n_2,result0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(data0[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__0
       (.CI(result0_carry_n_0),
        .CO({result0_carry__0_n_0,result0_carry__0_n_1,result0_carry__0_n_2,result0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(registers_reg_r1_0_31_0_5_i_245),
        .O(data0[7:4]),
        .S(registers_reg_r1_0_31_0_5_i_245_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__1
       (.CI(result0_carry__0_n_0),
        .CO({result0_carry__1_n_0,result0_carry__1_n_1,result0_carry__1_n_2,result0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(registers_reg_r1_0_31_6_11_i_95),
        .O(data0[11:8]),
        .S(registers_reg_r1_0_31_6_11_i_95_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__2
       (.CI(result0_carry__1_n_0),
        .CO({result0_carry__2_n_0,result0_carry__2_n_1,result0_carry__2_n_2,result0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\IOBUS_ADDR_OBUF[12]_inst_i_11 ),
        .O(data0[15:12]),
        .S(\IOBUS_ADDR_OBUF[12]_inst_i_11_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__3
       (.CI(result0_carry__2_n_0),
        .CO({result0_carry__3_n_0,result0_carry__3_n_1,result0_carry__3_n_2,result0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\IOBUS_ADDR_OBUF[16]_inst_i_10 ),
        .O(data0[19:16]),
        .S(\IOBUS_ADDR_OBUF[16]_inst_i_10_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__4
       (.CI(result0_carry__3_n_0),
        .CO({result0_carry__4_n_0,result0_carry__4_n_1,result0_carry__4_n_2,result0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(IOBUS_WR_OBUF_inst_i_118),
        .O(data0[23:20]),
        .S(IOBUS_WR_OBUF_inst_i_118_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__5
       (.CI(result0_carry__4_n_0),
        .CO({result0_carry__5_n_0,result0_carry__5_n_1,result0_carry__5_n_2,result0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(IOBUS_WR_OBUF_inst_i_58),
        .O(data0[27:24]),
        .S(IOBUS_WR_OBUF_inst_i_58_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__6
       (.CI(result0_carry__5_n_0),
        .CO({NLW_result0_carry__6_CO_UNCONNECTED[3],result0_carry__6_n_1,result0_carry__6_n_2,result0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,srcA[24],\IOBUS_ADDR_OBUF[28]_inst_i_5 ,srcA[22]}),
        .O(data0[31:28]),
        .S(\IOBUS_ADDR_OBUF[28]_inst_i_5_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\result0_inferred__0/i__carry_n_0 ,\result0_inferred__0/i__carry_n_1 ,\result0_inferred__0/i__carry_n_2 ,\result0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(srcA[3:0]),
        .O(data1[3:0]),
        .S(\IOBUS_ADDR_OBUF[0]_inst_i_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__0/i__carry__0 
       (.CI(\result0_inferred__0/i__carry_n_0 ),
        .CO({\result0_inferred__0/i__carry__0_n_0 ,\result0_inferred__0/i__carry__0_n_1 ,\result0_inferred__0/i__carry__0_n_2 ,\result0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\IOBUS_ADDR_OBUF[4]_inst_i_2 [1],srcA[5:4],\IOBUS_ADDR_OBUF[4]_inst_i_2 [0]}),
        .O(data1[7:4]),
        .S(\IOBUS_ADDR_OBUF[4]_inst_i_2_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__0/i__carry__1 
       (.CI(\result0_inferred__0/i__carry__0_n_0 ),
        .CO({\result0_inferred__0/i__carry__1_n_0 ,\result0_inferred__0/i__carry__1_n_1 ,\result0_inferred__0/i__carry__1_n_2 ,\result0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({srcA[7],registers_reg_r1_0_31_6_11_i_42[1],srcA[6],registers_reg_r1_0_31_6_11_i_42[0]}),
        .O(data1[11:8]),
        .S(registers_reg_r1_0_31_6_11_i_42_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__0/i__carry__2 
       (.CI(\result0_inferred__0/i__carry__1_n_0 ),
        .CO({\result0_inferred__0/i__carry__2_n_0 ,\result0_inferred__0/i__carry__2_n_1 ,\result0_inferred__0/i__carry__2_n_2 ,\result0_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({srcA[10:8],\IOBUS_ADDR_OBUF[12]_inst_i_6 }),
        .O(data1[15:12]),
        .S(\IOBUS_ADDR_OBUF[12]_inst_i_6_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__0/i__carry__3 
       (.CI(\result0_inferred__0/i__carry__2_n_0 ),
        .CO({\result0_inferred__0/i__carry__3_n_0 ,\result0_inferred__0/i__carry__3_n_1 ,\result0_inferred__0/i__carry__3_n_2 ,\result0_inferred__0/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(srcA[14:11]),
        .O(data1[19:16]),
        .S(\IOBUS_ADDR_OBUF[16]_inst_i_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__0/i__carry__4 
       (.CI(\result0_inferred__0/i__carry__3_n_0 ),
        .CO({\result0_inferred__0/i__carry__4_n_0 ,\result0_inferred__0/i__carry__4_n_1 ,\result0_inferred__0/i__carry__4_n_2 ,\result0_inferred__0/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(srcA[18:15]),
        .O(data1[23:20]),
        .S(\IOBUS_ADDR_OBUF[20]_inst_i_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__0/i__carry__5 
       (.CI(\result0_inferred__0/i__carry__4_n_0 ),
        .CO({\result0_inferred__0/i__carry__5_n_0 ,\result0_inferred__0/i__carry__5_n_1 ,\result0_inferred__0/i__carry__5_n_2 ,\result0_inferred__0/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({srcA[21:19],IOBUS_WR_OBUF_inst_i_58[0]}),
        .O(data1[27:24]),
        .S(\IOBUS_ADDR_OBUF[24]_inst_i_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__0/i__carry__6 
       (.CI(\result0_inferred__0/i__carry__5_n_0 ),
        .CO({\NLW_result0_inferred__0/i__carry__6_CO_UNCONNECTED [3],\result0_inferred__0/i__carry__6_n_1 ,\result0_inferred__0/i__carry__6_n_2 ,\result0_inferred__0/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,srcA[24:22]}),
        .O(data1[31:28]),
        .S(\IOBUS_ADDR_OBUF[28]_inst_i_9 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 result2_carry
       (.CI(1'b0),
        .CO({result2_carry_n_0,result2_carry_n_1,result2_carry_n_2,result2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(result2_carry__0_0),
        .O(NLW_result2_carry_O_UNCONNECTED[3:0]),
        .S(result2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 result2_carry__0
       (.CI(result2_carry_n_0),
        .CO({result2_carry__0_n_0,result2_carry__0_n_1,result2_carry__0_n_2,result2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\result2_inferred__0/i__carry__1_0 [3:1],result2_carry__1_0}),
        .O(NLW_result2_carry__0_O_UNCONNECTED[3:0]),
        .S(result2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 result2_carry__1
       (.CI(result2_carry__0_n_0),
        .CO({result2_carry__1_n_0,result2_carry__1_n_1,result2_carry__1_n_2,result2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(result2_carry__2_0),
        .O(NLW_result2_carry__1_O_UNCONNECTED[3:0]),
        .S(result2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 result2_carry__2
       (.CI(result2_carry__1_n_0),
        .CO({CO,result2_carry__2_n_1,result2_carry__2_n_2,result2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\IOBUS_ADDR_OBUF[0]_inst_i_7 ),
        .O(NLW_result2_carry__2_O_UNCONNECTED[3:0]),
        .S(\IOBUS_ADDR_OBUF[0]_inst_i_7_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\result2_inferred__0/i__carry_n_0 ,\result2_inferred__0/i__carry_n_1 ,\result2_inferred__0/i__carry_n_2 ,\result2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\result2_inferred__0/i__carry__0_0 [1],result2_carry__0_0[2],\result2_inferred__0/i__carry__0_0 [0],result2_carry__0_0[0]}),
        .O(\NLW_result2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\result2_inferred__0/i__carry__0_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result2_inferred__0/i__carry__0 
       (.CI(\result2_inferred__0/i__carry_n_0 ),
        .CO({\result2_inferred__0/i__carry__0_n_0 ,\result2_inferred__0/i__carry__0_n_1 ,\result2_inferred__0/i__carry__0_n_2 ,\result2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\result2_inferred__0/i__carry__1_0 ),
        .O(\NLW_result2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\result2_inferred__0/i__carry__1_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result2_inferred__0/i__carry__1 
       (.CI(\result2_inferred__0/i__carry__0_n_0 ),
        .CO({\result2_inferred__0/i__carry__1_n_0 ,\result2_inferred__0/i__carry__1_n_1 ,\result2_inferred__0/i__carry__1_n_2 ,\result2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\result2_inferred__0/i__carry__2_0 ),
        .O(\NLW_result2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\result2_inferred__0/i__carry__2_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result2_inferred__0/i__carry__2 
       (.CI(\result2_inferred__0/i__carry__1_n_0 ),
        .CO({i__carry__2_i_8__0,\result2_inferred__0/i__carry__2_n_1 ,\result2_inferred__0/i__carry__2_n_2 ,\result2_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\IOBUS_ADDR_OBUF[0]_inst_i_7_1 ),
        .O(\NLW_result2_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\IOBUS_ADDR_OBUF[0]_inst_i_7_2 ));
endmodule

module BRANCH_ADDR_GEN
   (jalr,
    \PC_COUNT_reg[12] ,
    \PC_COUNT_reg[4] ,
    \PC_COUNT_reg[19] ,
    \PC_COUNT_reg[16] ,
    \PC_COUNT_reg[12]_0 ,
    \PC_COUNT_reg[16]_0 ,
    \PC_COUNT_reg[19]_0 ,
    \PC_COUNT_reg[4]_0 ,
    IR,
    rs1,
    S,
    \PC_COUNT_reg[7] ,
    \PC_COUNT_reg[11] ,
    \PC_COUNT_reg[15] ,
    \PC_COUNT_reg[19]_1 ,
    \PC_COUNT_reg[23] ,
    \PC_COUNT_reg[27] ,
    \PC_COUNT_reg[31] ,
    Q);
  output [31:0]jalr;
  output [1:0]\PC_COUNT_reg[12] ;
  output [3:0]\PC_COUNT_reg[4] ;
  output [2:0]\PC_COUNT_reg[19] ;
  output [3:0]\PC_COUNT_reg[16] ;
  output [1:0]\PC_COUNT_reg[12]_0 ;
  output [3:0]\PC_COUNT_reg[16]_0 ;
  output [2:0]\PC_COUNT_reg[19]_0 ;
  output [3:0]\PC_COUNT_reg[4]_0 ;
  input [23:0]IR;
  input [14:0]rs1;
  input [3:0]S;
  input [3:0]\PC_COUNT_reg[7] ;
  input [3:0]\PC_COUNT_reg[11] ;
  input [3:0]\PC_COUNT_reg[15] ;
  input [3:0]\PC_COUNT_reg[19]_1 ;
  input [3:0]\PC_COUNT_reg[23] ;
  input [3:0]\PC_COUNT_reg[27] ;
  input [3:0]\PC_COUNT_reg[31] ;
  input [12:0]Q;

  wire [23:0]IR;
  wire JALR0_carry__0_n_0;
  wire JALR0_carry__0_n_1;
  wire JALR0_carry__0_n_2;
  wire JALR0_carry__0_n_3;
  wire JALR0_carry__1_n_0;
  wire JALR0_carry__1_n_1;
  wire JALR0_carry__1_n_2;
  wire JALR0_carry__1_n_3;
  wire JALR0_carry__2_n_0;
  wire JALR0_carry__2_n_1;
  wire JALR0_carry__2_n_2;
  wire JALR0_carry__2_n_3;
  wire JALR0_carry__3_n_0;
  wire JALR0_carry__3_n_1;
  wire JALR0_carry__3_n_2;
  wire JALR0_carry__3_n_3;
  wire JALR0_carry__4_n_0;
  wire JALR0_carry__4_n_1;
  wire JALR0_carry__4_n_2;
  wire JALR0_carry__4_n_3;
  wire JALR0_carry__5_n_0;
  wire JALR0_carry__5_n_1;
  wire JALR0_carry__5_n_2;
  wire JALR0_carry__5_n_3;
  wire JALR0_carry__6_n_1;
  wire JALR0_carry__6_n_2;
  wire JALR0_carry__6_n_3;
  wire JALR0_carry_n_0;
  wire JALR0_carry_n_1;
  wire JALR0_carry_n_2;
  wire JALR0_carry_n_3;
  wire [3:0]\PC_COUNT_reg[11] ;
  wire [1:0]\PC_COUNT_reg[12] ;
  wire [1:0]\PC_COUNT_reg[12]_0 ;
  wire [3:0]\PC_COUNT_reg[15] ;
  wire [3:0]\PC_COUNT_reg[16] ;
  wire [3:0]\PC_COUNT_reg[16]_0 ;
  wire [2:0]\PC_COUNT_reg[19] ;
  wire [2:0]\PC_COUNT_reg[19]_0 ;
  wire [3:0]\PC_COUNT_reg[19]_1 ;
  wire [3:0]\PC_COUNT_reg[23] ;
  wire [3:0]\PC_COUNT_reg[27] ;
  wire [3:0]\PC_COUNT_reg[31] ;
  wire [3:0]\PC_COUNT_reg[4] ;
  wire [3:0]\PC_COUNT_reg[4]_0 ;
  wire [3:0]\PC_COUNT_reg[7] ;
  wire [12:0]Q;
  wire [3:0]S;
  wire [31:0]jalr;
  wire [14:0]rs1;
  wire [3:3]NLW_JALR0_carry__6_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 JALR0_carry
       (.CI(1'b0),
        .CO({JALR0_carry_n_0,JALR0_carry_n_1,JALR0_carry_n_2,JALR0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({IR[16:15],rs1[1:0]}),
        .O(jalr[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 JALR0_carry__0
       (.CI(JALR0_carry_n_0),
        .CO({JALR0_carry__0_n_0,JALR0_carry__0_n_1,JALR0_carry__0_n_2,JALR0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(IR[20:17]),
        .O(jalr[7:4]),
        .S(\PC_COUNT_reg[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 JALR0_carry__1
       (.CI(JALR0_carry__0_n_0),
        .CO({JALR0_carry__1_n_0,JALR0_carry__1_n_1,JALR0_carry__1_n_2,JALR0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({IR[23:22],rs1[2],IR[21]}),
        .O(jalr[11:8]),
        .S(\PC_COUNT_reg[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 JALR0_carry__2
       (.CI(JALR0_carry__1_n_0),
        .CO({JALR0_carry__2_n_0,JALR0_carry__2_n_1,JALR0_carry__2_n_2,JALR0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({rs1[5:4],IR[23],rs1[3]}),
        .O(jalr[15:12]),
        .S(\PC_COUNT_reg[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 JALR0_carry__3
       (.CI(JALR0_carry__2_n_0),
        .CO({JALR0_carry__3_n_0,JALR0_carry__3_n_1,JALR0_carry__3_n_2,JALR0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({rs1[7],IR[23],rs1[6],IR[23]}),
        .O(jalr[19:16]),
        .S(\PC_COUNT_reg[19]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 JALR0_carry__4
       (.CI(JALR0_carry__3_n_0),
        .CO({JALR0_carry__4_n_0,JALR0_carry__4_n_1,JALR0_carry__4_n_2,JALR0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({rs1[9],IR[23],IR[23],rs1[8]}),
        .O(jalr[23:20]),
        .S(\PC_COUNT_reg[23] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 JALR0_carry__5
       (.CI(JALR0_carry__4_n_0),
        .CO({JALR0_carry__5_n_0,JALR0_carry__5_n_1,JALR0_carry__5_n_2,JALR0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({rs1[12:11],IR[23],rs1[10]}),
        .O(jalr[27:24]),
        .S(\PC_COUNT_reg[27] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 JALR0_carry__6
       (.CI(JALR0_carry__5_n_0),
        .CO({NLW_JALR0_carry__6_CO_UNCONNECTED[3],JALR0_carry__6_n_1,JALR0_carry__6_n_2,JALR0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs1[14],IR[23],rs1[13]}),
        .O(jalr[31:28]),
        .S(\PC_COUNT_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[12]_i_4 
       (.I0(Q[5]),
        .I1(IR[23]),
        .O(\PC_COUNT_reg[12] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[12]_i_5 
       (.I0(Q[4]),
        .I1(IR[0]),
        .O(\PC_COUNT_reg[12] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[12]_i_8 
       (.I0(Q[5]),
        .I1(IR[5]),
        .O(\PC_COUNT_reg[12]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[12]_i_9 
       (.I0(Q[4]),
        .I1(IR[13]),
        .O(\PC_COUNT_reg[12]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[16]_i_10 
       (.I0(Q[7]),
        .I1(IR[7]),
        .O(\PC_COUNT_reg[16]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[16]_i_11 
       (.I0(Q[6]),
        .I1(IR[6]),
        .O(\PC_COUNT_reg[16]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[16]_i_4 
       (.I0(Q[9]),
        .I1(IR[23]),
        .O(\PC_COUNT_reg[16] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[16]_i_5 
       (.I0(Q[8]),
        .I1(IR[23]),
        .O(\PC_COUNT_reg[16] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[16]_i_6 
       (.I0(Q[7]),
        .I1(IR[23]),
        .O(\PC_COUNT_reg[16] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[16]_i_7 
       (.I0(Q[6]),
        .I1(IR[23]),
        .O(\PC_COUNT_reg[16] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[16]_i_8 
       (.I0(Q[9]),
        .I1(IR[9]),
        .O(\PC_COUNT_reg[16]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[16]_i_9 
       (.I0(Q[8]),
        .I1(IR[8]),
        .O(\PC_COUNT_reg[16]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[20]_i_10 
       (.I0(Q[11]),
        .I1(IR[11]),
        .O(\PC_COUNT_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[20]_i_11 
       (.I0(Q[10]),
        .I1(IR[10]),
        .O(\PC_COUNT_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[20]_i_5 
       (.I0(Q[12]),
        .I1(IR[23]),
        .O(\PC_COUNT_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[20]_i_6 
       (.I0(Q[11]),
        .I1(IR[23]),
        .O(\PC_COUNT_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[20]_i_7 
       (.I0(Q[10]),
        .I1(IR[23]),
        .O(\PC_COUNT_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[20]_i_9 
       (.I0(Q[12]),
        .I1(IR[12]),
        .O(\PC_COUNT_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[4]_i_10 
       (.I0(Q[1]),
        .I1(IR[15]),
        .O(\PC_COUNT_reg[4]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[4]_i_11 
       (.I0(Q[0]),
        .I1(IR[14]),
        .O(\PC_COUNT_reg[4]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[4]_i_4 
       (.I0(Q[3]),
        .I1(IR[4]),
        .O(\PC_COUNT_reg[4] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[4]_i_5 
       (.I0(Q[2]),
        .I1(IR[3]),
        .O(\PC_COUNT_reg[4] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[4]_i_6 
       (.I0(Q[1]),
        .I1(IR[2]),
        .O(\PC_COUNT_reg[4] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[4]_i_7 
       (.I0(Q[0]),
        .I1(IR[1]),
        .O(\PC_COUNT_reg[4] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[4]_i_8 
       (.I0(Q[3]),
        .I1(IR[17]),
        .O(\PC_COUNT_reg[4]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[4]_i_9 
       (.I0(Q[2]),
        .I1(IR[16]),
        .O(\PC_COUNT_reg[4]_0 [2]));
endmodule

module BRANCH_COND_GEN
   (CO,
    BR_LT0_carry__2_i_8,
    BR_LTU0_carry__2_i_5,
    S,
    BR_EQ0_carry__1_0,
    \PC_COUNT[31]_i_16 ,
    DI,
    BR_LT0_carry__0_0,
    BR_LTU0_carry__1_0,
    BR_LT0_carry__1_0,
    BR_LTU0_carry__2_0,
    BR_LT0_carry__2_0,
    \PC_COUNT[31]_i_16_0 ,
    \PC_COUNT[31]_i_16_1 ,
    BR_LTU0_carry__0_0,
    BR_LTU0_carry__1_1,
    BR_LTU0_carry__2_1,
    \PC_COUNT[31]_i_16_2 ,
    \PC_COUNT[31]_i_16_3 );
  output [0:0]CO;
  output [0:0]BR_LT0_carry__2_i_8;
  output [0:0]BR_LTU0_carry__2_i_5;
  input [3:0]S;
  input [3:0]BR_EQ0_carry__1_0;
  input [2:0]\PC_COUNT[31]_i_16 ;
  input [3:0]DI;
  input [3:0]BR_LT0_carry__0_0;
  input [3:0]BR_LTU0_carry__1_0;
  input [3:0]BR_LT0_carry__1_0;
  input [3:0]BR_LTU0_carry__2_0;
  input [3:0]BR_LT0_carry__2_0;
  input [3:0]\PC_COUNT[31]_i_16_0 ;
  input [3:0]\PC_COUNT[31]_i_16_1 ;
  input [3:0]BR_LTU0_carry__0_0;
  input [3:0]BR_LTU0_carry__1_1;
  input [3:0]BR_LTU0_carry__2_1;
  input [0:0]\PC_COUNT[31]_i_16_2 ;
  input [3:0]\PC_COUNT[31]_i_16_3 ;

  wire BR_EQ0_carry__0_n_0;
  wire BR_EQ0_carry__0_n_1;
  wire BR_EQ0_carry__0_n_2;
  wire BR_EQ0_carry__0_n_3;
  wire [3:0]BR_EQ0_carry__1_0;
  wire BR_EQ0_carry__1_n_2;
  wire BR_EQ0_carry__1_n_3;
  wire BR_EQ0_carry_n_0;
  wire BR_EQ0_carry_n_1;
  wire BR_EQ0_carry_n_2;
  wire BR_EQ0_carry_n_3;
  wire [3:0]BR_LT0_carry__0_0;
  wire BR_LT0_carry__0_n_0;
  wire BR_LT0_carry__0_n_1;
  wire BR_LT0_carry__0_n_2;
  wire BR_LT0_carry__0_n_3;
  wire [3:0]BR_LT0_carry__1_0;
  wire BR_LT0_carry__1_n_0;
  wire BR_LT0_carry__1_n_1;
  wire BR_LT0_carry__1_n_2;
  wire BR_LT0_carry__1_n_3;
  wire [3:0]BR_LT0_carry__2_0;
  wire [0:0]BR_LT0_carry__2_i_8;
  wire BR_LT0_carry__2_n_1;
  wire BR_LT0_carry__2_n_2;
  wire BR_LT0_carry__2_n_3;
  wire BR_LT0_carry_n_0;
  wire BR_LT0_carry_n_1;
  wire BR_LT0_carry_n_2;
  wire BR_LT0_carry_n_3;
  wire [3:0]BR_LTU0_carry__0_0;
  wire BR_LTU0_carry__0_n_0;
  wire BR_LTU0_carry__0_n_1;
  wire BR_LTU0_carry__0_n_2;
  wire BR_LTU0_carry__0_n_3;
  wire [3:0]BR_LTU0_carry__1_0;
  wire [3:0]BR_LTU0_carry__1_1;
  wire BR_LTU0_carry__1_n_0;
  wire BR_LTU0_carry__1_n_1;
  wire BR_LTU0_carry__1_n_2;
  wire BR_LTU0_carry__1_n_3;
  wire [3:0]BR_LTU0_carry__2_0;
  wire [3:0]BR_LTU0_carry__2_1;
  wire [0:0]BR_LTU0_carry__2_i_5;
  wire BR_LTU0_carry__2_n_1;
  wire BR_LTU0_carry__2_n_2;
  wire BR_LTU0_carry__2_n_3;
  wire BR_LTU0_carry_n_0;
  wire BR_LTU0_carry_n_1;
  wire BR_LTU0_carry_n_2;
  wire BR_LTU0_carry_n_3;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [2:0]\PC_COUNT[31]_i_16 ;
  wire [3:0]\PC_COUNT[31]_i_16_0 ;
  wire [3:0]\PC_COUNT[31]_i_16_1 ;
  wire [0:0]\PC_COUNT[31]_i_16_2 ;
  wire [3:0]\PC_COUNT[31]_i_16_3 ;
  wire [3:0]S;
  wire [3:0]NLW_BR_EQ0_carry_O_UNCONNECTED;
  wire [3:0]NLW_BR_EQ0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_BR_EQ0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_BR_EQ0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_BR_LT0_carry_O_UNCONNECTED;
  wire [3:0]NLW_BR_LT0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_BR_LT0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_BR_LT0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_BR_LTU0_carry_O_UNCONNECTED;
  wire [3:0]NLW_BR_LTU0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_BR_LTU0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_BR_LTU0_carry__2_O_UNCONNECTED;

  CARRY4 BR_EQ0_carry
       (.CI(1'b0),
        .CO({BR_EQ0_carry_n_0,BR_EQ0_carry_n_1,BR_EQ0_carry_n_2,BR_EQ0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_BR_EQ0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 BR_EQ0_carry__0
       (.CI(BR_EQ0_carry_n_0),
        .CO({BR_EQ0_carry__0_n_0,BR_EQ0_carry__0_n_1,BR_EQ0_carry__0_n_2,BR_EQ0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_BR_EQ0_carry__0_O_UNCONNECTED[3:0]),
        .S(BR_EQ0_carry__1_0));
  CARRY4 BR_EQ0_carry__1
       (.CI(BR_EQ0_carry__0_n_0),
        .CO({NLW_BR_EQ0_carry__1_CO_UNCONNECTED[3],CO,BR_EQ0_carry__1_n_2,BR_EQ0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_BR_EQ0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,\PC_COUNT[31]_i_16 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 BR_LT0_carry
       (.CI(1'b0),
        .CO({BR_LT0_carry_n_0,BR_LT0_carry_n_1,BR_LT0_carry_n_2,BR_LT0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_BR_LT0_carry_O_UNCONNECTED[3:0]),
        .S(BR_LT0_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 BR_LT0_carry__0
       (.CI(BR_LT0_carry_n_0),
        .CO({BR_LT0_carry__0_n_0,BR_LT0_carry__0_n_1,BR_LT0_carry__0_n_2,BR_LT0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(BR_LTU0_carry__1_0),
        .O(NLW_BR_LT0_carry__0_O_UNCONNECTED[3:0]),
        .S(BR_LT0_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 BR_LT0_carry__1
       (.CI(BR_LT0_carry__0_n_0),
        .CO({BR_LT0_carry__1_n_0,BR_LT0_carry__1_n_1,BR_LT0_carry__1_n_2,BR_LT0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(BR_LTU0_carry__2_0),
        .O(NLW_BR_LT0_carry__1_O_UNCONNECTED[3:0]),
        .S(BR_LT0_carry__2_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 BR_LT0_carry__2
       (.CI(BR_LT0_carry__1_n_0),
        .CO({BR_LT0_carry__2_i_8,BR_LT0_carry__2_n_1,BR_LT0_carry__2_n_2,BR_LT0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\PC_COUNT[31]_i_16_0 ),
        .O(NLW_BR_LT0_carry__2_O_UNCONNECTED[3:0]),
        .S(\PC_COUNT[31]_i_16_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 BR_LTU0_carry
       (.CI(1'b0),
        .CO({BR_LTU0_carry_n_0,BR_LTU0_carry_n_1,BR_LTU0_carry_n_2,BR_LTU0_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_BR_LTU0_carry_O_UNCONNECTED[3:0]),
        .S(BR_LTU0_carry__0_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 BR_LTU0_carry__0
       (.CI(BR_LTU0_carry_n_0),
        .CO({BR_LTU0_carry__0_n_0,BR_LTU0_carry__0_n_1,BR_LTU0_carry__0_n_2,BR_LTU0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(BR_LTU0_carry__1_0),
        .O(NLW_BR_LTU0_carry__0_O_UNCONNECTED[3:0]),
        .S(BR_LTU0_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 BR_LTU0_carry__1
       (.CI(BR_LTU0_carry__0_n_0),
        .CO({BR_LTU0_carry__1_n_0,BR_LTU0_carry__1_n_1,BR_LTU0_carry__1_n_2,BR_LTU0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(BR_LTU0_carry__2_0),
        .O(NLW_BR_LTU0_carry__1_O_UNCONNECTED[3:0]),
        .S(BR_LTU0_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 BR_LTU0_carry__2
       (.CI(BR_LTU0_carry__1_n_0),
        .CO({BR_LTU0_carry__2_i_5,BR_LTU0_carry__2_n_1,BR_LTU0_carry__2_n_2,BR_LTU0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PC_COUNT[31]_i_16_2 ,\PC_COUNT[31]_i_16_0 [2:0]}),
        .O(NLW_BR_LTU0_carry__2_O_UNCONNECTED[3:0]),
        .S(\PC_COUNT[31]_i_16_3 ));
endmodule

module CU_FSM
   (regWrite,
    PS,
    \FSM_sequential_PS_reg[1]_0 ,
    memRDEN1,
    MEM_RDEN2,
    \FSM_sequential_PS_reg[0]_0 ,
    SR,
    E,
    \PC_COUNT_reg[31] ,
    memory_reg_mux_sel_b_pos_3,
    \PC_COUNT_reg[31]_0 ,
    \FSM_sequential_PS_reg[1]_1 ,
    \PC_COUNT_reg[31]_1 ,
    \PC_COUNT_reg[31]_2 ,
    RST_IBUF,
    \FSM_sequential_PS_reg[0]_1 ,
    CLK_IBUF_BUFG);
  output regWrite;
  output [1:0]PS;
  output \FSM_sequential_PS_reg[1]_0 ;
  output memRDEN1;
  output MEM_RDEN2;
  output \FSM_sequential_PS_reg[0]_0 ;
  output [0:0]SR;
  output [0:0]E;
  input \PC_COUNT_reg[31] ;
  input memory_reg_mux_sel_b_pos_3;
  input \PC_COUNT_reg[31]_0 ;
  input \FSM_sequential_PS_reg[1]_1 ;
  input \PC_COUNT_reg[31]_1 ;
  input \PC_COUNT_reg[31]_2 ;
  input RST_IBUF;
  input \FSM_sequential_PS_reg[0]_1 ;
  input CLK_IBUF_BUFG;

  wire CLK_IBUF_BUFG;
  wire [0:0]E;
  wire \FSM_sequential_PS[0]_i_1_n_0 ;
  wire \FSM_sequential_PS[1]_i_1_n_0 ;
  wire \FSM_sequential_PS_reg[0]_0 ;
  wire \FSM_sequential_PS_reg[0]_1 ;
  wire \FSM_sequential_PS_reg[1]_0 ;
  wire \FSM_sequential_PS_reg[1]_1 ;
  wire MEM_RDEN2;
  wire \PC_COUNT_reg[31] ;
  wire \PC_COUNT_reg[31]_0 ;
  wire \PC_COUNT_reg[31]_1 ;
  wire \PC_COUNT_reg[31]_2 ;
  wire [1:0]PS;
  wire RST_IBUF;
  wire [0:0]SR;
  wire memRDEN1;
  wire memory_reg_mux_sel_b_pos_3;
  wire regWrite;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h00EB)) 
    \FSM_sequential_PS[0]_i_1 
       (.I0(\FSM_sequential_PS_reg[0]_1 ),
        .I1(PS[1]),
        .I2(PS[0]),
        .I3(RST_IBUF),
        .O(\FSM_sequential_PS[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0064)) 
    \FSM_sequential_PS[1]_i_1 
       (.I0(PS[1]),
        .I1(PS[0]),
        .I2(\FSM_sequential_PS_reg[1]_1 ),
        .I3(RST_IBUF),
        .O(\FSM_sequential_PS[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ST_EXEC:10,ST_INIT:00,ST_FETCH:01,ST_WRITEBACK:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_PS_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_PS[0]_i_1_n_0 ),
        .Q(PS[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ST_EXEC:10,ST_INIT:00,ST_FETCH:01,ST_WRITEBACK:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_PS_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(\FSM_sequential_PS[1]_i_1_n_0 ),
        .Q(PS[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    IOBUS_WR_OBUF_inst_i_10
       (.I0(PS[0]),
        .I1(\PC_COUNT_reg[31]_0 ),
        .O(\FSM_sequential_PS_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \PC_COUNT[31]_i_1 
       (.I0(PS[1]),
        .I1(PS[0]),
        .O(SR));
  LUT6 #(
    .INIT(64'h8F88FF888F888F88)) 
    \PC_COUNT[31]_i_2 
       (.I0(PS[0]),
        .I1(PS[1]),
        .I2(\PC_COUNT_reg[31] ),
        .I3(\FSM_sequential_PS_reg[1]_0 ),
        .I4(\PC_COUNT_reg[31]_1 ),
        .I5(\PC_COUNT_reg[31]_2 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ioBuffer[31]_i_1 
       (.I0(PS[1]),
        .I1(\FSM_sequential_PS_reg[1]_1 ),
        .I2(PS[0]),
        .O(MEM_RDEN2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    memory_mux_sel_b_pos_3_i_1
       (.I0(PS[0]),
        .I1(memory_reg_mux_sel_b_pos_3),
        .O(memRDEN1));
  LUT4 #(
    .INIT(16'h8F88)) 
    registers_reg_r1_0_31_0_5_i_1
       (.I0(PS[0]),
        .I1(PS[1]),
        .I2(\PC_COUNT_reg[31] ),
        .I3(\FSM_sequential_PS_reg[1]_0 ),
        .O(regWrite));
  LUT2 #(
    .INIT(4'h2)) 
    registers_reg_r1_0_31_0_5_i_19
       (.I0(PS[1]),
        .I1(\PC_COUNT_reg[31]_0 ),
        .O(\FSM_sequential_PS_reg[1]_0 ));
endmodule

module Memory
   (IOBUS_ADDR_OBUF,
    IOBUS_OUT_OBUF,
    wd,
    memory_reg_mux_sel_b_pos_0_0,
    memory_reg_mux_sel_b_pos_0_1,
    memory_reg_mux_sel_a_pos_0_0,
    memory_reg_mux_sel_a_pos_0_1,
    memory_reg_mux_sel_a_pos_0_2,
    memory_reg_mux_sel_a_pos_0_3,
    memory_reg_mux_sel_a_pos_0_4,
    memory_reg_mux_sel_a_pos_0_5,
    memory_reg_mux_sel_a_pos_0_6,
    memory_reg_mux_sel_b_pos_0_2,
    memory_reg_mux_sel_b_pos_0_3,
    D,
    memory_reg_mux_sel_b_pos_0_4,
    memory_reg_mux_sel_b_pos_0_5,
    memory_reg_mux_sel_b_pos_0_6,
    memory_reg_mux_sel_b_pos_0_7,
    \PC_COUNT_reg[7] ,
    memory_reg_mux_sel_b_pos_0_8,
    \PC_COUNT_reg[15] ,
    memory_reg_mux_sel_b_pos_0_9,
    IOBUS_WR_OBUF,
    \PC_COUNT_reg[30] ,
    \PC_COUNT_reg[23] ,
    \PC_COUNT_reg[30]_0 ,
    \PC_COUNT_reg[30]_1 ,
    result0_carry__6_i_9_0,
    \PC_COUNT_reg[7]_0 ,
    memory_reg_mux_sel_b_pos_0_10,
    memory_reg_mux_sel_b_pos_0_11,
    memory_reg_mux_sel_b_pos_0_12,
    memory_reg_mux_sel_b_pos_0_13,
    \PC_COUNT_reg[31] ,
    \PC_COUNT_reg[31]_0 ,
    DI,
    JALR0_carry_i_7_0,
    result0_carry__1_i_9_0,
    result0_carry__2_i_9_0,
    result0_carry__3_i_9_0,
    result0_carry__4_i_9_0,
    result0_carry__5_i_9_0,
    result0_carry__6_i_8_0,
    JALR0_carry_i_7_1,
    JALR0_carry_i_7_2,
    memory_reg_mux_sel_b_pos_0_14,
    \PC_COUNT_reg[7]_1 ,
    \PC_COUNT_reg[7]_2 ,
    \PC_COUNT_reg[9] ,
    \PC_COUNT_reg[23]_0 ,
    \PC_COUNT_reg[30]_2 ,
    S,
    memory_reg_mux_sel_b_pos_0_15,
    memory_reg_mux_sel_b_pos_0_16,
    memory_reg_mux_sel_b_pos_0_17,
    memory_reg_mux_sel_b_pos_0_18,
    \PC_COUNT_reg[7]_3 ,
    \PC_COUNT_reg[7]_4 ,
    \PC_COUNT_reg[11] ,
    \PC_COUNT_reg[11]_0 ,
    \PC_COUNT_reg[27] ,
    \PC_COUNT_reg[27]_0 ,
    \PC_COUNT_reg[19] ,
    \PC_COUNT_reg[23]_1 ,
    \PC_COUNT_reg[23]_2 ,
    \PC_COUNT_reg[19]_0 ,
    \PC_COUNT_reg[31]_1 ,
    \PC_COUNT_reg[3] ,
    \PC_COUNT_reg[3]_0 ,
    memory_reg_mux_sel_b_pos_0_19,
    memory_reg_mux_sel_b_pos_0_20,
    \PC_COUNT_reg[15]_0 ,
    memory_reg_mux_sel_a_pos_0_7,
    memory_reg_mux_sel_a_pos_0_8,
    memory_reg_mux_sel_a_pos_0_9,
    memory_reg_mux_sel_a_pos_0_10,
    memory_reg_mux_sel_a_pos_0_11,
    memory_reg_mux_sel_a_pos_0_12,
    memory_reg_mux_sel_a_pos_0_13,
    memory_reg_mux_sel_a_pos_0_14,
    memory_reg_mux_sel_a_pos_0_15,
    memory_reg_mux_sel_a_pos_0_16,
    memory_reg_mux_sel_b_pos_0_21,
    \PC_COUNT_reg[15]_1 ,
    \PC_COUNT_reg[15]_2 ,
    \PC_COUNT_reg[15]_3 ,
    \PC_COUNT_reg[23]_3 ,
    \PC_COUNT_reg[23]_4 ,
    memory_reg_mux_sel_a_pos_0_17,
    memory_reg_mux_sel_a_pos_0_18,
    memory_reg_mux_sel_a_pos_0_19,
    memory_reg_mux_sel_a_pos_0_20,
    memory_reg_mux_sel_a_pos_0_21,
    memory_reg_mux_sel_a_pos_0_22,
    memory_reg_mux_sel_a_pos_0_23,
    memory_reg_mux_sel_a_pos_0_24,
    memory_reg_mux_sel_a_pos_0_25,
    memory_reg_mux_sel_a_pos_0_26,
    memory_reg_mux_sel_a_pos_0_27,
    memory_reg_mux_sel_a_pos_0_28,
    memory_reg_mux_sel_a_pos_0_29,
    memory_reg_mux_sel_a_pos_0_30,
    memory_reg_mux_sel_a_pos_0_31,
    CLK_IBUF_BUFG,
    memRDEN1,
    Q,
    memory_reg_bram_0_0,
    DIADI,
    memory_reg_bram_1_0,
    memory_reg_bram_2_0,
    memory_reg_bram_3_0,
    memory_reg_bram_4_0,
    memory_reg_bram_5_0,
    memory_reg_bram_6_0,
    memory_reg_bram_7_0,
    memory_reg_bram_8_0,
    memory_reg_bram_9_0,
    memory_reg_bram_10_0,
    memory_reg_bram_11_0,
    memory_reg_bram_12_0,
    memory_reg_bram_13_0,
    memory_reg_bram_14_0,
    memory_reg_bram_15_0,
    registers_reg_r1_0_31_0_5_i_22_0,
    registers_reg_r1_0_31_12_17_i_13_0,
    registers_reg_r1_0_31_0_5_i_20_0,
    registers_reg_r1_0_31_0_5_i_5_0,
    registers_reg_r1_0_31_0_5_i_25_0,
    registers_reg_r1_0_31_0_5_i_34_0,
    registers_reg_r1_0_31_0_5,
    registers_reg_r1_0_31_0_5_i_31_0,
    registers_reg_r1_0_31_6_11,
    registers_reg_r1_0_31_6_11_i_10_0,
    registers_reg_r1_0_31_6_11_0,
    memory_reg_mux_sel_b_pos_3_0,
    jalr,
    O,
    \PC_COUNT_reg[28] ,
    PCP4,
    \PC_COUNT_reg[0] ,
    registers_reg_r1_0_31_0_5_i_7_0,
    registers_reg_r1_0_31_6_11_i_1_0,
    RF_RS20,
    memory_reg_bram_0_1,
    CO,
    \IOBUS_ADDR_OBUF[0]_inst_i_2_0 ,
    data0,
    RF_RS10,
    data1,
    \FSM_sequential_PS_reg[0] ,
    PS,
    registers_reg_r1_0_31_12_17_i_18_0,
    registers_reg_r1_0_31_18_23_i_7_0,
    registers_reg_r1_0_31_18_23_i_13_0,
    registers_reg_r1_0_31_6_11_i_15_0,
    registers_reg_r1_0_31_6_11_i_13_0,
    registers_reg_r1_0_31_6_11_i_20_0,
    registers_reg_r1_0_31_6_11_i_18_0,
    registers_reg_r1_0_31_12_17_i_9_0,
    registers_reg_r1_0_31_12_17_i_7_0,
    registers_reg_r1_0_31_12_17_i_13_1,
    E,
    \ioBuffer_reg[31]_0 ,
    registers_reg_r1_0_31_6_11_i_7_0,
    registers_reg_r1_0_31_0_5_i_22_1,
    registers_reg_r1_0_31_6_11_i_36_0,
    registers_reg_r1_0_31_6_11_i_51_0,
    registers_reg_r1_0_31_0_5_i_25_1,
    registers_reg_r1_0_31_0_5_i_34_1,
    registers_reg_r1_0_31_12_17_i_21_0,
    registers_reg_r1_0_31_12_17_i_30_0,
    registers_reg_r1_0_31_12_17_i_28_0,
    registers_reg_r1_0_31_0_5_i_20_1,
    registers_reg_r1_0_31_18_23_i_20_0,
    registers_reg_r1_0_31_0_5_i_31_1,
    registers_reg_r1_0_31_6_11_i_10_1,
    registers_reg_r1_0_31_6_11_i_7_1,
    registers_reg_r1_0_31_12_17_i_15_0);
  output [31:0]IOBUS_ADDR_OBUF;
  output [2:0]IOBUS_OUT_OBUF;
  output [31:0]wd;
  output memory_reg_mux_sel_b_pos_0_0;
  output [24:0]memory_reg_mux_sel_b_pos_0_1;
  output memory_reg_mux_sel_a_pos_0_0;
  output memory_reg_mux_sel_a_pos_0_1;
  output memory_reg_mux_sel_a_pos_0_2;
  output memory_reg_mux_sel_a_pos_0_3;
  output memory_reg_mux_sel_a_pos_0_4;
  output memory_reg_mux_sel_a_pos_0_5;
  output memory_reg_mux_sel_a_pos_0_6;
  output memory_reg_mux_sel_b_pos_0_2;
  output memory_reg_mux_sel_b_pos_0_3;
  output [1:0]D;
  output memory_reg_mux_sel_b_pos_0_4;
  output memory_reg_mux_sel_b_pos_0_5;
  output memory_reg_mux_sel_b_pos_0_6;
  output memory_reg_mux_sel_b_pos_0_7;
  output [1:0]\PC_COUNT_reg[7] ;
  output [26:0]memory_reg_mux_sel_b_pos_0_8;
  output [3:0]\PC_COUNT_reg[15] ;
  output memory_reg_mux_sel_b_pos_0_9;
  output IOBUS_WR_OBUF;
  output [3:0]\PC_COUNT_reg[30] ;
  output [3:0]\PC_COUNT_reg[23] ;
  output [3:0]\PC_COUNT_reg[30]_0 ;
  output [3:0]\PC_COUNT_reg[30]_1 ;
  output [3:0]result0_carry__6_i_9_0;
  output [3:0]\PC_COUNT_reg[7]_0 ;
  output memory_reg_mux_sel_b_pos_0_10;
  output memory_reg_mux_sel_b_pos_0_11;
  output memory_reg_mux_sel_b_pos_0_12;
  output [3:0]memory_reg_mux_sel_b_pos_0_13;
  output [0:0]\PC_COUNT_reg[31] ;
  output [0:0]\PC_COUNT_reg[31]_0 ;
  output [3:0]DI;
  output [3:0]JALR0_carry_i_7_0;
  output [3:0]result0_carry__1_i_9_0;
  output [2:0]result0_carry__2_i_9_0;
  output [3:0]result0_carry__3_i_9_0;
  output [3:0]result0_carry__4_i_9_0;
  output [2:0]result0_carry__5_i_9_0;
  output [0:0]result0_carry__6_i_8_0;
  output [1:0]JALR0_carry_i_7_1;
  output [1:0]JALR0_carry_i_7_2;
  output [0:0]memory_reg_mux_sel_b_pos_0_14;
  output [3:0]\PC_COUNT_reg[7]_1 ;
  output [3:0]\PC_COUNT_reg[7]_2 ;
  output [0:0]\PC_COUNT_reg[9] ;
  output [3:0]\PC_COUNT_reg[23]_0 ;
  output [3:0]\PC_COUNT_reg[30]_2 ;
  output [3:0]S;
  output [3:0]memory_reg_mux_sel_b_pos_0_15;
  output [3:0]memory_reg_mux_sel_b_pos_0_16;
  output [3:0]memory_reg_mux_sel_b_pos_0_17;
  output [3:0]memory_reg_mux_sel_b_pos_0_18;
  output [3:0]\PC_COUNT_reg[7]_3 ;
  output [3:0]\PC_COUNT_reg[7]_4 ;
  output [3:0]\PC_COUNT_reg[11] ;
  output [3:0]\PC_COUNT_reg[11]_0 ;
  output [3:0]\PC_COUNT_reg[27] ;
  output [3:0]\PC_COUNT_reg[27]_0 ;
  output [3:0]\PC_COUNT_reg[19] ;
  output [3:0]\PC_COUNT_reg[23]_1 ;
  output [3:0]\PC_COUNT_reg[23]_2 ;
  output [3:0]\PC_COUNT_reg[19]_0 ;
  output [3:0]\PC_COUNT_reg[31]_1 ;
  output [3:0]\PC_COUNT_reg[3] ;
  output [3:0]\PC_COUNT_reg[3]_0 ;
  output [3:0]memory_reg_mux_sel_b_pos_0_19;
  output [3:0]memory_reg_mux_sel_b_pos_0_20;
  output [3:0]\PC_COUNT_reg[15]_0 ;
  output memory_reg_mux_sel_a_pos_0_7;
  output memory_reg_mux_sel_a_pos_0_8;
  output memory_reg_mux_sel_a_pos_0_9;
  output memory_reg_mux_sel_a_pos_0_10;
  output memory_reg_mux_sel_a_pos_0_11;
  output memory_reg_mux_sel_a_pos_0_12;
  output memory_reg_mux_sel_a_pos_0_13;
  output memory_reg_mux_sel_a_pos_0_14;
  output memory_reg_mux_sel_a_pos_0_15;
  output memory_reg_mux_sel_a_pos_0_16;
  output memory_reg_mux_sel_b_pos_0_21;
  output [3:0]\PC_COUNT_reg[15]_1 ;
  output [3:0]\PC_COUNT_reg[15]_2 ;
  output [3:0]\PC_COUNT_reg[15]_3 ;
  output [3:0]\PC_COUNT_reg[23]_3 ;
  output [3:0]\PC_COUNT_reg[23]_4 ;
  output memory_reg_mux_sel_a_pos_0_17;
  output memory_reg_mux_sel_a_pos_0_18;
  output memory_reg_mux_sel_a_pos_0_19;
  output memory_reg_mux_sel_a_pos_0_20;
  output memory_reg_mux_sel_a_pos_0_21;
  output memory_reg_mux_sel_a_pos_0_22;
  output memory_reg_mux_sel_a_pos_0_23;
  output memory_reg_mux_sel_a_pos_0_24;
  output memory_reg_mux_sel_a_pos_0_25;
  output memory_reg_mux_sel_a_pos_0_26;
  output memory_reg_mux_sel_a_pos_0_27;
  output memory_reg_mux_sel_a_pos_0_28;
  output memory_reg_mux_sel_a_pos_0_29;
  output memory_reg_mux_sel_a_pos_0_30;
  output memory_reg_mux_sel_a_pos_0_31;
  input CLK_IBUF_BUFG;
  input memRDEN1;
  input [31:0]Q;
  input memory_reg_bram_0_0;
  input [20:0]DIADI;
  input memory_reg_bram_1_0;
  input memory_reg_bram_2_0;
  input memory_reg_bram_3_0;
  input memory_reg_bram_4_0;
  input memory_reg_bram_5_0;
  input memory_reg_bram_6_0;
  input memory_reg_bram_7_0;
  input memory_reg_bram_8_0;
  input memory_reg_bram_9_0;
  input memory_reg_bram_10_0;
  input memory_reg_bram_11_0;
  input memory_reg_bram_12_0;
  input memory_reg_bram_13_0;
  input memory_reg_bram_14_0;
  input memory_reg_bram_15_0;
  input registers_reg_r1_0_31_0_5_i_22_0;
  input registers_reg_r1_0_31_12_17_i_13_0;
  input registers_reg_r1_0_31_0_5_i_20_0;
  input registers_reg_r1_0_31_0_5_i_5_0;
  input registers_reg_r1_0_31_0_5_i_25_0;
  input registers_reg_r1_0_31_0_5_i_34_0;
  input registers_reg_r1_0_31_0_5;
  input registers_reg_r1_0_31_0_5_i_31_0;
  input registers_reg_r1_0_31_6_11;
  input registers_reg_r1_0_31_6_11_i_10_0;
  input registers_reg_r1_0_31_6_11_0;
  input memory_reg_mux_sel_b_pos_3_0;
  input [1:0]jalr;
  input [0:0]O;
  input [0:0]\PC_COUNT_reg[28] ;
  input [25:0]PCP4;
  input \PC_COUNT_reg[0] ;
  input registers_reg_r1_0_31_0_5_i_7_0;
  input registers_reg_r1_0_31_6_11_i_1_0;
  input [28:0]RF_RS20;
  input [7:0]memory_reg_bram_0_1;
  input [0:0]CO;
  input [0:0]\IOBUS_ADDR_OBUF[0]_inst_i_2_0 ;
  input [31:0]data0;
  input [31:0]RF_RS10;
  input [31:0]data1;
  input \FSM_sequential_PS_reg[0] ;
  input [0:0]PS;
  input registers_reg_r1_0_31_12_17_i_18_0;
  input registers_reg_r1_0_31_18_23_i_7_0;
  input registers_reg_r1_0_31_18_23_i_13_0;
  input registers_reg_r1_0_31_6_11_i_15_0;
  input registers_reg_r1_0_31_6_11_i_13_0;
  input registers_reg_r1_0_31_6_11_i_20_0;
  input registers_reg_r1_0_31_6_11_i_18_0;
  input registers_reg_r1_0_31_12_17_i_9_0;
  input registers_reg_r1_0_31_12_17_i_7_0;
  input registers_reg_r1_0_31_12_17_i_13_1;
  input [0:0]E;
  input [31:0]\ioBuffer_reg[31]_0 ;
  input registers_reg_r1_0_31_6_11_i_7_0;
  input registers_reg_r1_0_31_0_5_i_22_1;
  input registers_reg_r1_0_31_6_11_i_36_0;
  input registers_reg_r1_0_31_6_11_i_51_0;
  input registers_reg_r1_0_31_0_5_i_25_1;
  input registers_reg_r1_0_31_0_5_i_34_1;
  input registers_reg_r1_0_31_12_17_i_21_0;
  input registers_reg_r1_0_31_12_17_i_30_0;
  input registers_reg_r1_0_31_12_17_i_28_0;
  input registers_reg_r1_0_31_0_5_i_20_1;
  input registers_reg_r1_0_31_18_23_i_20_0;
  input registers_reg_r1_0_31_0_5_i_31_1;
  input registers_reg_r1_0_31_6_11_i_10_1;
  input registers_reg_r1_0_31_6_11_i_7_1;
  input registers_reg_r1_0_31_12_17_i_15_0;

  wire CLK_IBUF_BUFG;
  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [20:0]DIADI;
  wire [0:0]E;
  wire \FSM_sequential_PS_reg[0] ;
  wire [31:0]IOBUS_ADDR_OBUF;
  wire \IOBUS_ADDR_OBUF[0]_inst_i_10_n_0 ;
  wire [0:0]\IOBUS_ADDR_OBUF[0]_inst_i_2_0 ;
  wire \IOBUS_ADDR_OBUF[0]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[0]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[0]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[0]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[0]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[0]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[0]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[0]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_17_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_18_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_19_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_20_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_21_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_22_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_23_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_24_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_25_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[10]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[11]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[12]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[13]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[14]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[15]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[16]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[17]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_17_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_18_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[18]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_18_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[19]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[1]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[20]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_17_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_19_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[21]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[22]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[23]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[24]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[25]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[26]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_17_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_18_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_19_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[27]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_17_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[28]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_17_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_18_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[29]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[2]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_17_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_18_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_19_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_20_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_21_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_22_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[30]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_15_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_16_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_17_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_18_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_19_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_20_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_21_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_23_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_24_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_25_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_26_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_30_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_31_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[3]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[3]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[3]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[3]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[3]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[3]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[3]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_13_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_14_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[4]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[5]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[6]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[7]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[8]_inst_i_9_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_11_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_12_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_2_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_3_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_4_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_5_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_6_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_7_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_8_n_0 ;
  wire \IOBUS_ADDR_OBUF[9]_inst_i_9_n_0 ;
  wire [2:0]IOBUS_OUT_OBUF;
  wire IOBUS_WR_OBUF;
  wire IOBUS_WR_OBUF_inst_i_100_n_0;
  wire IOBUS_WR_OBUF_inst_i_101_n_0;
  wire IOBUS_WR_OBUF_inst_i_102_n_0;
  wire IOBUS_WR_OBUF_inst_i_103_n_0;
  wire IOBUS_WR_OBUF_inst_i_104_n_0;
  wire IOBUS_WR_OBUF_inst_i_105_n_0;
  wire IOBUS_WR_OBUF_inst_i_106_n_0;
  wire IOBUS_WR_OBUF_inst_i_107_n_0;
  wire IOBUS_WR_OBUF_inst_i_108_n_0;
  wire IOBUS_WR_OBUF_inst_i_109_n_0;
  wire IOBUS_WR_OBUF_inst_i_110_n_0;
  wire IOBUS_WR_OBUF_inst_i_111_n_0;
  wire IOBUS_WR_OBUF_inst_i_112_n_0;
  wire IOBUS_WR_OBUF_inst_i_113_n_0;
  wire IOBUS_WR_OBUF_inst_i_114_n_0;
  wire IOBUS_WR_OBUF_inst_i_115_n_0;
  wire IOBUS_WR_OBUF_inst_i_116_n_0;
  wire IOBUS_WR_OBUF_inst_i_117_n_0;
  wire IOBUS_WR_OBUF_inst_i_118_n_0;
  wire IOBUS_WR_OBUF_inst_i_119_n_0;
  wire IOBUS_WR_OBUF_inst_i_120_n_0;
  wire IOBUS_WR_OBUF_inst_i_121_n_0;
  wire IOBUS_WR_OBUF_inst_i_122_n_0;
  wire IOBUS_WR_OBUF_inst_i_123_n_0;
  wire IOBUS_WR_OBUF_inst_i_124_n_0;
  wire IOBUS_WR_OBUF_inst_i_125_n_0;
  wire IOBUS_WR_OBUF_inst_i_126_n_0;
  wire IOBUS_WR_OBUF_inst_i_127_n_0;
  wire IOBUS_WR_OBUF_inst_i_128_n_0;
  wire IOBUS_WR_OBUF_inst_i_129_n_0;
  wire IOBUS_WR_OBUF_inst_i_130_n_0;
  wire IOBUS_WR_OBUF_inst_i_131_n_0;
  wire IOBUS_WR_OBUF_inst_i_132_n_0;
  wire IOBUS_WR_OBUF_inst_i_133_n_0;
  wire IOBUS_WR_OBUF_inst_i_134_n_0;
  wire IOBUS_WR_OBUF_inst_i_135_n_0;
  wire IOBUS_WR_OBUF_inst_i_136_n_0;
  wire IOBUS_WR_OBUF_inst_i_137_n_0;
  wire IOBUS_WR_OBUF_inst_i_138_n_0;
  wire IOBUS_WR_OBUF_inst_i_139_n_0;
  wire IOBUS_WR_OBUF_inst_i_13_n_0;
  wire IOBUS_WR_OBUF_inst_i_140_n_0;
  wire IOBUS_WR_OBUF_inst_i_141_n_0;
  wire IOBUS_WR_OBUF_inst_i_142_n_0;
  wire IOBUS_WR_OBUF_inst_i_143_n_0;
  wire IOBUS_WR_OBUF_inst_i_144_n_0;
  wire IOBUS_WR_OBUF_inst_i_145_n_0;
  wire IOBUS_WR_OBUF_inst_i_146_n_0;
  wire IOBUS_WR_OBUF_inst_i_147_n_0;
  wire IOBUS_WR_OBUF_inst_i_14_n_0;
  wire IOBUS_WR_OBUF_inst_i_15_n_0;
  wire IOBUS_WR_OBUF_inst_i_16_n_0;
  wire IOBUS_WR_OBUF_inst_i_17_n_0;
  wire IOBUS_WR_OBUF_inst_i_18_n_0;
  wire IOBUS_WR_OBUF_inst_i_19_n_0;
  wire IOBUS_WR_OBUF_inst_i_20_n_0;
  wire IOBUS_WR_OBUF_inst_i_21_n_0;
  wire IOBUS_WR_OBUF_inst_i_22_n_0;
  wire IOBUS_WR_OBUF_inst_i_23_n_0;
  wire IOBUS_WR_OBUF_inst_i_24_n_0;
  wire IOBUS_WR_OBUF_inst_i_25_n_0;
  wire IOBUS_WR_OBUF_inst_i_26_n_0;
  wire IOBUS_WR_OBUF_inst_i_27_n_0;
  wire IOBUS_WR_OBUF_inst_i_28_n_0;
  wire IOBUS_WR_OBUF_inst_i_29_n_0;
  wire IOBUS_WR_OBUF_inst_i_2_n_0;
  wire IOBUS_WR_OBUF_inst_i_30_n_0;
  wire IOBUS_WR_OBUF_inst_i_31_n_0;
  wire IOBUS_WR_OBUF_inst_i_32_n_0;
  wire IOBUS_WR_OBUF_inst_i_33_n_0;
  wire IOBUS_WR_OBUF_inst_i_34_n_0;
  wire IOBUS_WR_OBUF_inst_i_35_n_0;
  wire IOBUS_WR_OBUF_inst_i_36_n_0;
  wire IOBUS_WR_OBUF_inst_i_37_n_0;
  wire IOBUS_WR_OBUF_inst_i_38_n_0;
  wire IOBUS_WR_OBUF_inst_i_39_n_0;
  wire IOBUS_WR_OBUF_inst_i_3_n_0;
  wire IOBUS_WR_OBUF_inst_i_40_n_0;
  wire IOBUS_WR_OBUF_inst_i_41_n_0;
  wire IOBUS_WR_OBUF_inst_i_42_n_0;
  wire IOBUS_WR_OBUF_inst_i_43_n_0;
  wire IOBUS_WR_OBUF_inst_i_44_n_0;
  wire IOBUS_WR_OBUF_inst_i_45_n_0;
  wire IOBUS_WR_OBUF_inst_i_46_n_0;
  wire IOBUS_WR_OBUF_inst_i_47_n_0;
  wire IOBUS_WR_OBUF_inst_i_48_n_0;
  wire IOBUS_WR_OBUF_inst_i_49_n_0;
  wire IOBUS_WR_OBUF_inst_i_4_n_0;
  wire IOBUS_WR_OBUF_inst_i_50_n_0;
  wire IOBUS_WR_OBUF_inst_i_51_n_0;
  wire IOBUS_WR_OBUF_inst_i_52_n_0;
  wire IOBUS_WR_OBUF_inst_i_53_n_0;
  wire IOBUS_WR_OBUF_inst_i_54_n_0;
  wire IOBUS_WR_OBUF_inst_i_55_n_0;
  wire IOBUS_WR_OBUF_inst_i_56_n_0;
  wire IOBUS_WR_OBUF_inst_i_57_n_0;
  wire IOBUS_WR_OBUF_inst_i_58_n_0;
  wire IOBUS_WR_OBUF_inst_i_59_n_0;
  wire IOBUS_WR_OBUF_inst_i_5_n_0;
  wire IOBUS_WR_OBUF_inst_i_60_n_0;
  wire IOBUS_WR_OBUF_inst_i_61_n_0;
  wire IOBUS_WR_OBUF_inst_i_62_n_0;
  wire IOBUS_WR_OBUF_inst_i_63_n_0;
  wire IOBUS_WR_OBUF_inst_i_64_n_0;
  wire IOBUS_WR_OBUF_inst_i_65_n_0;
  wire IOBUS_WR_OBUF_inst_i_66_n_0;
  wire IOBUS_WR_OBUF_inst_i_67_n_0;
  wire IOBUS_WR_OBUF_inst_i_68_n_0;
  wire IOBUS_WR_OBUF_inst_i_69_n_0;
  wire IOBUS_WR_OBUF_inst_i_6_n_0;
  wire IOBUS_WR_OBUF_inst_i_70_n_0;
  wire IOBUS_WR_OBUF_inst_i_71_n_0;
  wire IOBUS_WR_OBUF_inst_i_72_n_0;
  wire IOBUS_WR_OBUF_inst_i_73_n_0;
  wire IOBUS_WR_OBUF_inst_i_74_n_0;
  wire IOBUS_WR_OBUF_inst_i_75_n_0;
  wire IOBUS_WR_OBUF_inst_i_76_n_0;
  wire IOBUS_WR_OBUF_inst_i_77_n_0;
  wire IOBUS_WR_OBUF_inst_i_78_n_0;
  wire IOBUS_WR_OBUF_inst_i_79_n_0;
  wire IOBUS_WR_OBUF_inst_i_7_n_0;
  wire IOBUS_WR_OBUF_inst_i_80_n_0;
  wire IOBUS_WR_OBUF_inst_i_81_n_0;
  wire IOBUS_WR_OBUF_inst_i_82_n_0;
  wire IOBUS_WR_OBUF_inst_i_83_n_0;
  wire IOBUS_WR_OBUF_inst_i_84_n_0;
  wire IOBUS_WR_OBUF_inst_i_85_n_0;
  wire IOBUS_WR_OBUF_inst_i_86_n_0;
  wire IOBUS_WR_OBUF_inst_i_87_n_0;
  wire IOBUS_WR_OBUF_inst_i_88_n_0;
  wire IOBUS_WR_OBUF_inst_i_89_n_0;
  wire IOBUS_WR_OBUF_inst_i_8_n_0;
  wire IOBUS_WR_OBUF_inst_i_90_n_0;
  wire IOBUS_WR_OBUF_inst_i_91_n_0;
  wire IOBUS_WR_OBUF_inst_i_92_n_0;
  wire IOBUS_WR_OBUF_inst_i_93_n_0;
  wire IOBUS_WR_OBUF_inst_i_94_n_0;
  wire IOBUS_WR_OBUF_inst_i_95_n_0;
  wire IOBUS_WR_OBUF_inst_i_96_n_0;
  wire IOBUS_WR_OBUF_inst_i_97_n_0;
  wire IOBUS_WR_OBUF_inst_i_98_n_0;
  wire IOBUS_WR_OBUF_inst_i_99_n_0;
  wire IOBUS_WR_OBUF_inst_i_9_n_0;
  wire [6:0]IR;
  wire JALR0_carry__0_i_10_n_0;
  wire JALR0_carry__0_i_11_n_0;
  wire JALR0_carry__0_i_12_n_0;
  wire JALR0_carry__0_i_13_n_0;
  wire JALR0_carry__0_i_14_n_0;
  wire JALR0_carry__0_i_15_n_0;
  wire JALR0_carry__0_i_16_n_0;
  wire JALR0_carry__0_i_17_n_0;
  wire JALR0_carry__0_i_18_n_0;
  wire JALR0_carry__0_i_19_n_0;
  wire JALR0_carry__0_i_8_n_0;
  wire JALR0_carry__0_i_9_n_0;
  wire JALR0_carry__1_i_10_n_0;
  wire JALR0_carry__1_i_11_n_0;
  wire JALR0_carry__1_i_12_n_0;
  wire JALR0_carry__1_i_13_n_0;
  wire JALR0_carry__1_i_14_n_0;
  wire JALR0_carry__1_i_15_n_0;
  wire JALR0_carry__1_i_16_n_0;
  wire JALR0_carry__1_i_17_n_0;
  wire JALR0_carry__1_i_18_n_0;
  wire JALR0_carry__1_i_19_n_0;
  wire JALR0_carry__1_i_20_n_0;
  wire JALR0_carry__1_i_22_n_0;
  wire JALR0_carry__1_i_23_n_0;
  wire JALR0_carry__1_i_24_n_0;
  wire JALR0_carry__1_i_25_n_0;
  wire JALR0_carry__1_i_26_n_0;
  wire JALR0_carry__1_i_27_n_0;
  wire JALR0_carry__1_i_9_n_0;
  wire [3:0]JALR0_carry_i_7_0;
  wire [1:0]JALR0_carry_i_7_1;
  wire [1:0]JALR0_carry_i_7_2;
  wire [0:0]O;
  wire [25:0]PCP4;
  wire \PC_COUNT[31]_i_17_n_0 ;
  wire \PC_COUNT_reg[0] ;
  wire [3:0]\PC_COUNT_reg[11] ;
  wire [3:0]\PC_COUNT_reg[11]_0 ;
  wire [3:0]\PC_COUNT_reg[15] ;
  wire [3:0]\PC_COUNT_reg[15]_0 ;
  wire [3:0]\PC_COUNT_reg[15]_1 ;
  wire [3:0]\PC_COUNT_reg[15]_2 ;
  wire [3:0]\PC_COUNT_reg[15]_3 ;
  wire [3:0]\PC_COUNT_reg[19] ;
  wire [3:0]\PC_COUNT_reg[19]_0 ;
  wire [3:0]\PC_COUNT_reg[23] ;
  wire [3:0]\PC_COUNT_reg[23]_0 ;
  wire [3:0]\PC_COUNT_reg[23]_1 ;
  wire [3:0]\PC_COUNT_reg[23]_2 ;
  wire [3:0]\PC_COUNT_reg[23]_3 ;
  wire [3:0]\PC_COUNT_reg[23]_4 ;
  wire [3:0]\PC_COUNT_reg[27] ;
  wire [3:0]\PC_COUNT_reg[27]_0 ;
  wire [0:0]\PC_COUNT_reg[28] ;
  wire [3:0]\PC_COUNT_reg[30] ;
  wire [3:0]\PC_COUNT_reg[30]_0 ;
  wire [3:0]\PC_COUNT_reg[30]_1 ;
  wire [3:0]\PC_COUNT_reg[30]_2 ;
  wire [0:0]\PC_COUNT_reg[31] ;
  wire [0:0]\PC_COUNT_reg[31]_0 ;
  wire [3:0]\PC_COUNT_reg[31]_1 ;
  wire [3:0]\PC_COUNT_reg[3] ;
  wire [3:0]\PC_COUNT_reg[3]_0 ;
  wire [1:0]\PC_COUNT_reg[7] ;
  wire [3:0]\PC_COUNT_reg[7]_0 ;
  wire [3:0]\PC_COUNT_reg[7]_1 ;
  wire [3:0]\PC_COUNT_reg[7]_2 ;
  wire [3:0]\PC_COUNT_reg[7]_3 ;
  wire [3:0]\PC_COUNT_reg[7]_4 ;
  wire [0:0]\PC_COUNT_reg[9] ;
  wire [0:0]PS;
  wire [31:0]Q;
  wire [31:0]RF_RS10;
  wire [28:0]RF_RS20;
  wire [3:0]S;
  wire [15:3]\alu/p_0_in ;
  wire [31:0]data0;
  wire [31:0]data1;
  wire i__carry__6_i_6_n_0;
  wire i__carry__6_i_7_n_0;
  wire [31:0]ioBuffer;
  wire [31:0]\ioBuffer_reg[31]_0 ;
  wire [1:0]jalr;
  wire memRDEN1;
  wire memory_mux_sel_b_pos_3_i_10_n_0;
  wire memory_mux_sel_b_pos_3_i_11_n_0;
  wire memory_mux_sel_b_pos_3_i_12_n_0;
  wire memory_mux_sel_b_pos_3_i_13_n_0;
  wire memory_mux_sel_b_pos_3_i_14_n_0;
  wire memory_mux_sel_b_pos_3_i_15_n_0;
  wire memory_mux_sel_b_pos_3_i_16_n_0;
  wire memory_mux_sel_b_pos_3_i_9_n_0;
  wire memory_reg_bram_0_0;
  wire [7:0]memory_reg_bram_0_1;
  wire memory_reg_bram_0_i_11_n_0;
  wire memory_reg_bram_0_i_12_n_0;
  wire memory_reg_bram_0_i_13_n_0;
  wire memory_reg_bram_0_i_14_n_0;
  wire memory_reg_bram_0_i_15_n_0;
  wire memory_reg_bram_0_i_16_n_0;
  wire memory_reg_bram_0_i_17_n_0;
  wire memory_reg_bram_0_i_18_n_0;
  wire memory_reg_bram_0_i_1_n_0;
  wire memory_reg_bram_0_i_27_n_0;
  wire memory_reg_bram_0_i_28_n_0;
  wire memory_reg_bram_0_i_29_n_0;
  wire memory_reg_bram_0_i_30_n_0;
  wire memory_reg_bram_0_i_32_n_0;
  wire memory_reg_bram_0_i_33_n_0;
  wire memory_reg_bram_0_i_34_n_0;
  wire memory_reg_bram_0_i_35_n_0;
  wire memory_reg_bram_0_i_36_n_0;
  wire memory_reg_bram_0_i_37_n_0;
  wire memory_reg_bram_0_i_38_n_0;
  wire memory_reg_bram_0_i_39_n_0;
  wire memory_reg_bram_0_i_40_n_0;
  wire memory_reg_bram_0_i_41_n_0;
  wire memory_reg_bram_0_i_42_n_0;
  wire memory_reg_bram_0_i_43_n_0;
  wire memory_reg_bram_0_i_44_n_0;
  wire memory_reg_bram_0_i_45_n_0;
  wire memory_reg_bram_0_i_46_n_0;
  wire memory_reg_bram_0_i_47_n_0;
  wire memory_reg_bram_0_i_48_n_0;
  wire memory_reg_bram_0_i_49_n_0;
  wire memory_reg_bram_0_i_50_n_0;
  wire memory_reg_bram_0_i_51_n_0;
  wire memory_reg_bram_0_n_10;
  wire memory_reg_bram_0_n_11;
  wire memory_reg_bram_0_n_12;
  wire memory_reg_bram_0_n_13;
  wire memory_reg_bram_0_n_14;
  wire memory_reg_bram_0_n_15;
  wire memory_reg_bram_0_n_16;
  wire memory_reg_bram_0_n_17;
  wire memory_reg_bram_0_n_18;
  wire memory_reg_bram_0_n_19;
  wire memory_reg_bram_0_n_20;
  wire memory_reg_bram_0_n_21;
  wire memory_reg_bram_0_n_22;
  wire memory_reg_bram_0_n_23;
  wire memory_reg_bram_0_n_24;
  wire memory_reg_bram_0_n_25;
  wire memory_reg_bram_0_n_26;
  wire memory_reg_bram_0_n_27;
  wire memory_reg_bram_0_n_28;
  wire memory_reg_bram_0_n_29;
  wire memory_reg_bram_0_n_30;
  wire memory_reg_bram_0_n_31;
  wire memory_reg_bram_0_n_32;
  wire memory_reg_bram_0_n_33;
  wire memory_reg_bram_0_n_34;
  wire memory_reg_bram_0_n_35;
  wire memory_reg_bram_0_n_36;
  wire memory_reg_bram_0_n_37;
  wire memory_reg_bram_0_n_38;
  wire memory_reg_bram_0_n_39;
  wire memory_reg_bram_0_n_4;
  wire memory_reg_bram_0_n_40;
  wire memory_reg_bram_0_n_41;
  wire memory_reg_bram_0_n_42;
  wire memory_reg_bram_0_n_43;
  wire memory_reg_bram_0_n_44;
  wire memory_reg_bram_0_n_45;
  wire memory_reg_bram_0_n_46;
  wire memory_reg_bram_0_n_47;
  wire memory_reg_bram_0_n_48;
  wire memory_reg_bram_0_n_49;
  wire memory_reg_bram_0_n_5;
  wire memory_reg_bram_0_n_50;
  wire memory_reg_bram_0_n_51;
  wire memory_reg_bram_0_n_52;
  wire memory_reg_bram_0_n_53;
  wire memory_reg_bram_0_n_54;
  wire memory_reg_bram_0_n_55;
  wire memory_reg_bram_0_n_56;
  wire memory_reg_bram_0_n_57;
  wire memory_reg_bram_0_n_58;
  wire memory_reg_bram_0_n_59;
  wire memory_reg_bram_0_n_6;
  wire memory_reg_bram_0_n_60;
  wire memory_reg_bram_0_n_61;
  wire memory_reg_bram_0_n_62;
  wire memory_reg_bram_0_n_63;
  wire memory_reg_bram_0_n_64;
  wire memory_reg_bram_0_n_65;
  wire memory_reg_bram_0_n_66;
  wire memory_reg_bram_0_n_67;
  wire memory_reg_bram_0_n_7;
  wire memory_reg_bram_0_n_8;
  wire memory_reg_bram_0_n_9;
  wire memory_reg_bram_10_0;
  wire memory_reg_bram_10_i_1_n_0;
  wire memory_reg_bram_10_i_3_n_0;
  wire memory_reg_bram_10_i_4_n_0;
  wire memory_reg_bram_10_i_5_n_0;
  wire memory_reg_bram_10_i_6_n_0;
  wire memory_reg_bram_10_n_10;
  wire memory_reg_bram_10_n_11;
  wire memory_reg_bram_10_n_12;
  wire memory_reg_bram_10_n_13;
  wire memory_reg_bram_10_n_14;
  wire memory_reg_bram_10_n_15;
  wire memory_reg_bram_10_n_16;
  wire memory_reg_bram_10_n_17;
  wire memory_reg_bram_10_n_18;
  wire memory_reg_bram_10_n_19;
  wire memory_reg_bram_10_n_20;
  wire memory_reg_bram_10_n_21;
  wire memory_reg_bram_10_n_22;
  wire memory_reg_bram_10_n_23;
  wire memory_reg_bram_10_n_24;
  wire memory_reg_bram_10_n_25;
  wire memory_reg_bram_10_n_26;
  wire memory_reg_bram_10_n_27;
  wire memory_reg_bram_10_n_28;
  wire memory_reg_bram_10_n_29;
  wire memory_reg_bram_10_n_30;
  wire memory_reg_bram_10_n_31;
  wire memory_reg_bram_10_n_32;
  wire memory_reg_bram_10_n_33;
  wire memory_reg_bram_10_n_34;
  wire memory_reg_bram_10_n_35;
  wire memory_reg_bram_10_n_36;
  wire memory_reg_bram_10_n_37;
  wire memory_reg_bram_10_n_38;
  wire memory_reg_bram_10_n_39;
  wire memory_reg_bram_10_n_4;
  wire memory_reg_bram_10_n_40;
  wire memory_reg_bram_10_n_41;
  wire memory_reg_bram_10_n_42;
  wire memory_reg_bram_10_n_43;
  wire memory_reg_bram_10_n_44;
  wire memory_reg_bram_10_n_45;
  wire memory_reg_bram_10_n_46;
  wire memory_reg_bram_10_n_47;
  wire memory_reg_bram_10_n_48;
  wire memory_reg_bram_10_n_49;
  wire memory_reg_bram_10_n_5;
  wire memory_reg_bram_10_n_50;
  wire memory_reg_bram_10_n_51;
  wire memory_reg_bram_10_n_52;
  wire memory_reg_bram_10_n_53;
  wire memory_reg_bram_10_n_54;
  wire memory_reg_bram_10_n_55;
  wire memory_reg_bram_10_n_56;
  wire memory_reg_bram_10_n_57;
  wire memory_reg_bram_10_n_58;
  wire memory_reg_bram_10_n_59;
  wire memory_reg_bram_10_n_6;
  wire memory_reg_bram_10_n_60;
  wire memory_reg_bram_10_n_61;
  wire memory_reg_bram_10_n_62;
  wire memory_reg_bram_10_n_63;
  wire memory_reg_bram_10_n_64;
  wire memory_reg_bram_10_n_65;
  wire memory_reg_bram_10_n_66;
  wire memory_reg_bram_10_n_67;
  wire memory_reg_bram_10_n_7;
  wire memory_reg_bram_10_n_8;
  wire memory_reg_bram_10_n_9;
  wire memory_reg_bram_11_0;
  wire memory_reg_bram_11_i_1_n_0;
  wire memory_reg_bram_11_i_3_n_0;
  wire memory_reg_bram_11_i_4_n_0;
  wire memory_reg_bram_11_i_5_n_0;
  wire memory_reg_bram_11_i_6_n_0;
  wire memory_reg_bram_11_n_10;
  wire memory_reg_bram_11_n_11;
  wire memory_reg_bram_11_n_12;
  wire memory_reg_bram_11_n_13;
  wire memory_reg_bram_11_n_14;
  wire memory_reg_bram_11_n_15;
  wire memory_reg_bram_11_n_16;
  wire memory_reg_bram_11_n_17;
  wire memory_reg_bram_11_n_18;
  wire memory_reg_bram_11_n_19;
  wire memory_reg_bram_11_n_20;
  wire memory_reg_bram_11_n_21;
  wire memory_reg_bram_11_n_22;
  wire memory_reg_bram_11_n_23;
  wire memory_reg_bram_11_n_24;
  wire memory_reg_bram_11_n_25;
  wire memory_reg_bram_11_n_26;
  wire memory_reg_bram_11_n_27;
  wire memory_reg_bram_11_n_28;
  wire memory_reg_bram_11_n_29;
  wire memory_reg_bram_11_n_30;
  wire memory_reg_bram_11_n_31;
  wire memory_reg_bram_11_n_32;
  wire memory_reg_bram_11_n_33;
  wire memory_reg_bram_11_n_34;
  wire memory_reg_bram_11_n_35;
  wire memory_reg_bram_11_n_36;
  wire memory_reg_bram_11_n_37;
  wire memory_reg_bram_11_n_38;
  wire memory_reg_bram_11_n_39;
  wire memory_reg_bram_11_n_4;
  wire memory_reg_bram_11_n_40;
  wire memory_reg_bram_11_n_41;
  wire memory_reg_bram_11_n_42;
  wire memory_reg_bram_11_n_43;
  wire memory_reg_bram_11_n_44;
  wire memory_reg_bram_11_n_45;
  wire memory_reg_bram_11_n_46;
  wire memory_reg_bram_11_n_47;
  wire memory_reg_bram_11_n_48;
  wire memory_reg_bram_11_n_49;
  wire memory_reg_bram_11_n_5;
  wire memory_reg_bram_11_n_50;
  wire memory_reg_bram_11_n_51;
  wire memory_reg_bram_11_n_52;
  wire memory_reg_bram_11_n_53;
  wire memory_reg_bram_11_n_54;
  wire memory_reg_bram_11_n_55;
  wire memory_reg_bram_11_n_56;
  wire memory_reg_bram_11_n_57;
  wire memory_reg_bram_11_n_58;
  wire memory_reg_bram_11_n_59;
  wire memory_reg_bram_11_n_6;
  wire memory_reg_bram_11_n_60;
  wire memory_reg_bram_11_n_61;
  wire memory_reg_bram_11_n_62;
  wire memory_reg_bram_11_n_63;
  wire memory_reg_bram_11_n_64;
  wire memory_reg_bram_11_n_65;
  wire memory_reg_bram_11_n_66;
  wire memory_reg_bram_11_n_67;
  wire memory_reg_bram_11_n_7;
  wire memory_reg_bram_11_n_8;
  wire memory_reg_bram_11_n_9;
  wire memory_reg_bram_12_0;
  wire memory_reg_bram_12_i_1_n_0;
  wire memory_reg_bram_12_i_3_n_0;
  wire memory_reg_bram_12_i_4_n_0;
  wire memory_reg_bram_12_i_5_n_0;
  wire memory_reg_bram_12_i_6_n_0;
  wire memory_reg_bram_12_n_10;
  wire memory_reg_bram_12_n_11;
  wire memory_reg_bram_12_n_12;
  wire memory_reg_bram_12_n_13;
  wire memory_reg_bram_12_n_14;
  wire memory_reg_bram_12_n_15;
  wire memory_reg_bram_12_n_16;
  wire memory_reg_bram_12_n_17;
  wire memory_reg_bram_12_n_18;
  wire memory_reg_bram_12_n_19;
  wire memory_reg_bram_12_n_20;
  wire memory_reg_bram_12_n_21;
  wire memory_reg_bram_12_n_22;
  wire memory_reg_bram_12_n_23;
  wire memory_reg_bram_12_n_24;
  wire memory_reg_bram_12_n_25;
  wire memory_reg_bram_12_n_26;
  wire memory_reg_bram_12_n_27;
  wire memory_reg_bram_12_n_28;
  wire memory_reg_bram_12_n_29;
  wire memory_reg_bram_12_n_30;
  wire memory_reg_bram_12_n_31;
  wire memory_reg_bram_12_n_32;
  wire memory_reg_bram_12_n_33;
  wire memory_reg_bram_12_n_34;
  wire memory_reg_bram_12_n_35;
  wire memory_reg_bram_12_n_36;
  wire memory_reg_bram_12_n_37;
  wire memory_reg_bram_12_n_38;
  wire memory_reg_bram_12_n_39;
  wire memory_reg_bram_12_n_4;
  wire memory_reg_bram_12_n_40;
  wire memory_reg_bram_12_n_41;
  wire memory_reg_bram_12_n_42;
  wire memory_reg_bram_12_n_43;
  wire memory_reg_bram_12_n_44;
  wire memory_reg_bram_12_n_45;
  wire memory_reg_bram_12_n_46;
  wire memory_reg_bram_12_n_47;
  wire memory_reg_bram_12_n_48;
  wire memory_reg_bram_12_n_49;
  wire memory_reg_bram_12_n_5;
  wire memory_reg_bram_12_n_50;
  wire memory_reg_bram_12_n_51;
  wire memory_reg_bram_12_n_52;
  wire memory_reg_bram_12_n_53;
  wire memory_reg_bram_12_n_54;
  wire memory_reg_bram_12_n_55;
  wire memory_reg_bram_12_n_56;
  wire memory_reg_bram_12_n_57;
  wire memory_reg_bram_12_n_58;
  wire memory_reg_bram_12_n_59;
  wire memory_reg_bram_12_n_6;
  wire memory_reg_bram_12_n_60;
  wire memory_reg_bram_12_n_61;
  wire memory_reg_bram_12_n_62;
  wire memory_reg_bram_12_n_63;
  wire memory_reg_bram_12_n_64;
  wire memory_reg_bram_12_n_65;
  wire memory_reg_bram_12_n_66;
  wire memory_reg_bram_12_n_67;
  wire memory_reg_bram_12_n_7;
  wire memory_reg_bram_12_n_8;
  wire memory_reg_bram_12_n_9;
  wire memory_reg_bram_13_0;
  wire memory_reg_bram_13_i_1_n_0;
  wire memory_reg_bram_13_i_3_n_0;
  wire memory_reg_bram_13_i_4_n_0;
  wire memory_reg_bram_13_i_5_n_0;
  wire memory_reg_bram_13_i_6_n_0;
  wire memory_reg_bram_13_n_10;
  wire memory_reg_bram_13_n_11;
  wire memory_reg_bram_13_n_12;
  wire memory_reg_bram_13_n_13;
  wire memory_reg_bram_13_n_14;
  wire memory_reg_bram_13_n_15;
  wire memory_reg_bram_13_n_16;
  wire memory_reg_bram_13_n_17;
  wire memory_reg_bram_13_n_18;
  wire memory_reg_bram_13_n_19;
  wire memory_reg_bram_13_n_20;
  wire memory_reg_bram_13_n_21;
  wire memory_reg_bram_13_n_22;
  wire memory_reg_bram_13_n_23;
  wire memory_reg_bram_13_n_24;
  wire memory_reg_bram_13_n_25;
  wire memory_reg_bram_13_n_26;
  wire memory_reg_bram_13_n_27;
  wire memory_reg_bram_13_n_28;
  wire memory_reg_bram_13_n_29;
  wire memory_reg_bram_13_n_30;
  wire memory_reg_bram_13_n_31;
  wire memory_reg_bram_13_n_32;
  wire memory_reg_bram_13_n_33;
  wire memory_reg_bram_13_n_34;
  wire memory_reg_bram_13_n_35;
  wire memory_reg_bram_13_n_36;
  wire memory_reg_bram_13_n_37;
  wire memory_reg_bram_13_n_38;
  wire memory_reg_bram_13_n_39;
  wire memory_reg_bram_13_n_4;
  wire memory_reg_bram_13_n_40;
  wire memory_reg_bram_13_n_41;
  wire memory_reg_bram_13_n_42;
  wire memory_reg_bram_13_n_43;
  wire memory_reg_bram_13_n_44;
  wire memory_reg_bram_13_n_45;
  wire memory_reg_bram_13_n_46;
  wire memory_reg_bram_13_n_47;
  wire memory_reg_bram_13_n_48;
  wire memory_reg_bram_13_n_49;
  wire memory_reg_bram_13_n_5;
  wire memory_reg_bram_13_n_50;
  wire memory_reg_bram_13_n_51;
  wire memory_reg_bram_13_n_52;
  wire memory_reg_bram_13_n_53;
  wire memory_reg_bram_13_n_54;
  wire memory_reg_bram_13_n_55;
  wire memory_reg_bram_13_n_56;
  wire memory_reg_bram_13_n_57;
  wire memory_reg_bram_13_n_58;
  wire memory_reg_bram_13_n_59;
  wire memory_reg_bram_13_n_6;
  wire memory_reg_bram_13_n_60;
  wire memory_reg_bram_13_n_61;
  wire memory_reg_bram_13_n_62;
  wire memory_reg_bram_13_n_63;
  wire memory_reg_bram_13_n_64;
  wire memory_reg_bram_13_n_65;
  wire memory_reg_bram_13_n_66;
  wire memory_reg_bram_13_n_67;
  wire memory_reg_bram_13_n_7;
  wire memory_reg_bram_13_n_8;
  wire memory_reg_bram_13_n_9;
  wire memory_reg_bram_14_0;
  wire memory_reg_bram_14_i_1_n_0;
  wire memory_reg_bram_14_i_3_n_0;
  wire memory_reg_bram_14_i_4_n_0;
  wire memory_reg_bram_14_i_5_n_0;
  wire memory_reg_bram_14_i_6_n_0;
  wire memory_reg_bram_14_n_10;
  wire memory_reg_bram_14_n_11;
  wire memory_reg_bram_14_n_12;
  wire memory_reg_bram_14_n_13;
  wire memory_reg_bram_14_n_14;
  wire memory_reg_bram_14_n_15;
  wire memory_reg_bram_14_n_16;
  wire memory_reg_bram_14_n_17;
  wire memory_reg_bram_14_n_18;
  wire memory_reg_bram_14_n_19;
  wire memory_reg_bram_14_n_20;
  wire memory_reg_bram_14_n_21;
  wire memory_reg_bram_14_n_22;
  wire memory_reg_bram_14_n_23;
  wire memory_reg_bram_14_n_24;
  wire memory_reg_bram_14_n_25;
  wire memory_reg_bram_14_n_26;
  wire memory_reg_bram_14_n_27;
  wire memory_reg_bram_14_n_28;
  wire memory_reg_bram_14_n_29;
  wire memory_reg_bram_14_n_30;
  wire memory_reg_bram_14_n_31;
  wire memory_reg_bram_14_n_32;
  wire memory_reg_bram_14_n_33;
  wire memory_reg_bram_14_n_34;
  wire memory_reg_bram_14_n_35;
  wire memory_reg_bram_14_n_36;
  wire memory_reg_bram_14_n_37;
  wire memory_reg_bram_14_n_38;
  wire memory_reg_bram_14_n_39;
  wire memory_reg_bram_14_n_4;
  wire memory_reg_bram_14_n_40;
  wire memory_reg_bram_14_n_41;
  wire memory_reg_bram_14_n_42;
  wire memory_reg_bram_14_n_43;
  wire memory_reg_bram_14_n_44;
  wire memory_reg_bram_14_n_45;
  wire memory_reg_bram_14_n_46;
  wire memory_reg_bram_14_n_47;
  wire memory_reg_bram_14_n_48;
  wire memory_reg_bram_14_n_49;
  wire memory_reg_bram_14_n_5;
  wire memory_reg_bram_14_n_50;
  wire memory_reg_bram_14_n_51;
  wire memory_reg_bram_14_n_52;
  wire memory_reg_bram_14_n_53;
  wire memory_reg_bram_14_n_54;
  wire memory_reg_bram_14_n_55;
  wire memory_reg_bram_14_n_56;
  wire memory_reg_bram_14_n_57;
  wire memory_reg_bram_14_n_58;
  wire memory_reg_bram_14_n_59;
  wire memory_reg_bram_14_n_6;
  wire memory_reg_bram_14_n_60;
  wire memory_reg_bram_14_n_61;
  wire memory_reg_bram_14_n_62;
  wire memory_reg_bram_14_n_63;
  wire memory_reg_bram_14_n_64;
  wire memory_reg_bram_14_n_65;
  wire memory_reg_bram_14_n_66;
  wire memory_reg_bram_14_n_67;
  wire memory_reg_bram_14_n_7;
  wire memory_reg_bram_14_n_8;
  wire memory_reg_bram_14_n_9;
  wire memory_reg_bram_15_0;
  wire memory_reg_bram_15_i_1_n_0;
  wire memory_reg_bram_15_i_3_n_0;
  wire memory_reg_bram_15_i_4_n_0;
  wire memory_reg_bram_15_i_5_n_0;
  wire memory_reg_bram_15_i_6_n_0;
  wire memory_reg_bram_15_n_10;
  wire memory_reg_bram_15_n_11;
  wire memory_reg_bram_15_n_12;
  wire memory_reg_bram_15_n_13;
  wire memory_reg_bram_15_n_14;
  wire memory_reg_bram_15_n_15;
  wire memory_reg_bram_15_n_16;
  wire memory_reg_bram_15_n_17;
  wire memory_reg_bram_15_n_18;
  wire memory_reg_bram_15_n_19;
  wire memory_reg_bram_15_n_20;
  wire memory_reg_bram_15_n_21;
  wire memory_reg_bram_15_n_22;
  wire memory_reg_bram_15_n_23;
  wire memory_reg_bram_15_n_24;
  wire memory_reg_bram_15_n_25;
  wire memory_reg_bram_15_n_26;
  wire memory_reg_bram_15_n_27;
  wire memory_reg_bram_15_n_28;
  wire memory_reg_bram_15_n_29;
  wire memory_reg_bram_15_n_30;
  wire memory_reg_bram_15_n_31;
  wire memory_reg_bram_15_n_32;
  wire memory_reg_bram_15_n_33;
  wire memory_reg_bram_15_n_34;
  wire memory_reg_bram_15_n_35;
  wire memory_reg_bram_15_n_36;
  wire memory_reg_bram_15_n_37;
  wire memory_reg_bram_15_n_38;
  wire memory_reg_bram_15_n_39;
  wire memory_reg_bram_15_n_4;
  wire memory_reg_bram_15_n_40;
  wire memory_reg_bram_15_n_41;
  wire memory_reg_bram_15_n_42;
  wire memory_reg_bram_15_n_43;
  wire memory_reg_bram_15_n_44;
  wire memory_reg_bram_15_n_45;
  wire memory_reg_bram_15_n_46;
  wire memory_reg_bram_15_n_47;
  wire memory_reg_bram_15_n_48;
  wire memory_reg_bram_15_n_49;
  wire memory_reg_bram_15_n_5;
  wire memory_reg_bram_15_n_50;
  wire memory_reg_bram_15_n_51;
  wire memory_reg_bram_15_n_52;
  wire memory_reg_bram_15_n_53;
  wire memory_reg_bram_15_n_54;
  wire memory_reg_bram_15_n_55;
  wire memory_reg_bram_15_n_56;
  wire memory_reg_bram_15_n_57;
  wire memory_reg_bram_15_n_58;
  wire memory_reg_bram_15_n_59;
  wire memory_reg_bram_15_n_6;
  wire memory_reg_bram_15_n_60;
  wire memory_reg_bram_15_n_61;
  wire memory_reg_bram_15_n_62;
  wire memory_reg_bram_15_n_63;
  wire memory_reg_bram_15_n_64;
  wire memory_reg_bram_15_n_65;
  wire memory_reg_bram_15_n_66;
  wire memory_reg_bram_15_n_67;
  wire memory_reg_bram_15_n_7;
  wire memory_reg_bram_15_n_8;
  wire memory_reg_bram_15_n_9;
  wire memory_reg_bram_1_0;
  wire memory_reg_bram_1_i_1_n_0;
  wire memory_reg_bram_1_i_3_n_0;
  wire memory_reg_bram_1_i_4_n_0;
  wire memory_reg_bram_1_i_5_n_0;
  wire memory_reg_bram_1_i_6_n_0;
  wire memory_reg_bram_1_n_10;
  wire memory_reg_bram_1_n_11;
  wire memory_reg_bram_1_n_12;
  wire memory_reg_bram_1_n_13;
  wire memory_reg_bram_1_n_14;
  wire memory_reg_bram_1_n_15;
  wire memory_reg_bram_1_n_16;
  wire memory_reg_bram_1_n_17;
  wire memory_reg_bram_1_n_18;
  wire memory_reg_bram_1_n_19;
  wire memory_reg_bram_1_n_20;
  wire memory_reg_bram_1_n_21;
  wire memory_reg_bram_1_n_22;
  wire memory_reg_bram_1_n_23;
  wire memory_reg_bram_1_n_24;
  wire memory_reg_bram_1_n_25;
  wire memory_reg_bram_1_n_26;
  wire memory_reg_bram_1_n_27;
  wire memory_reg_bram_1_n_28;
  wire memory_reg_bram_1_n_29;
  wire memory_reg_bram_1_n_30;
  wire memory_reg_bram_1_n_31;
  wire memory_reg_bram_1_n_32;
  wire memory_reg_bram_1_n_33;
  wire memory_reg_bram_1_n_34;
  wire memory_reg_bram_1_n_35;
  wire memory_reg_bram_1_n_36;
  wire memory_reg_bram_1_n_37;
  wire memory_reg_bram_1_n_38;
  wire memory_reg_bram_1_n_39;
  wire memory_reg_bram_1_n_4;
  wire memory_reg_bram_1_n_40;
  wire memory_reg_bram_1_n_41;
  wire memory_reg_bram_1_n_42;
  wire memory_reg_bram_1_n_43;
  wire memory_reg_bram_1_n_44;
  wire memory_reg_bram_1_n_45;
  wire memory_reg_bram_1_n_46;
  wire memory_reg_bram_1_n_47;
  wire memory_reg_bram_1_n_48;
  wire memory_reg_bram_1_n_49;
  wire memory_reg_bram_1_n_5;
  wire memory_reg_bram_1_n_50;
  wire memory_reg_bram_1_n_51;
  wire memory_reg_bram_1_n_52;
  wire memory_reg_bram_1_n_53;
  wire memory_reg_bram_1_n_54;
  wire memory_reg_bram_1_n_55;
  wire memory_reg_bram_1_n_56;
  wire memory_reg_bram_1_n_57;
  wire memory_reg_bram_1_n_58;
  wire memory_reg_bram_1_n_59;
  wire memory_reg_bram_1_n_6;
  wire memory_reg_bram_1_n_60;
  wire memory_reg_bram_1_n_61;
  wire memory_reg_bram_1_n_62;
  wire memory_reg_bram_1_n_63;
  wire memory_reg_bram_1_n_64;
  wire memory_reg_bram_1_n_65;
  wire memory_reg_bram_1_n_66;
  wire memory_reg_bram_1_n_67;
  wire memory_reg_bram_1_n_7;
  wire memory_reg_bram_1_n_8;
  wire memory_reg_bram_1_n_9;
  wire memory_reg_bram_2_0;
  wire memory_reg_bram_2_i_1_n_0;
  wire memory_reg_bram_2_i_3_n_0;
  wire memory_reg_bram_2_i_4_n_0;
  wire memory_reg_bram_2_i_5_n_0;
  wire memory_reg_bram_2_i_6_n_0;
  wire memory_reg_bram_2_n_10;
  wire memory_reg_bram_2_n_11;
  wire memory_reg_bram_2_n_12;
  wire memory_reg_bram_2_n_13;
  wire memory_reg_bram_2_n_14;
  wire memory_reg_bram_2_n_15;
  wire memory_reg_bram_2_n_16;
  wire memory_reg_bram_2_n_17;
  wire memory_reg_bram_2_n_18;
  wire memory_reg_bram_2_n_19;
  wire memory_reg_bram_2_n_20;
  wire memory_reg_bram_2_n_21;
  wire memory_reg_bram_2_n_22;
  wire memory_reg_bram_2_n_23;
  wire memory_reg_bram_2_n_24;
  wire memory_reg_bram_2_n_25;
  wire memory_reg_bram_2_n_26;
  wire memory_reg_bram_2_n_27;
  wire memory_reg_bram_2_n_28;
  wire memory_reg_bram_2_n_29;
  wire memory_reg_bram_2_n_30;
  wire memory_reg_bram_2_n_31;
  wire memory_reg_bram_2_n_32;
  wire memory_reg_bram_2_n_33;
  wire memory_reg_bram_2_n_34;
  wire memory_reg_bram_2_n_35;
  wire memory_reg_bram_2_n_36;
  wire memory_reg_bram_2_n_37;
  wire memory_reg_bram_2_n_38;
  wire memory_reg_bram_2_n_39;
  wire memory_reg_bram_2_n_4;
  wire memory_reg_bram_2_n_40;
  wire memory_reg_bram_2_n_41;
  wire memory_reg_bram_2_n_42;
  wire memory_reg_bram_2_n_43;
  wire memory_reg_bram_2_n_44;
  wire memory_reg_bram_2_n_45;
  wire memory_reg_bram_2_n_46;
  wire memory_reg_bram_2_n_47;
  wire memory_reg_bram_2_n_48;
  wire memory_reg_bram_2_n_49;
  wire memory_reg_bram_2_n_5;
  wire memory_reg_bram_2_n_50;
  wire memory_reg_bram_2_n_51;
  wire memory_reg_bram_2_n_52;
  wire memory_reg_bram_2_n_53;
  wire memory_reg_bram_2_n_54;
  wire memory_reg_bram_2_n_55;
  wire memory_reg_bram_2_n_56;
  wire memory_reg_bram_2_n_57;
  wire memory_reg_bram_2_n_58;
  wire memory_reg_bram_2_n_59;
  wire memory_reg_bram_2_n_6;
  wire memory_reg_bram_2_n_60;
  wire memory_reg_bram_2_n_61;
  wire memory_reg_bram_2_n_62;
  wire memory_reg_bram_2_n_63;
  wire memory_reg_bram_2_n_64;
  wire memory_reg_bram_2_n_65;
  wire memory_reg_bram_2_n_66;
  wire memory_reg_bram_2_n_67;
  wire memory_reg_bram_2_n_7;
  wire memory_reg_bram_2_n_8;
  wire memory_reg_bram_2_n_9;
  wire memory_reg_bram_3_0;
  wire memory_reg_bram_3_i_1_n_0;
  wire memory_reg_bram_3_i_3_n_0;
  wire memory_reg_bram_3_i_4_n_0;
  wire memory_reg_bram_3_i_5_n_0;
  wire memory_reg_bram_3_i_6_n_0;
  wire memory_reg_bram_3_n_10;
  wire memory_reg_bram_3_n_11;
  wire memory_reg_bram_3_n_12;
  wire memory_reg_bram_3_n_13;
  wire memory_reg_bram_3_n_14;
  wire memory_reg_bram_3_n_15;
  wire memory_reg_bram_3_n_16;
  wire memory_reg_bram_3_n_17;
  wire memory_reg_bram_3_n_18;
  wire memory_reg_bram_3_n_19;
  wire memory_reg_bram_3_n_20;
  wire memory_reg_bram_3_n_21;
  wire memory_reg_bram_3_n_22;
  wire memory_reg_bram_3_n_23;
  wire memory_reg_bram_3_n_24;
  wire memory_reg_bram_3_n_25;
  wire memory_reg_bram_3_n_26;
  wire memory_reg_bram_3_n_27;
  wire memory_reg_bram_3_n_28;
  wire memory_reg_bram_3_n_29;
  wire memory_reg_bram_3_n_30;
  wire memory_reg_bram_3_n_31;
  wire memory_reg_bram_3_n_32;
  wire memory_reg_bram_3_n_33;
  wire memory_reg_bram_3_n_34;
  wire memory_reg_bram_3_n_35;
  wire memory_reg_bram_3_n_36;
  wire memory_reg_bram_3_n_37;
  wire memory_reg_bram_3_n_38;
  wire memory_reg_bram_3_n_39;
  wire memory_reg_bram_3_n_4;
  wire memory_reg_bram_3_n_40;
  wire memory_reg_bram_3_n_41;
  wire memory_reg_bram_3_n_42;
  wire memory_reg_bram_3_n_43;
  wire memory_reg_bram_3_n_44;
  wire memory_reg_bram_3_n_45;
  wire memory_reg_bram_3_n_46;
  wire memory_reg_bram_3_n_47;
  wire memory_reg_bram_3_n_48;
  wire memory_reg_bram_3_n_49;
  wire memory_reg_bram_3_n_5;
  wire memory_reg_bram_3_n_50;
  wire memory_reg_bram_3_n_51;
  wire memory_reg_bram_3_n_52;
  wire memory_reg_bram_3_n_53;
  wire memory_reg_bram_3_n_54;
  wire memory_reg_bram_3_n_55;
  wire memory_reg_bram_3_n_56;
  wire memory_reg_bram_3_n_57;
  wire memory_reg_bram_3_n_58;
  wire memory_reg_bram_3_n_59;
  wire memory_reg_bram_3_n_6;
  wire memory_reg_bram_3_n_60;
  wire memory_reg_bram_3_n_61;
  wire memory_reg_bram_3_n_62;
  wire memory_reg_bram_3_n_63;
  wire memory_reg_bram_3_n_64;
  wire memory_reg_bram_3_n_65;
  wire memory_reg_bram_3_n_66;
  wire memory_reg_bram_3_n_67;
  wire memory_reg_bram_3_n_7;
  wire memory_reg_bram_3_n_8;
  wire memory_reg_bram_3_n_9;
  wire memory_reg_bram_4_0;
  wire memory_reg_bram_4_i_1_n_0;
  wire memory_reg_bram_4_i_3_n_0;
  wire memory_reg_bram_4_i_4_n_0;
  wire memory_reg_bram_4_i_5_n_0;
  wire memory_reg_bram_4_i_6_n_0;
  wire memory_reg_bram_4_n_10;
  wire memory_reg_bram_4_n_11;
  wire memory_reg_bram_4_n_12;
  wire memory_reg_bram_4_n_13;
  wire memory_reg_bram_4_n_14;
  wire memory_reg_bram_4_n_15;
  wire memory_reg_bram_4_n_16;
  wire memory_reg_bram_4_n_17;
  wire memory_reg_bram_4_n_18;
  wire memory_reg_bram_4_n_19;
  wire memory_reg_bram_4_n_20;
  wire memory_reg_bram_4_n_21;
  wire memory_reg_bram_4_n_22;
  wire memory_reg_bram_4_n_23;
  wire memory_reg_bram_4_n_24;
  wire memory_reg_bram_4_n_25;
  wire memory_reg_bram_4_n_26;
  wire memory_reg_bram_4_n_27;
  wire memory_reg_bram_4_n_28;
  wire memory_reg_bram_4_n_29;
  wire memory_reg_bram_4_n_30;
  wire memory_reg_bram_4_n_31;
  wire memory_reg_bram_4_n_32;
  wire memory_reg_bram_4_n_33;
  wire memory_reg_bram_4_n_34;
  wire memory_reg_bram_4_n_35;
  wire memory_reg_bram_4_n_36;
  wire memory_reg_bram_4_n_37;
  wire memory_reg_bram_4_n_38;
  wire memory_reg_bram_4_n_39;
  wire memory_reg_bram_4_n_4;
  wire memory_reg_bram_4_n_40;
  wire memory_reg_bram_4_n_41;
  wire memory_reg_bram_4_n_42;
  wire memory_reg_bram_4_n_43;
  wire memory_reg_bram_4_n_44;
  wire memory_reg_bram_4_n_45;
  wire memory_reg_bram_4_n_46;
  wire memory_reg_bram_4_n_47;
  wire memory_reg_bram_4_n_48;
  wire memory_reg_bram_4_n_49;
  wire memory_reg_bram_4_n_5;
  wire memory_reg_bram_4_n_50;
  wire memory_reg_bram_4_n_51;
  wire memory_reg_bram_4_n_52;
  wire memory_reg_bram_4_n_53;
  wire memory_reg_bram_4_n_54;
  wire memory_reg_bram_4_n_55;
  wire memory_reg_bram_4_n_56;
  wire memory_reg_bram_4_n_57;
  wire memory_reg_bram_4_n_58;
  wire memory_reg_bram_4_n_59;
  wire memory_reg_bram_4_n_6;
  wire memory_reg_bram_4_n_60;
  wire memory_reg_bram_4_n_61;
  wire memory_reg_bram_4_n_62;
  wire memory_reg_bram_4_n_63;
  wire memory_reg_bram_4_n_64;
  wire memory_reg_bram_4_n_65;
  wire memory_reg_bram_4_n_66;
  wire memory_reg_bram_4_n_67;
  wire memory_reg_bram_4_n_7;
  wire memory_reg_bram_4_n_8;
  wire memory_reg_bram_4_n_9;
  wire memory_reg_bram_5_0;
  wire memory_reg_bram_5_i_1_n_0;
  wire memory_reg_bram_5_i_3_n_0;
  wire memory_reg_bram_5_i_4_n_0;
  wire memory_reg_bram_5_i_5_n_0;
  wire memory_reg_bram_5_i_6_n_0;
  wire memory_reg_bram_5_n_10;
  wire memory_reg_bram_5_n_11;
  wire memory_reg_bram_5_n_12;
  wire memory_reg_bram_5_n_13;
  wire memory_reg_bram_5_n_14;
  wire memory_reg_bram_5_n_15;
  wire memory_reg_bram_5_n_16;
  wire memory_reg_bram_5_n_17;
  wire memory_reg_bram_5_n_18;
  wire memory_reg_bram_5_n_19;
  wire memory_reg_bram_5_n_20;
  wire memory_reg_bram_5_n_21;
  wire memory_reg_bram_5_n_22;
  wire memory_reg_bram_5_n_23;
  wire memory_reg_bram_5_n_24;
  wire memory_reg_bram_5_n_25;
  wire memory_reg_bram_5_n_26;
  wire memory_reg_bram_5_n_27;
  wire memory_reg_bram_5_n_28;
  wire memory_reg_bram_5_n_29;
  wire memory_reg_bram_5_n_30;
  wire memory_reg_bram_5_n_31;
  wire memory_reg_bram_5_n_32;
  wire memory_reg_bram_5_n_33;
  wire memory_reg_bram_5_n_34;
  wire memory_reg_bram_5_n_35;
  wire memory_reg_bram_5_n_36;
  wire memory_reg_bram_5_n_37;
  wire memory_reg_bram_5_n_38;
  wire memory_reg_bram_5_n_39;
  wire memory_reg_bram_5_n_4;
  wire memory_reg_bram_5_n_40;
  wire memory_reg_bram_5_n_41;
  wire memory_reg_bram_5_n_42;
  wire memory_reg_bram_5_n_43;
  wire memory_reg_bram_5_n_44;
  wire memory_reg_bram_5_n_45;
  wire memory_reg_bram_5_n_46;
  wire memory_reg_bram_5_n_47;
  wire memory_reg_bram_5_n_48;
  wire memory_reg_bram_5_n_49;
  wire memory_reg_bram_5_n_5;
  wire memory_reg_bram_5_n_50;
  wire memory_reg_bram_5_n_51;
  wire memory_reg_bram_5_n_52;
  wire memory_reg_bram_5_n_53;
  wire memory_reg_bram_5_n_54;
  wire memory_reg_bram_5_n_55;
  wire memory_reg_bram_5_n_56;
  wire memory_reg_bram_5_n_57;
  wire memory_reg_bram_5_n_58;
  wire memory_reg_bram_5_n_59;
  wire memory_reg_bram_5_n_6;
  wire memory_reg_bram_5_n_60;
  wire memory_reg_bram_5_n_61;
  wire memory_reg_bram_5_n_62;
  wire memory_reg_bram_5_n_63;
  wire memory_reg_bram_5_n_64;
  wire memory_reg_bram_5_n_65;
  wire memory_reg_bram_5_n_66;
  wire memory_reg_bram_5_n_67;
  wire memory_reg_bram_5_n_7;
  wire memory_reg_bram_5_n_8;
  wire memory_reg_bram_5_n_9;
  wire memory_reg_bram_6_0;
  wire memory_reg_bram_6_i_1_n_0;
  wire memory_reg_bram_6_i_3_n_0;
  wire memory_reg_bram_6_i_4_n_0;
  wire memory_reg_bram_6_i_5_n_0;
  wire memory_reg_bram_6_i_6_n_0;
  wire memory_reg_bram_6_n_10;
  wire memory_reg_bram_6_n_11;
  wire memory_reg_bram_6_n_12;
  wire memory_reg_bram_6_n_13;
  wire memory_reg_bram_6_n_14;
  wire memory_reg_bram_6_n_15;
  wire memory_reg_bram_6_n_16;
  wire memory_reg_bram_6_n_17;
  wire memory_reg_bram_6_n_18;
  wire memory_reg_bram_6_n_19;
  wire memory_reg_bram_6_n_20;
  wire memory_reg_bram_6_n_21;
  wire memory_reg_bram_6_n_22;
  wire memory_reg_bram_6_n_23;
  wire memory_reg_bram_6_n_24;
  wire memory_reg_bram_6_n_25;
  wire memory_reg_bram_6_n_26;
  wire memory_reg_bram_6_n_27;
  wire memory_reg_bram_6_n_28;
  wire memory_reg_bram_6_n_29;
  wire memory_reg_bram_6_n_30;
  wire memory_reg_bram_6_n_31;
  wire memory_reg_bram_6_n_32;
  wire memory_reg_bram_6_n_33;
  wire memory_reg_bram_6_n_34;
  wire memory_reg_bram_6_n_35;
  wire memory_reg_bram_6_n_36;
  wire memory_reg_bram_6_n_37;
  wire memory_reg_bram_6_n_38;
  wire memory_reg_bram_6_n_39;
  wire memory_reg_bram_6_n_4;
  wire memory_reg_bram_6_n_40;
  wire memory_reg_bram_6_n_41;
  wire memory_reg_bram_6_n_42;
  wire memory_reg_bram_6_n_43;
  wire memory_reg_bram_6_n_44;
  wire memory_reg_bram_6_n_45;
  wire memory_reg_bram_6_n_46;
  wire memory_reg_bram_6_n_47;
  wire memory_reg_bram_6_n_48;
  wire memory_reg_bram_6_n_49;
  wire memory_reg_bram_6_n_5;
  wire memory_reg_bram_6_n_50;
  wire memory_reg_bram_6_n_51;
  wire memory_reg_bram_6_n_52;
  wire memory_reg_bram_6_n_53;
  wire memory_reg_bram_6_n_54;
  wire memory_reg_bram_6_n_55;
  wire memory_reg_bram_6_n_56;
  wire memory_reg_bram_6_n_57;
  wire memory_reg_bram_6_n_58;
  wire memory_reg_bram_6_n_59;
  wire memory_reg_bram_6_n_6;
  wire memory_reg_bram_6_n_60;
  wire memory_reg_bram_6_n_61;
  wire memory_reg_bram_6_n_62;
  wire memory_reg_bram_6_n_63;
  wire memory_reg_bram_6_n_64;
  wire memory_reg_bram_6_n_65;
  wire memory_reg_bram_6_n_66;
  wire memory_reg_bram_6_n_67;
  wire memory_reg_bram_6_n_7;
  wire memory_reg_bram_6_n_8;
  wire memory_reg_bram_6_n_9;
  wire memory_reg_bram_7_0;
  wire memory_reg_bram_7_i_1_n_0;
  wire memory_reg_bram_7_i_3_n_0;
  wire memory_reg_bram_7_i_4_n_0;
  wire memory_reg_bram_7_i_5_n_0;
  wire memory_reg_bram_7_i_6_n_0;
  wire memory_reg_bram_7_n_10;
  wire memory_reg_bram_7_n_11;
  wire memory_reg_bram_7_n_12;
  wire memory_reg_bram_7_n_13;
  wire memory_reg_bram_7_n_14;
  wire memory_reg_bram_7_n_15;
  wire memory_reg_bram_7_n_16;
  wire memory_reg_bram_7_n_17;
  wire memory_reg_bram_7_n_18;
  wire memory_reg_bram_7_n_19;
  wire memory_reg_bram_7_n_20;
  wire memory_reg_bram_7_n_21;
  wire memory_reg_bram_7_n_22;
  wire memory_reg_bram_7_n_23;
  wire memory_reg_bram_7_n_24;
  wire memory_reg_bram_7_n_25;
  wire memory_reg_bram_7_n_26;
  wire memory_reg_bram_7_n_27;
  wire memory_reg_bram_7_n_28;
  wire memory_reg_bram_7_n_29;
  wire memory_reg_bram_7_n_30;
  wire memory_reg_bram_7_n_31;
  wire memory_reg_bram_7_n_32;
  wire memory_reg_bram_7_n_33;
  wire memory_reg_bram_7_n_34;
  wire memory_reg_bram_7_n_35;
  wire memory_reg_bram_7_n_36;
  wire memory_reg_bram_7_n_37;
  wire memory_reg_bram_7_n_38;
  wire memory_reg_bram_7_n_39;
  wire memory_reg_bram_7_n_4;
  wire memory_reg_bram_7_n_40;
  wire memory_reg_bram_7_n_41;
  wire memory_reg_bram_7_n_42;
  wire memory_reg_bram_7_n_43;
  wire memory_reg_bram_7_n_44;
  wire memory_reg_bram_7_n_45;
  wire memory_reg_bram_7_n_46;
  wire memory_reg_bram_7_n_47;
  wire memory_reg_bram_7_n_48;
  wire memory_reg_bram_7_n_49;
  wire memory_reg_bram_7_n_5;
  wire memory_reg_bram_7_n_50;
  wire memory_reg_bram_7_n_51;
  wire memory_reg_bram_7_n_52;
  wire memory_reg_bram_7_n_53;
  wire memory_reg_bram_7_n_54;
  wire memory_reg_bram_7_n_55;
  wire memory_reg_bram_7_n_56;
  wire memory_reg_bram_7_n_57;
  wire memory_reg_bram_7_n_58;
  wire memory_reg_bram_7_n_59;
  wire memory_reg_bram_7_n_6;
  wire memory_reg_bram_7_n_60;
  wire memory_reg_bram_7_n_61;
  wire memory_reg_bram_7_n_62;
  wire memory_reg_bram_7_n_63;
  wire memory_reg_bram_7_n_64;
  wire memory_reg_bram_7_n_65;
  wire memory_reg_bram_7_n_66;
  wire memory_reg_bram_7_n_67;
  wire memory_reg_bram_7_n_7;
  wire memory_reg_bram_7_n_8;
  wire memory_reg_bram_7_n_9;
  wire memory_reg_bram_8_0;
  wire memory_reg_bram_8_i_1_n_0;
  wire memory_reg_bram_8_i_3_n_0;
  wire memory_reg_bram_8_i_4_n_0;
  wire memory_reg_bram_8_i_5_n_0;
  wire memory_reg_bram_8_i_6_n_0;
  wire memory_reg_bram_8_n_10;
  wire memory_reg_bram_8_n_11;
  wire memory_reg_bram_8_n_12;
  wire memory_reg_bram_8_n_13;
  wire memory_reg_bram_8_n_14;
  wire memory_reg_bram_8_n_15;
  wire memory_reg_bram_8_n_16;
  wire memory_reg_bram_8_n_17;
  wire memory_reg_bram_8_n_18;
  wire memory_reg_bram_8_n_19;
  wire memory_reg_bram_8_n_20;
  wire memory_reg_bram_8_n_21;
  wire memory_reg_bram_8_n_22;
  wire memory_reg_bram_8_n_23;
  wire memory_reg_bram_8_n_24;
  wire memory_reg_bram_8_n_25;
  wire memory_reg_bram_8_n_26;
  wire memory_reg_bram_8_n_27;
  wire memory_reg_bram_8_n_28;
  wire memory_reg_bram_8_n_29;
  wire memory_reg_bram_8_n_30;
  wire memory_reg_bram_8_n_31;
  wire memory_reg_bram_8_n_32;
  wire memory_reg_bram_8_n_33;
  wire memory_reg_bram_8_n_34;
  wire memory_reg_bram_8_n_35;
  wire memory_reg_bram_8_n_36;
  wire memory_reg_bram_8_n_37;
  wire memory_reg_bram_8_n_38;
  wire memory_reg_bram_8_n_39;
  wire memory_reg_bram_8_n_4;
  wire memory_reg_bram_8_n_40;
  wire memory_reg_bram_8_n_41;
  wire memory_reg_bram_8_n_42;
  wire memory_reg_bram_8_n_43;
  wire memory_reg_bram_8_n_44;
  wire memory_reg_bram_8_n_45;
  wire memory_reg_bram_8_n_46;
  wire memory_reg_bram_8_n_47;
  wire memory_reg_bram_8_n_48;
  wire memory_reg_bram_8_n_49;
  wire memory_reg_bram_8_n_5;
  wire memory_reg_bram_8_n_50;
  wire memory_reg_bram_8_n_51;
  wire memory_reg_bram_8_n_52;
  wire memory_reg_bram_8_n_53;
  wire memory_reg_bram_8_n_54;
  wire memory_reg_bram_8_n_55;
  wire memory_reg_bram_8_n_56;
  wire memory_reg_bram_8_n_57;
  wire memory_reg_bram_8_n_58;
  wire memory_reg_bram_8_n_59;
  wire memory_reg_bram_8_n_6;
  wire memory_reg_bram_8_n_60;
  wire memory_reg_bram_8_n_61;
  wire memory_reg_bram_8_n_62;
  wire memory_reg_bram_8_n_63;
  wire memory_reg_bram_8_n_64;
  wire memory_reg_bram_8_n_65;
  wire memory_reg_bram_8_n_66;
  wire memory_reg_bram_8_n_67;
  wire memory_reg_bram_8_n_7;
  wire memory_reg_bram_8_n_8;
  wire memory_reg_bram_8_n_9;
  wire memory_reg_bram_9_0;
  wire memory_reg_bram_9_i_1_n_0;
  wire memory_reg_bram_9_i_3_n_0;
  wire memory_reg_bram_9_i_4_n_0;
  wire memory_reg_bram_9_i_5_n_0;
  wire memory_reg_bram_9_i_6_n_0;
  wire memory_reg_bram_9_n_10;
  wire memory_reg_bram_9_n_11;
  wire memory_reg_bram_9_n_12;
  wire memory_reg_bram_9_n_13;
  wire memory_reg_bram_9_n_14;
  wire memory_reg_bram_9_n_15;
  wire memory_reg_bram_9_n_16;
  wire memory_reg_bram_9_n_17;
  wire memory_reg_bram_9_n_18;
  wire memory_reg_bram_9_n_19;
  wire memory_reg_bram_9_n_20;
  wire memory_reg_bram_9_n_21;
  wire memory_reg_bram_9_n_22;
  wire memory_reg_bram_9_n_23;
  wire memory_reg_bram_9_n_24;
  wire memory_reg_bram_9_n_25;
  wire memory_reg_bram_9_n_26;
  wire memory_reg_bram_9_n_27;
  wire memory_reg_bram_9_n_28;
  wire memory_reg_bram_9_n_29;
  wire memory_reg_bram_9_n_30;
  wire memory_reg_bram_9_n_31;
  wire memory_reg_bram_9_n_32;
  wire memory_reg_bram_9_n_33;
  wire memory_reg_bram_9_n_34;
  wire memory_reg_bram_9_n_35;
  wire memory_reg_bram_9_n_36;
  wire memory_reg_bram_9_n_37;
  wire memory_reg_bram_9_n_38;
  wire memory_reg_bram_9_n_39;
  wire memory_reg_bram_9_n_4;
  wire memory_reg_bram_9_n_40;
  wire memory_reg_bram_9_n_41;
  wire memory_reg_bram_9_n_42;
  wire memory_reg_bram_9_n_43;
  wire memory_reg_bram_9_n_44;
  wire memory_reg_bram_9_n_45;
  wire memory_reg_bram_9_n_46;
  wire memory_reg_bram_9_n_47;
  wire memory_reg_bram_9_n_48;
  wire memory_reg_bram_9_n_49;
  wire memory_reg_bram_9_n_5;
  wire memory_reg_bram_9_n_50;
  wire memory_reg_bram_9_n_51;
  wire memory_reg_bram_9_n_52;
  wire memory_reg_bram_9_n_53;
  wire memory_reg_bram_9_n_54;
  wire memory_reg_bram_9_n_55;
  wire memory_reg_bram_9_n_56;
  wire memory_reg_bram_9_n_57;
  wire memory_reg_bram_9_n_58;
  wire memory_reg_bram_9_n_59;
  wire memory_reg_bram_9_n_6;
  wire memory_reg_bram_9_n_60;
  wire memory_reg_bram_9_n_61;
  wire memory_reg_bram_9_n_62;
  wire memory_reg_bram_9_n_63;
  wire memory_reg_bram_9_n_64;
  wire memory_reg_bram_9_n_65;
  wire memory_reg_bram_9_n_66;
  wire memory_reg_bram_9_n_67;
  wire memory_reg_bram_9_n_7;
  wire memory_reg_bram_9_n_8;
  wire memory_reg_bram_9_n_9;
  wire memory_reg_mux_sel_a_pos_0_0;
  wire memory_reg_mux_sel_a_pos_0_1;
  wire memory_reg_mux_sel_a_pos_0_10;
  wire memory_reg_mux_sel_a_pos_0_11;
  wire memory_reg_mux_sel_a_pos_0_12;
  wire memory_reg_mux_sel_a_pos_0_13;
  wire memory_reg_mux_sel_a_pos_0_14;
  wire memory_reg_mux_sel_a_pos_0_15;
  wire memory_reg_mux_sel_a_pos_0_16;
  wire memory_reg_mux_sel_a_pos_0_17;
  wire memory_reg_mux_sel_a_pos_0_18;
  wire memory_reg_mux_sel_a_pos_0_19;
  wire memory_reg_mux_sel_a_pos_0_2;
  wire memory_reg_mux_sel_a_pos_0_20;
  wire memory_reg_mux_sel_a_pos_0_21;
  wire memory_reg_mux_sel_a_pos_0_22;
  wire memory_reg_mux_sel_a_pos_0_23;
  wire memory_reg_mux_sel_a_pos_0_24;
  wire memory_reg_mux_sel_a_pos_0_25;
  wire memory_reg_mux_sel_a_pos_0_26;
  wire memory_reg_mux_sel_a_pos_0_27;
  wire memory_reg_mux_sel_a_pos_0_28;
  wire memory_reg_mux_sel_a_pos_0_29;
  wire memory_reg_mux_sel_a_pos_0_3;
  wire memory_reg_mux_sel_a_pos_0_30;
  wire memory_reg_mux_sel_a_pos_0_31;
  wire memory_reg_mux_sel_a_pos_0_4;
  wire memory_reg_mux_sel_a_pos_0_5;
  wire memory_reg_mux_sel_a_pos_0_6;
  wire memory_reg_mux_sel_a_pos_0_7;
  wire memory_reg_mux_sel_a_pos_0_8;
  wire memory_reg_mux_sel_a_pos_0_9;
  wire memory_reg_mux_sel_a_pos_0_n_0;
  wire memory_reg_mux_sel_a_pos_1_n_0;
  wire memory_reg_mux_sel_a_pos_2_n_0;
  wire memory_reg_mux_sel_a_pos_3_n_0;
  wire memory_reg_mux_sel_b_pos_0_0;
  wire [24:0]memory_reg_mux_sel_b_pos_0_1;
  wire memory_reg_mux_sel_b_pos_0_10;
  wire memory_reg_mux_sel_b_pos_0_11;
  wire memory_reg_mux_sel_b_pos_0_12;
  wire [3:0]memory_reg_mux_sel_b_pos_0_13;
  wire [0:0]memory_reg_mux_sel_b_pos_0_14;
  wire [3:0]memory_reg_mux_sel_b_pos_0_15;
  wire [3:0]memory_reg_mux_sel_b_pos_0_16;
  wire [3:0]memory_reg_mux_sel_b_pos_0_17;
  wire [3:0]memory_reg_mux_sel_b_pos_0_18;
  wire [3:0]memory_reg_mux_sel_b_pos_0_19;
  wire memory_reg_mux_sel_b_pos_0_2;
  wire [3:0]memory_reg_mux_sel_b_pos_0_20;
  wire memory_reg_mux_sel_b_pos_0_21;
  wire memory_reg_mux_sel_b_pos_0_3;
  wire memory_reg_mux_sel_b_pos_0_4;
  wire memory_reg_mux_sel_b_pos_0_5;
  wire memory_reg_mux_sel_b_pos_0_6;
  wire memory_reg_mux_sel_b_pos_0_7;
  wire [26:0]memory_reg_mux_sel_b_pos_0_8;
  wire memory_reg_mux_sel_b_pos_0_9;
  wire memory_reg_mux_sel_b_pos_0_n_0;
  wire memory_reg_mux_sel_b_pos_1_n_0;
  wire memory_reg_mux_sel_b_pos_2_n_0;
  wire memory_reg_mux_sel_b_pos_3_0;
  wire memory_reg_mux_sel_b_pos_3_i_5_n_0;
  wire memory_reg_mux_sel_b_pos_3_i_6_n_0;
  wire memory_reg_mux_sel_b_pos_3_i_7_n_0;
  wire memory_reg_mux_sel_b_pos_3_i_8_n_0;
  wire memory_reg_mux_sel_b_pos_3_n_0;
  wire [7:0]p_3_in;
  wire [7:1]p_4_in;
  wire [7:7]p_5_in;
  wire registers_reg_r1_0_31_0_5;
  wire registers_reg_r1_0_31_0_5_i_100_n_0;
  wire registers_reg_r1_0_31_0_5_i_101_n_0;
  wire registers_reg_r1_0_31_0_5_i_102_n_0;
  wire registers_reg_r1_0_31_0_5_i_103_n_0;
  wire registers_reg_r1_0_31_0_5_i_104_n_0;
  wire registers_reg_r1_0_31_0_5_i_105_n_0;
  wire registers_reg_r1_0_31_0_5_i_106_n_0;
  wire registers_reg_r1_0_31_0_5_i_107_n_0;
  wire registers_reg_r1_0_31_0_5_i_108_n_0;
  wire registers_reg_r1_0_31_0_5_i_109_n_0;
  wire registers_reg_r1_0_31_0_5_i_110_n_0;
  wire registers_reg_r1_0_31_0_5_i_111_n_0;
  wire registers_reg_r1_0_31_0_5_i_112_n_0;
  wire registers_reg_r1_0_31_0_5_i_113_n_0;
  wire registers_reg_r1_0_31_0_5_i_114_n_0;
  wire registers_reg_r1_0_31_0_5_i_115_n_0;
  wire registers_reg_r1_0_31_0_5_i_116_n_0;
  wire registers_reg_r1_0_31_0_5_i_117_n_0;
  wire registers_reg_r1_0_31_0_5_i_118_n_0;
  wire registers_reg_r1_0_31_0_5_i_119_n_0;
  wire registers_reg_r1_0_31_0_5_i_120_n_0;
  wire registers_reg_r1_0_31_0_5_i_121_n_0;
  wire registers_reg_r1_0_31_0_5_i_122_n_0;
  wire registers_reg_r1_0_31_0_5_i_123_n_0;
  wire registers_reg_r1_0_31_0_5_i_124_n_0;
  wire registers_reg_r1_0_31_0_5_i_125_n_0;
  wire registers_reg_r1_0_31_0_5_i_126_n_0;
  wire registers_reg_r1_0_31_0_5_i_127_n_0;
  wire registers_reg_r1_0_31_0_5_i_128_n_0;
  wire registers_reg_r1_0_31_0_5_i_129_n_0;
  wire registers_reg_r1_0_31_0_5_i_130_n_0;
  wire registers_reg_r1_0_31_0_5_i_131_n_0;
  wire registers_reg_r1_0_31_0_5_i_132_n_0;
  wire registers_reg_r1_0_31_0_5_i_133_n_0;
  wire registers_reg_r1_0_31_0_5_i_134_n_0;
  wire registers_reg_r1_0_31_0_5_i_135_n_0;
  wire registers_reg_r1_0_31_0_5_i_136_n_0;
  wire registers_reg_r1_0_31_0_5_i_148_n_0;
  wire registers_reg_r1_0_31_0_5_i_149_n_0;
  wire registers_reg_r1_0_31_0_5_i_156_n_0;
  wire registers_reg_r1_0_31_0_5_i_157_n_0;
  wire registers_reg_r1_0_31_0_5_i_164_n_0;
  wire registers_reg_r1_0_31_0_5_i_165_n_0;
  wire registers_reg_r1_0_31_0_5_i_166_n_0;
  wire registers_reg_r1_0_31_0_5_i_167_n_0;
  wire registers_reg_r1_0_31_0_5_i_173_n_0;
  wire registers_reg_r1_0_31_0_5_i_180_n_0;
  wire registers_reg_r1_0_31_0_5_i_181_n_0;
  wire registers_reg_r1_0_31_0_5_i_182_n_0;
  wire registers_reg_r1_0_31_0_5_i_183_n_0;
  wire registers_reg_r1_0_31_0_5_i_184_n_0;
  wire registers_reg_r1_0_31_0_5_i_185_n_0;
  wire registers_reg_r1_0_31_0_5_i_186_n_0;
  wire registers_reg_r1_0_31_0_5_i_187_n_0;
  wire registers_reg_r1_0_31_0_5_i_188_n_0;
  wire registers_reg_r1_0_31_0_5_i_189_n_0;
  wire registers_reg_r1_0_31_0_5_i_190_n_0;
  wire registers_reg_r1_0_31_0_5_i_191_n_0;
  wire registers_reg_r1_0_31_0_5_i_194_n_0;
  wire registers_reg_r1_0_31_0_5_i_195_n_0;
  wire registers_reg_r1_0_31_0_5_i_196_n_0;
  wire registers_reg_r1_0_31_0_5_i_197_n_0;
  wire registers_reg_r1_0_31_0_5_i_198_n_0;
  wire registers_reg_r1_0_31_0_5_i_199_n_0;
  wire registers_reg_r1_0_31_0_5_i_200_n_0;
  wire registers_reg_r1_0_31_0_5_i_201_n_0;
  wire registers_reg_r1_0_31_0_5_i_202_n_0;
  wire registers_reg_r1_0_31_0_5_i_203_n_0;
  wire registers_reg_r1_0_31_0_5_i_204_n_0;
  wire registers_reg_r1_0_31_0_5_i_205_n_0;
  wire registers_reg_r1_0_31_0_5_i_206_n_0;
  wire registers_reg_r1_0_31_0_5_i_207_n_0;
  wire registers_reg_r1_0_31_0_5_i_208_n_0;
  wire registers_reg_r1_0_31_0_5_i_209_n_0;
  wire registers_reg_r1_0_31_0_5_i_20_0;
  wire registers_reg_r1_0_31_0_5_i_20_1;
  wire registers_reg_r1_0_31_0_5_i_20_n_0;
  wire registers_reg_r1_0_31_0_5_i_210_n_0;
  wire registers_reg_r1_0_31_0_5_i_211_n_0;
  wire registers_reg_r1_0_31_0_5_i_212_n_0;
  wire registers_reg_r1_0_31_0_5_i_213_n_0;
  wire registers_reg_r1_0_31_0_5_i_214_n_0;
  wire registers_reg_r1_0_31_0_5_i_215_n_0;
  wire registers_reg_r1_0_31_0_5_i_216_n_0;
  wire registers_reg_r1_0_31_0_5_i_217_n_0;
  wire registers_reg_r1_0_31_0_5_i_218_n_0;
  wire registers_reg_r1_0_31_0_5_i_219_n_0;
  wire registers_reg_r1_0_31_0_5_i_21_n_0;
  wire registers_reg_r1_0_31_0_5_i_220_n_0;
  wire registers_reg_r1_0_31_0_5_i_221_n_0;
  wire registers_reg_r1_0_31_0_5_i_222_n_0;
  wire registers_reg_r1_0_31_0_5_i_223_n_0;
  wire registers_reg_r1_0_31_0_5_i_224_n_0;
  wire registers_reg_r1_0_31_0_5_i_225_n_0;
  wire registers_reg_r1_0_31_0_5_i_226_n_0;
  wire registers_reg_r1_0_31_0_5_i_227_n_0;
  wire registers_reg_r1_0_31_0_5_i_22_0;
  wire registers_reg_r1_0_31_0_5_i_22_1;
  wire registers_reg_r1_0_31_0_5_i_22_n_0;
  wire registers_reg_r1_0_31_0_5_i_230_n_0;
  wire registers_reg_r1_0_31_0_5_i_231_n_0;
  wire registers_reg_r1_0_31_0_5_i_232_n_0;
  wire registers_reg_r1_0_31_0_5_i_233_n_0;
  wire registers_reg_r1_0_31_0_5_i_234_n_0;
  wire registers_reg_r1_0_31_0_5_i_235_n_0;
  wire registers_reg_r1_0_31_0_5_i_236_n_0;
  wire registers_reg_r1_0_31_0_5_i_237_n_0;
  wire registers_reg_r1_0_31_0_5_i_238_n_0;
  wire registers_reg_r1_0_31_0_5_i_239_n_0;
  wire registers_reg_r1_0_31_0_5_i_23_n_0;
  wire registers_reg_r1_0_31_0_5_i_240_n_0;
  wire registers_reg_r1_0_31_0_5_i_241_n_0;
  wire registers_reg_r1_0_31_0_5_i_242_n_0;
  wire registers_reg_r1_0_31_0_5_i_243_n_0;
  wire registers_reg_r1_0_31_0_5_i_244_n_0;
  wire registers_reg_r1_0_31_0_5_i_245_n_0;
  wire registers_reg_r1_0_31_0_5_i_246_n_0;
  wire registers_reg_r1_0_31_0_5_i_247_n_0;
  wire registers_reg_r1_0_31_0_5_i_248_n_0;
  wire registers_reg_r1_0_31_0_5_i_249_n_0;
  wire registers_reg_r1_0_31_0_5_i_24_n_0;
  wire registers_reg_r1_0_31_0_5_i_250_n_0;
  wire registers_reg_r1_0_31_0_5_i_251_n_0;
  wire registers_reg_r1_0_31_0_5_i_252_n_0;
  wire registers_reg_r1_0_31_0_5_i_253_n_0;
  wire registers_reg_r1_0_31_0_5_i_254_n_0;
  wire registers_reg_r1_0_31_0_5_i_255_n_0;
  wire registers_reg_r1_0_31_0_5_i_256_n_0;
  wire registers_reg_r1_0_31_0_5_i_257_n_0;
  wire registers_reg_r1_0_31_0_5_i_258_n_0;
  wire registers_reg_r1_0_31_0_5_i_259_n_0;
  wire registers_reg_r1_0_31_0_5_i_25_0;
  wire registers_reg_r1_0_31_0_5_i_25_1;
  wire registers_reg_r1_0_31_0_5_i_25_n_0;
  wire registers_reg_r1_0_31_0_5_i_260_n_0;
  wire registers_reg_r1_0_31_0_5_i_261_n_0;
  wire registers_reg_r1_0_31_0_5_i_262_n_0;
  wire registers_reg_r1_0_31_0_5_i_263_n_0;
  wire registers_reg_r1_0_31_0_5_i_264_n_0;
  wire registers_reg_r1_0_31_0_5_i_265_n_0;
  wire registers_reg_r1_0_31_0_5_i_266_n_0;
  wire registers_reg_r1_0_31_0_5_i_267_n_0;
  wire registers_reg_r1_0_31_0_5_i_268_n_0;
  wire registers_reg_r1_0_31_0_5_i_269_n_0;
  wire registers_reg_r1_0_31_0_5_i_26_n_0;
  wire registers_reg_r1_0_31_0_5_i_270_n_0;
  wire registers_reg_r1_0_31_0_5_i_271_n_0;
  wire registers_reg_r1_0_31_0_5_i_272_n_0;
  wire registers_reg_r1_0_31_0_5_i_273_n_0;
  wire registers_reg_r1_0_31_0_5_i_274_n_0;
  wire registers_reg_r1_0_31_0_5_i_275_n_0;
  wire registers_reg_r1_0_31_0_5_i_276_n_0;
  wire registers_reg_r1_0_31_0_5_i_277_n_0;
  wire registers_reg_r1_0_31_0_5_i_278_n_0;
  wire registers_reg_r1_0_31_0_5_i_279_n_0;
  wire registers_reg_r1_0_31_0_5_i_27_n_0;
  wire registers_reg_r1_0_31_0_5_i_280_n_0;
  wire registers_reg_r1_0_31_0_5_i_281_n_0;
  wire registers_reg_r1_0_31_0_5_i_282_n_0;
  wire registers_reg_r1_0_31_0_5_i_283_n_0;
  wire registers_reg_r1_0_31_0_5_i_284_n_0;
  wire registers_reg_r1_0_31_0_5_i_285_n_0;
  wire registers_reg_r1_0_31_0_5_i_286_n_0;
  wire registers_reg_r1_0_31_0_5_i_287_n_0;
  wire registers_reg_r1_0_31_0_5_i_288_n_0;
  wire registers_reg_r1_0_31_0_5_i_289_n_0;
  wire registers_reg_r1_0_31_0_5_i_28_n_0;
  wire registers_reg_r1_0_31_0_5_i_290_n_0;
  wire registers_reg_r1_0_31_0_5_i_291_n_0;
  wire registers_reg_r1_0_31_0_5_i_292_n_0;
  wire registers_reg_r1_0_31_0_5_i_293_n_0;
  wire registers_reg_r1_0_31_0_5_i_294_n_0;
  wire registers_reg_r1_0_31_0_5_i_295_n_0;
  wire registers_reg_r1_0_31_0_5_i_296_n_0;
  wire registers_reg_r1_0_31_0_5_i_297_n_0;
  wire registers_reg_r1_0_31_0_5_i_298_n_0;
  wire registers_reg_r1_0_31_0_5_i_299_n_0;
  wire registers_reg_r1_0_31_0_5_i_29_n_0;
  wire registers_reg_r1_0_31_0_5_i_300_n_0;
  wire registers_reg_r1_0_31_0_5_i_301_n_0;
  wire registers_reg_r1_0_31_0_5_i_302_n_0;
  wire registers_reg_r1_0_31_0_5_i_303_n_0;
  wire registers_reg_r1_0_31_0_5_i_304_n_0;
  wire registers_reg_r1_0_31_0_5_i_305_n_0;
  wire registers_reg_r1_0_31_0_5_i_306_n_0;
  wire registers_reg_r1_0_31_0_5_i_307_n_0;
  wire registers_reg_r1_0_31_0_5_i_308_n_0;
  wire registers_reg_r1_0_31_0_5_i_309_n_0;
  wire registers_reg_r1_0_31_0_5_i_30_n_0;
  wire registers_reg_r1_0_31_0_5_i_310_n_0;
  wire registers_reg_r1_0_31_0_5_i_311_n_0;
  wire registers_reg_r1_0_31_0_5_i_312_n_0;
  wire registers_reg_r1_0_31_0_5_i_313_n_0;
  wire registers_reg_r1_0_31_0_5_i_314_n_0;
  wire registers_reg_r1_0_31_0_5_i_315_n_0;
  wire registers_reg_r1_0_31_0_5_i_316_n_0;
  wire registers_reg_r1_0_31_0_5_i_317_n_0;
  wire registers_reg_r1_0_31_0_5_i_318_n_0;
  wire registers_reg_r1_0_31_0_5_i_319_n_0;
  wire registers_reg_r1_0_31_0_5_i_31_0;
  wire registers_reg_r1_0_31_0_5_i_31_1;
  wire registers_reg_r1_0_31_0_5_i_31_n_0;
  wire registers_reg_r1_0_31_0_5_i_320_n_0;
  wire registers_reg_r1_0_31_0_5_i_321_n_0;
  wire registers_reg_r1_0_31_0_5_i_32_n_0;
  wire registers_reg_r1_0_31_0_5_i_34_0;
  wire registers_reg_r1_0_31_0_5_i_34_1;
  wire registers_reg_r1_0_31_0_5_i_34_n_0;
  wire registers_reg_r1_0_31_0_5_i_35_n_0;
  wire registers_reg_r1_0_31_0_5_i_36_n_0;
  wire registers_reg_r1_0_31_0_5_i_37_n_0;
  wire registers_reg_r1_0_31_0_5_i_38_n_0;
  wire registers_reg_r1_0_31_0_5_i_39_n_0;
  wire registers_reg_r1_0_31_0_5_i_40_n_0;
  wire registers_reg_r1_0_31_0_5_i_41_n_0;
  wire registers_reg_r1_0_31_0_5_i_42_n_0;
  wire registers_reg_r1_0_31_0_5_i_43_n_0;
  wire registers_reg_r1_0_31_0_5_i_44_n_0;
  wire registers_reg_r1_0_31_0_5_i_45_n_0;
  wire registers_reg_r1_0_31_0_5_i_46_n_0;
  wire registers_reg_r1_0_31_0_5_i_47_n_0;
  wire registers_reg_r1_0_31_0_5_i_48_n_0;
  wire registers_reg_r1_0_31_0_5_i_49_n_0;
  wire registers_reg_r1_0_31_0_5_i_50_n_0;
  wire registers_reg_r1_0_31_0_5_i_51_n_0;
  wire registers_reg_r1_0_31_0_5_i_52_n_0;
  wire registers_reg_r1_0_31_0_5_i_53_n_0;
  wire registers_reg_r1_0_31_0_5_i_54_n_0;
  wire registers_reg_r1_0_31_0_5_i_55_n_0;
  wire registers_reg_r1_0_31_0_5_i_56_n_0;
  wire registers_reg_r1_0_31_0_5_i_58_n_0;
  wire registers_reg_r1_0_31_0_5_i_5_0;
  wire registers_reg_r1_0_31_0_5_i_60_n_0;
  wire registers_reg_r1_0_31_0_5_i_61_n_0;
  wire registers_reg_r1_0_31_0_5_i_62_n_0;
  wire registers_reg_r1_0_31_0_5_i_67_n_0;
  wire registers_reg_r1_0_31_0_5_i_68_n_0;
  wire registers_reg_r1_0_31_0_5_i_73_n_0;
  wire registers_reg_r1_0_31_0_5_i_77_n_0;
  wire registers_reg_r1_0_31_0_5_i_78_n_0;
  wire registers_reg_r1_0_31_0_5_i_79_n_0;
  wire registers_reg_r1_0_31_0_5_i_7_0;
  wire registers_reg_r1_0_31_0_5_i_80_n_0;
  wire registers_reg_r1_0_31_0_5_i_82_n_0;
  wire registers_reg_r1_0_31_0_5_i_83_n_0;
  wire registers_reg_r1_0_31_0_5_i_84_n_0;
  wire registers_reg_r1_0_31_0_5_i_85_n_0;
  wire registers_reg_r1_0_31_0_5_i_90_n_0;
  wire registers_reg_r1_0_31_0_5_i_91_n_0;
  wire registers_reg_r1_0_31_0_5_i_92_n_0;
  wire registers_reg_r1_0_31_0_5_i_93_n_0;
  wire registers_reg_r1_0_31_0_5_i_94_n_0;
  wire registers_reg_r1_0_31_0_5_i_95_n_0;
  wire registers_reg_r1_0_31_0_5_i_96_n_0;
  wire registers_reg_r1_0_31_0_5_i_97_n_0;
  wire registers_reg_r1_0_31_0_5_i_98_n_0;
  wire registers_reg_r1_0_31_0_5_i_99_n_0;
  wire registers_reg_r1_0_31_12_17_i_10_n_0;
  wire registers_reg_r1_0_31_12_17_i_11_n_0;
  wire registers_reg_r1_0_31_12_17_i_12_n_0;
  wire registers_reg_r1_0_31_12_17_i_13_0;
  wire registers_reg_r1_0_31_12_17_i_13_1;
  wire registers_reg_r1_0_31_12_17_i_13_n_0;
  wire registers_reg_r1_0_31_12_17_i_14_n_0;
  wire registers_reg_r1_0_31_12_17_i_15_0;
  wire registers_reg_r1_0_31_12_17_i_15_n_0;
  wire registers_reg_r1_0_31_12_17_i_16_n_0;
  wire registers_reg_r1_0_31_12_17_i_17_n_0;
  wire registers_reg_r1_0_31_12_17_i_18_0;
  wire registers_reg_r1_0_31_12_17_i_18_n_0;
  wire registers_reg_r1_0_31_12_17_i_19_n_0;
  wire registers_reg_r1_0_31_12_17_i_20_n_0;
  wire registers_reg_r1_0_31_12_17_i_21_0;
  wire registers_reg_r1_0_31_12_17_i_21_n_0;
  wire registers_reg_r1_0_31_12_17_i_22_n_0;
  wire registers_reg_r1_0_31_12_17_i_23_n_0;
  wire registers_reg_r1_0_31_12_17_i_24_n_0;
  wire registers_reg_r1_0_31_12_17_i_25_n_0;
  wire registers_reg_r1_0_31_12_17_i_26_n_0;
  wire registers_reg_r1_0_31_12_17_i_27_n_0;
  wire registers_reg_r1_0_31_12_17_i_28_0;
  wire registers_reg_r1_0_31_12_17_i_28_n_0;
  wire registers_reg_r1_0_31_12_17_i_29_n_0;
  wire registers_reg_r1_0_31_12_17_i_30_0;
  wire registers_reg_r1_0_31_12_17_i_30_n_0;
  wire registers_reg_r1_0_31_12_17_i_31_n_0;
  wire registers_reg_r1_0_31_12_17_i_32_n_0;
  wire registers_reg_r1_0_31_12_17_i_34_n_0;
  wire registers_reg_r1_0_31_12_17_i_35_n_0;
  wire registers_reg_r1_0_31_12_17_i_36_n_0;
  wire registers_reg_r1_0_31_12_17_i_43_n_0;
  wire registers_reg_r1_0_31_12_17_i_44_n_0;
  wire registers_reg_r1_0_31_12_17_i_45_n_0;
  wire registers_reg_r1_0_31_12_17_i_46_n_0;
  wire registers_reg_r1_0_31_12_17_i_47_n_0;
  wire registers_reg_r1_0_31_12_17_i_48_n_0;
  wire registers_reg_r1_0_31_12_17_i_49_n_0;
  wire registers_reg_r1_0_31_12_17_i_50_n_0;
  wire registers_reg_r1_0_31_12_17_i_51_n_0;
  wire registers_reg_r1_0_31_12_17_i_52_n_0;
  wire registers_reg_r1_0_31_12_17_i_53_n_0;
  wire registers_reg_r1_0_31_12_17_i_54_n_0;
  wire registers_reg_r1_0_31_12_17_i_55_n_0;
  wire registers_reg_r1_0_31_12_17_i_56_n_0;
  wire registers_reg_r1_0_31_12_17_i_57_n_0;
  wire registers_reg_r1_0_31_12_17_i_58_n_0;
  wire registers_reg_r1_0_31_12_17_i_59_n_0;
  wire registers_reg_r1_0_31_12_17_i_60_n_0;
  wire registers_reg_r1_0_31_12_17_i_61_n_0;
  wire registers_reg_r1_0_31_12_17_i_7_0;
  wire registers_reg_r1_0_31_12_17_i_7_n_0;
  wire registers_reg_r1_0_31_12_17_i_8_n_0;
  wire registers_reg_r1_0_31_12_17_i_9_0;
  wire registers_reg_r1_0_31_12_17_i_9_n_0;
  wire registers_reg_r1_0_31_18_23_i_10_n_0;
  wire registers_reg_r1_0_31_18_23_i_11_n_0;
  wire registers_reg_r1_0_31_18_23_i_12_n_0;
  wire registers_reg_r1_0_31_18_23_i_13_0;
  wire registers_reg_r1_0_31_18_23_i_13_n_0;
  wire registers_reg_r1_0_31_18_23_i_14_n_0;
  wire registers_reg_r1_0_31_18_23_i_15_n_0;
  wire registers_reg_r1_0_31_18_23_i_16_n_0;
  wire registers_reg_r1_0_31_18_23_i_17_n_0;
  wire registers_reg_r1_0_31_18_23_i_18_n_0;
  wire registers_reg_r1_0_31_18_23_i_19_n_0;
  wire registers_reg_r1_0_31_18_23_i_20_0;
  wire registers_reg_r1_0_31_18_23_i_20_n_0;
  wire registers_reg_r1_0_31_18_23_i_21_n_0;
  wire registers_reg_r1_0_31_18_23_i_22_n_0;
  wire registers_reg_r1_0_31_18_23_i_23_n_0;
  wire registers_reg_r1_0_31_18_23_i_24_n_0;
  wire registers_reg_r1_0_31_18_23_i_7_0;
  wire registers_reg_r1_0_31_18_23_i_7_n_0;
  wire registers_reg_r1_0_31_18_23_i_8_n_0;
  wire registers_reg_r1_0_31_18_23_i_9_n_0;
  wire registers_reg_r1_0_31_24_29_i_10_n_0;
  wire registers_reg_r1_0_31_24_29_i_11_n_0;
  wire registers_reg_r1_0_31_24_29_i_12_n_0;
  wire registers_reg_r1_0_31_24_29_i_13_n_0;
  wire registers_reg_r1_0_31_24_29_i_14_n_0;
  wire registers_reg_r1_0_31_24_29_i_15_n_0;
  wire registers_reg_r1_0_31_24_29_i_16_n_0;
  wire registers_reg_r1_0_31_24_29_i_17_n_0;
  wire registers_reg_r1_0_31_24_29_i_18_n_0;
  wire registers_reg_r1_0_31_24_29_i_19_n_0;
  wire registers_reg_r1_0_31_24_29_i_20_n_0;
  wire registers_reg_r1_0_31_24_29_i_21_n_0;
  wire registers_reg_r1_0_31_24_29_i_22_n_0;
  wire registers_reg_r1_0_31_24_29_i_23_n_0;
  wire registers_reg_r1_0_31_24_29_i_24_n_0;
  wire registers_reg_r1_0_31_24_29_i_7_n_0;
  wire registers_reg_r1_0_31_24_29_i_8_n_0;
  wire registers_reg_r1_0_31_24_29_i_9_n_0;
  wire registers_reg_r1_0_31_30_31__0_i_2_n_0;
  wire registers_reg_r1_0_31_30_31__0_i_3_n_0;
  wire registers_reg_r1_0_31_30_31__0_i_4_n_0;
  wire registers_reg_r1_0_31_30_31__0_i_5_n_0;
  wire registers_reg_r1_0_31_30_31__0_i_6_n_0;
  wire registers_reg_r1_0_31_30_31_i_2_n_0;
  wire registers_reg_r1_0_31_30_31_i_3_n_0;
  wire registers_reg_r1_0_31_30_31_i_4_n_0;
  wire registers_reg_r1_0_31_6_11;
  wire registers_reg_r1_0_31_6_11_0;
  wire registers_reg_r1_0_31_6_11_i_100_n_0;
  wire registers_reg_r1_0_31_6_11_i_101_n_0;
  wire registers_reg_r1_0_31_6_11_i_102_n_0;
  wire registers_reg_r1_0_31_6_11_i_103_n_0;
  wire registers_reg_r1_0_31_6_11_i_104_n_0;
  wire registers_reg_r1_0_31_6_11_i_105_n_0;
  wire registers_reg_r1_0_31_6_11_i_106_n_0;
  wire registers_reg_r1_0_31_6_11_i_107_n_0;
  wire registers_reg_r1_0_31_6_11_i_108_n_0;
  wire registers_reg_r1_0_31_6_11_i_109_n_0;
  wire registers_reg_r1_0_31_6_11_i_10_0;
  wire registers_reg_r1_0_31_6_11_i_10_1;
  wire registers_reg_r1_0_31_6_11_i_10_n_0;
  wire registers_reg_r1_0_31_6_11_i_110_n_0;
  wire registers_reg_r1_0_31_6_11_i_111_n_0;
  wire registers_reg_r1_0_31_6_11_i_112_n_0;
  wire registers_reg_r1_0_31_6_11_i_113_n_0;
  wire registers_reg_r1_0_31_6_11_i_114_n_0;
  wire registers_reg_r1_0_31_6_11_i_115_n_0;
  wire registers_reg_r1_0_31_6_11_i_116_n_0;
  wire registers_reg_r1_0_31_6_11_i_117_n_0;
  wire registers_reg_r1_0_31_6_11_i_118_n_0;
  wire registers_reg_r1_0_31_6_11_i_119_n_0;
  wire registers_reg_r1_0_31_6_11_i_11_n_0;
  wire registers_reg_r1_0_31_6_11_i_120_n_0;
  wire registers_reg_r1_0_31_6_11_i_121_n_0;
  wire registers_reg_r1_0_31_6_11_i_122_n_0;
  wire registers_reg_r1_0_31_6_11_i_123_n_0;
  wire registers_reg_r1_0_31_6_11_i_124_n_0;
  wire registers_reg_r1_0_31_6_11_i_125_n_0;
  wire registers_reg_r1_0_31_6_11_i_126_n_0;
  wire registers_reg_r1_0_31_6_11_i_13_0;
  wire registers_reg_r1_0_31_6_11_i_13_n_0;
  wire registers_reg_r1_0_31_6_11_i_14_n_0;
  wire registers_reg_r1_0_31_6_11_i_15_0;
  wire registers_reg_r1_0_31_6_11_i_15_n_0;
  wire registers_reg_r1_0_31_6_11_i_16_n_0;
  wire registers_reg_r1_0_31_6_11_i_18_0;
  wire registers_reg_r1_0_31_6_11_i_18_n_0;
  wire registers_reg_r1_0_31_6_11_i_19_n_0;
  wire registers_reg_r1_0_31_6_11_i_1_0;
  wire registers_reg_r1_0_31_6_11_i_20_0;
  wire registers_reg_r1_0_31_6_11_i_20_n_0;
  wire registers_reg_r1_0_31_6_11_i_21_n_0;
  wire registers_reg_r1_0_31_6_11_i_22_n_0;
  wire registers_reg_r1_0_31_6_11_i_23_n_0;
  wire registers_reg_r1_0_31_6_11_i_26_n_0;
  wire registers_reg_r1_0_31_6_11_i_28_n_0;
  wire registers_reg_r1_0_31_6_11_i_29_n_0;
  wire registers_reg_r1_0_31_6_11_i_31_n_0;
  wire registers_reg_r1_0_31_6_11_i_32_n_0;
  wire registers_reg_r1_0_31_6_11_i_33_n_0;
  wire registers_reg_r1_0_31_6_11_i_34_n_0;
  wire registers_reg_r1_0_31_6_11_i_35_n_0;
  wire registers_reg_r1_0_31_6_11_i_36_0;
  wire registers_reg_r1_0_31_6_11_i_36_n_0;
  wire registers_reg_r1_0_31_6_11_i_37_n_0;
  wire registers_reg_r1_0_31_6_11_i_38_n_0;
  wire registers_reg_r1_0_31_6_11_i_39_n_0;
  wire registers_reg_r1_0_31_6_11_i_40_n_0;
  wire registers_reg_r1_0_31_6_11_i_41_n_0;
  wire registers_reg_r1_0_31_6_11_i_42_n_0;
  wire registers_reg_r1_0_31_6_11_i_43_n_0;
  wire registers_reg_r1_0_31_6_11_i_44_n_0;
  wire registers_reg_r1_0_31_6_11_i_45_n_0;
  wire registers_reg_r1_0_31_6_11_i_46_n_0;
  wire registers_reg_r1_0_31_6_11_i_47_n_0;
  wire registers_reg_r1_0_31_6_11_i_48_n_0;
  wire registers_reg_r1_0_31_6_11_i_49_n_0;
  wire registers_reg_r1_0_31_6_11_i_50_n_0;
  wire registers_reg_r1_0_31_6_11_i_51_0;
  wire registers_reg_r1_0_31_6_11_i_51_n_0;
  wire registers_reg_r1_0_31_6_11_i_52_n_0;
  wire registers_reg_r1_0_31_6_11_i_53_n_0;
  wire registers_reg_r1_0_31_6_11_i_54_n_0;
  wire registers_reg_r1_0_31_6_11_i_61_n_0;
  wire registers_reg_r1_0_31_6_11_i_62_n_0;
  wire registers_reg_r1_0_31_6_11_i_68_n_0;
  wire registers_reg_r1_0_31_6_11_i_69_n_0;
  wire registers_reg_r1_0_31_6_11_i_70_n_0;
  wire registers_reg_r1_0_31_6_11_i_73_n_0;
  wire registers_reg_r1_0_31_6_11_i_74_n_0;
  wire registers_reg_r1_0_31_6_11_i_75_n_0;
  wire registers_reg_r1_0_31_6_11_i_76_n_0;
  wire registers_reg_r1_0_31_6_11_i_77_n_0;
  wire registers_reg_r1_0_31_6_11_i_78_n_0;
  wire registers_reg_r1_0_31_6_11_i_79_n_0;
  wire registers_reg_r1_0_31_6_11_i_7_0;
  wire registers_reg_r1_0_31_6_11_i_7_1;
  wire registers_reg_r1_0_31_6_11_i_7_n_0;
  wire registers_reg_r1_0_31_6_11_i_80_n_0;
  wire registers_reg_r1_0_31_6_11_i_81_n_0;
  wire registers_reg_r1_0_31_6_11_i_82_n_0;
  wire registers_reg_r1_0_31_6_11_i_83_n_0;
  wire registers_reg_r1_0_31_6_11_i_84_n_0;
  wire registers_reg_r1_0_31_6_11_i_87_n_0;
  wire registers_reg_r1_0_31_6_11_i_88_n_0;
  wire registers_reg_r1_0_31_6_11_i_89_n_0;
  wire registers_reg_r1_0_31_6_11_i_8_n_0;
  wire registers_reg_r1_0_31_6_11_i_90_n_0;
  wire registers_reg_r1_0_31_6_11_i_91_n_0;
  wire registers_reg_r1_0_31_6_11_i_92_n_0;
  wire registers_reg_r1_0_31_6_11_i_93_n_0;
  wire registers_reg_r1_0_31_6_11_i_94_n_0;
  wire registers_reg_r1_0_31_6_11_i_95_n_0;
  wire registers_reg_r1_0_31_6_11_i_96_n_0;
  wire registers_reg_r1_0_31_6_11_i_97_n_0;
  wire registers_reg_r1_0_31_6_11_i_98_n_0;
  wire registers_reg_r1_0_31_6_11_i_99_n_0;
  wire registers_reg_r1_0_31_6_11_i_9_n_0;
  wire registers_reg_r2_0_31_0_5_i_10_n_0;
  wire registers_reg_r2_0_31_0_5_i_11_n_0;
  wire registers_reg_r2_0_31_0_5_i_12_n_0;
  wire registers_reg_r2_0_31_0_5_i_13_n_0;
  wire registers_reg_r2_0_31_0_5_i_14_n_0;
  wire registers_reg_r2_0_31_0_5_i_15_n_0;
  wire registers_reg_r2_0_31_0_5_i_16_n_0;
  wire registers_reg_r2_0_31_0_5_i_17_n_0;
  wire registers_reg_r2_0_31_0_5_i_18_n_0;
  wire registers_reg_r2_0_31_0_5_i_19_n_0;
  wire registers_reg_r2_0_31_0_5_i_20_n_0;
  wire registers_reg_r2_0_31_0_5_i_21_n_0;
  wire registers_reg_r2_0_31_0_5_i_22_n_0;
  wire registers_reg_r2_0_31_0_5_i_23_n_0;
  wire registers_reg_r2_0_31_0_5_i_24_n_0;
  wire registers_reg_r2_0_31_0_5_i_25_n_0;
  wire registers_reg_r2_0_31_0_5_i_26_n_0;
  wire registers_reg_r2_0_31_0_5_i_27_n_0;
  wire registers_reg_r2_0_31_0_5_i_28_n_0;
  wire registers_reg_r2_0_31_0_5_i_29_n_0;
  wire registers_reg_r2_0_31_0_5_i_6_n_0;
  wire registers_reg_r2_0_31_0_5_i_7_n_0;
  wire registers_reg_r2_0_31_0_5_i_8_n_0;
  wire registers_reg_r2_0_31_0_5_i_9_n_0;
  wire result0_carry__0_i_10_n_0;
  wire result0_carry__0_i_9_n_0;
  wire result0_carry__1_i_10_n_0;
  wire [3:0]result0_carry__1_i_9_0;
  wire result0_carry__1_i_9_n_0;
  wire result0_carry__2_i_10_n_0;
  wire result0_carry__2_i_11_n_0;
  wire result0_carry__2_i_18_n_0;
  wire result0_carry__2_i_19_n_0;
  wire result0_carry__2_i_20_n_0;
  wire result0_carry__2_i_21_n_0;
  wire result0_carry__2_i_22_n_0;
  wire result0_carry__2_i_23_n_0;
  wire result0_carry__2_i_24_n_0;
  wire result0_carry__2_i_25_n_0;
  wire result0_carry__2_i_26_n_0;
  wire result0_carry__2_i_27_n_0;
  wire result0_carry__2_i_28_n_0;
  wire result0_carry__2_i_29_n_0;
  wire [2:0]result0_carry__2_i_9_0;
  wire result0_carry__2_i_9_n_0;
  wire result0_carry__3_i_10_n_0;
  wire result0_carry__3_i_11_n_0;
  wire result0_carry__3_i_12_n_0;
  wire [3:0]result0_carry__3_i_9_0;
  wire result0_carry__3_i_9_n_0;
  wire result0_carry__4_i_10_n_0;
  wire result0_carry__4_i_11_n_0;
  wire result0_carry__4_i_12_n_0;
  wire [3:0]result0_carry__4_i_9_0;
  wire result0_carry__4_i_9_n_0;
  wire result0_carry__5_i_10_n_0;
  wire result0_carry__5_i_11_n_0;
  wire [2:0]result0_carry__5_i_9_0;
  wire result0_carry__5_i_9_n_0;
  wire [0:0]result0_carry__6_i_8_0;
  wire result0_carry__6_i_8_n_0;
  wire [3:0]result0_carry__6_i_9_0;
  wire result0_carry__6_i_9_n_0;
  wire result0_carry_i_10_n_0;
  wire result0_carry_i_11_n_0;
  wire result0_carry_i_12_n_0;
  wire result0_carry_i_9_n_0;
  wire [10:4]srcA;
  wire [30:0]srcB;
  wire [31:0]wd;
  wire NLW_memory_reg_bram_0_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_0_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_0_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_1_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_1_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_1_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_10_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_10_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_11_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_11_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_11_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_12_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_12_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_12_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_13_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_13_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_13_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_14_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_14_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_14_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_15_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_15_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_15_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_2_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_2_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_2_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_3_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_3_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_3_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_4_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_4_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_4_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_5_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_5_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_5_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_6_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_6_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_6_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_7_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_7_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_7_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_8_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_8_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_8_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_9_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_9_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_9_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000035450045)) 
    \FSM_sequential_PS[0]_i_2 
       (.I0(IR[3]),
        .I1(IR[4]),
        .I2(IR[2]),
        .I3(IR[6]),
        .I4(IR[5]),
        .I5(\FSM_sequential_PS_reg[0] ),
        .O(memory_reg_mux_sel_b_pos_0_11));
  LUT6 #(
    .INIT(64'hFF51FF510050FF50)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[0]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[0]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[0]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[0]_inst_i_5_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[0]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[0]));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_10 
       (.I0(result0_carry_i_12_n_0),
        .I1(result0_carry__3_i_12_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(srcA[8]),
        .I4(\alu/p_0_in [4]),
        .I5(memory_reg_mux_sel_b_pos_0_8[20]),
        .O(\IOBUS_ADDR_OBUF[0]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[0]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[0]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(result0_carry_i_12_n_0),
        .I2(srcB[0]),
        .O(\IOBUS_ADDR_OBUF[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F444)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[0]_inst_i_8_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(data0[0]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(\IOBUS_ADDR_OBUF[0]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15105555)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(data1[0]),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(result0_carry_i_12_n_0),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[0]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8A80)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_9_n_0 ),
        .I2(srcB[0]),
        .I3(\IOBUS_ADDR_OBUF[0]_inst_i_9_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[0]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C0AFCFAFC0)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_7 
       (.I0(CO),
        .I1(\IOBUS_ADDR_OBUF[0]_inst_i_2_0 ),
        .I2(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(srcB[0]),
        .I5(result0_carry_i_12_n_0),
        .O(\IOBUS_ADDR_OBUF[0]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_8 
       (.I0(srcB[1]),
        .I1(result0_carry_i_12_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[0]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h303F5F5F303F5050)) 
    \IOBUS_ADDR_OBUF[0]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[2]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[4]_inst_i_13_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[4]_inst_i_14_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[0]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[0]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEEEF)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[10]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[10]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_19_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_15_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_10_n_0 ));
  MUXF8 \IOBUS_ADDR_OBUF[10]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_20_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[10]_inst_i_21_n_0 ),
        .O(IR[2]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hFF008B8BFF00FFFF)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_14_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_15_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[12]_inst_i_12_n_0 ),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_13 
       (.I0(data1[10]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcA[10]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h30A03FA0)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_14 
       (.I0(memory_reg_mux_sel_b_pos_0_8[26]),
        .I1(result0_carry__2_i_10_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(result0_carry__4_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h55CCF0FF)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_15 
       (.I0(srcA[10]),
        .I1(result0_carry__5_i_10_n_0),
        .I2(result0_carry__3_i_10_n_0),
        .I3(\alu/p_0_in [4]),
        .I4(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8FBF8FBFFFFF0000)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_16 
       (.I0(result0_carry__3_i_12_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(\alu/p_0_in [4]),
        .I3(memory_reg_mux_sel_b_pos_0_8[20]),
        .I4(\IOBUS_ADDR_OBUF[8]_inst_i_10_n_0 ),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h44FC77FCFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_17 
       (.I0(srcA[4]),
        .I1(srcB[2]),
        .I2(result0_carry_i_12_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(srcA[8]),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8BFF8BCCFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_18 
       (.I0(result0_carry__0_i_9_n_0),
        .I1(srcB[2]),
        .I2(srcA[10]),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry_i_10_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h8FFFBFFF)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_19 
       (.I0(result0_carry_i_9_n_0),
        .I1(srcB[2]),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(srcA[7]),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hC000C000C440C000)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_2 
       (.I0(result0_carry_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(srcB[10]),
        .I4(RF_RS10[10]),
        .I5(memory_reg_mux_sel_b_pos_0_10),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_2_n_0 ));
  MUXF7 \IOBUS_ADDR_OBUF[10]_inst_i_20 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_22_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[10]_inst_i_23_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_20_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IOBUS_ADDR_OBUF[10]_inst_i_21 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_24_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[10]_inst_i_25_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_21_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_22 
       (.I0(memory_reg_bram_3_n_65),
        .I1(memory_reg_bram_2_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_65),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_23 
       (.I0(memory_reg_bram_7_n_65),
        .I1(memory_reg_bram_6_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_65),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_24 
       (.I0(memory_reg_bram_11_n_65),
        .I1(memory_reg_bram_10_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_65),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_25 
       (.I0(memory_reg_bram_15_n_65),
        .I1(memory_reg_bram_14_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_65),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0B0B000B)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[11]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0333023200300232)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[10]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_5 
       (.I0(memory_reg_mux_sel_b_pos_0_1[6]),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .I2(IR[2]),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D5DFF5D)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_12_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[11]_inst_i_11_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF007474)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_14_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_15_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[10]_inst_i_16_n_0 ),
        .I4(srcB[1]),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hC0C084C0FFFFFFFF)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_8 
       (.I0(result0_carry_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[10]),
        .I3(RF_RS10[10]),
        .I4(memory_reg_mux_sel_b_pos_0_10),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[10]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_17_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_18_n_0 ),
        .O(\IOBUS_ADDR_OBUF[10]_inst_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF0EEFFEE)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[11]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[11]_inst_i_5_n_0 ),
        .O(IOBUS_ADDR_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[14]_inst_i_13_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[12]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF007474FF00FFFF)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_12_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[13]_inst_i_13_n_0 ),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hC0CFAFAF)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_12 
       (.I0(result0_carry__4_i_9_n_0),
        .I1(result0_carry__2_i_9_n_0),
        .I2(\alu/p_0_in [4]),
        .I3(i__carry__6_i_6_n_0),
        .I4(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h55330F00)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_13 
       (.I0(result0_carry__1_i_9_n_0),
        .I1(result0_carry__5_i_9_n_0),
        .I2(result0_carry__3_i_9_n_0),
        .I3(\alu/p_0_in [4]),
        .I4(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFFFFF0000)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_14 
       (.I0(result0_carry__3_i_11_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__5_i_11_n_0),
        .I3(\alu/p_0_in [4]),
        .I4(\IOBUS_ADDR_OBUF[13]_inst_i_14_n_0 ),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBFC88FCFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_15 
       (.I0(result0_carry__0_i_10_n_0),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__1_i_10_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h77FC44FCFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_16 
       (.I0(srcA[7]),
        .I1(srcB[2]),
        .I2(result0_carry_i_9_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__1_i_9_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABA00B0)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_6_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[11]_inst_i_7_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[11]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[11]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h088A)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__1_i_9_n_0),
        .I3(\alu/p_0_in [11]),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(result0_carry__1_i_9_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[11]),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4F44FFFF)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFF4F4F4F4F4F)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[12]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\alu/p_0_in [11]),
        .I4(result0_carry__1_i_9_n_0),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF008B8B)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_12_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[11]_inst_i_14_n_0 ),
        .I4(srcB[1]),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_15_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_16_n_0 ),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IOBUS_ADDR_OBUF[11]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(data0[11]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[11]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .O(IOBUS_ADDR_OBUF[12]));
  LUT6 #(
    .INIT(64'hA0AFA0AF3F3F3030)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_14_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[10]_inst_i_14_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[16]_inst_i_13_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[8]_inst_i_10_n_0 ),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[12]),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hC8F8)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[12]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_14_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I3(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h08C8FFFF)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_13 
       (.I0(memory_reg_mux_sel_b_pos_0_8[20]),
        .I1(\alu/p_0_in [4]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__3_i_12_n_0),
        .I4(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEEEAEBBAEAAAE)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_14 
       (.I0(srcB[2]),
        .I1(\alu/p_0_in [4]),
        .I2(result0_carry__4_i_12_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(memory_reg_mux_sel_b_pos_0_8[24]),
        .I5(memory_reg_mux_sel_b_pos_0_8[8]),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFD0FFD0D0)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[12]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[12]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[12]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[12]_inst_i_7_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[12]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[12]_inst_i_9_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[12]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[11]_inst_i_8_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[12]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[13]_inst_i_11_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04455555)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(\alu/p_0_in [12]),
        .I2(memory_reg_mux_sel_b_pos_0_8[8]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_6 
       (.I0(data1[12]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(memory_reg_mux_sel_b_pos_0_8[8]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[13]_inst_i_13_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[15]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[14]_inst_i_13_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[12]_inst_i_12_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[12]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_8[8]),
        .I2(\alu/p_0_in [12]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[12]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .O(IOBUS_ADDR_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h28FF)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(result0_carry__2_i_11_n_0),
        .I2(\alu/p_0_in [13]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_18_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_13_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[19]_inst_i_15_n_0 ),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[13]),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hC8F8)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_13 
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_15_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[13]_inst_i_16_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I3(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_14 
       (.I0(result0_carry__2_i_11_n_0),
        .I1(result0_carry__6_i_8_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__4_i_11_n_0),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h555DDD5D)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_15 
       (.I0(srcB[2]),
        .I1(\alu/p_0_in [4]),
        .I2(result0_carry__5_i_11_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__3_i_11_n_0),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEBBAEEEAEFFAE)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_16 
       (.I0(srcB[2]),
        .I1(\alu/p_0_in [4]),
        .I2(result0_carry__4_i_11_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__6_i_8_n_0),
        .I5(result0_carry__2_i_11_n_0),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFD0FFD0D0)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[13]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[13]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[13]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[13]_inst_i_7_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[13]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[13]_inst_i_10_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[14]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[13]_inst_i_11_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[13]_inst_i_12_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[14]_inst_i_12_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40545555)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(\alu/p_0_in [13]),
        .I2(result0_carry__2_i_11_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_6 
       (.I0(data1[13]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__2_i_11_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0202028A)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[14]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[14]_inst_i_14_n_0 ),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[15]_inst_i_9_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[13]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \IOBUS_ADDR_OBUF[13]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[11]_inst_i_12_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[17]_inst_i_13_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[13]_inst_i_14_n_0 ),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[13]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .O(IOBUS_ADDR_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h28FF)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(result0_carry__2_i_10_n_0),
        .I2(\alu/p_0_in [14]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[14]),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_16_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[16]_inst_i_14_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[20]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hB8B8BBB8)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_13 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_18_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_14_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I4(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4777444447444444)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_14 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_18_n_0 ),
        .I1(srcB[2]),
        .I2(result0_carry__3_i_12_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .I5(memory_reg_mux_sel_b_pos_0_8[20]),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hD0FFD0FFD0FFD0D0)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[14]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[14]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[14]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[14]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[14]_inst_i_7_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[14]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[14]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[14]_inst_i_10_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[15]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[15]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[14]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[14]_inst_i_12_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40545555)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(\alu/p_0_in [14]),
        .I2(result0_carry__2_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_6 
       (.I0(data1[14]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__2_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0202028A)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[14]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[14]_inst_i_14_n_0 ),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[17]_inst_i_11_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_9_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FFAA33AA33)) 
    \IOBUS_ADDR_OBUF[14]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_14_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[10]_inst_i_14_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[19]_inst_i_18_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[16]_inst_i_13_n_0 ),
        .I5(srcB[1]),
        .O(\IOBUS_ADDR_OBUF[14]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .O(IOBUS_ADDR_OBUF[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[15]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[19]_inst_i_15_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[17]_inst_i_12_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[21]_inst_i_15_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h28FF)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(result0_carry__2_i_9_n_0),
        .I2(\alu/p_0_in [15]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_17_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[17]_inst_i_13_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[11]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h2EFF)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_13 
       (.I0(result0_carry_i_12_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(srcA[8]),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h15FF15FF15FF1515)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[15]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[15]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[15]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[15]_inst_i_7_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[15]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_3 
       (.I0(data1[15]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__2_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[15]_inst_i_9_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[17]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[16]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFABAAAA)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(\alu/p_0_in [15]),
        .I2(result0_carry__2_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0333023200300232)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[16]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[15]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[15]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAABFAAAAAABFAABF)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[16]_inst_i_9_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[15]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[15]_inst_i_12_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hC4F4F7F7)) 
    \IOBUS_ADDR_OBUF[15]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I3(\alu/p_0_in [3]),
        .I4(\IOBUS_ADDR_OBUF[11]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[15]_inst_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[16]_inst_i_2_n_0 ),
        .O(IOBUS_ADDR_OBUF[16]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[16]),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[16]_inst_i_14_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[20]_inst_i_11_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[18]_inst_i_12_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[21]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[16]),
        .I2(result0_carry__3_i_12_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7040)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_13 
       (.I0(result0_carry__3_i_12_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(\alu/p_0_in [4]),
        .I3(memory_reg_mux_sel_b_pos_0_8[20]),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB00FBFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_14 
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[1]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__1_i_10_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h54545454FF54FFFF)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[16]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[16]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[16]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[16]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[16]_inst_i_7_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[16]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_3 
       (.I0(data1[16]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__3_i_12_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[16]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_14_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[17]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[16]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[16]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[17]_inst_i_8_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[16]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[16]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[17]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__3_i_12_n_0),
        .I2(srcB[16]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3F3F505F3030)) 
    \IOBUS_ADDR_OBUF[16]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[18]_inst_i_14_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[19]_inst_i_18_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[16]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[16]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAE00AE00AE00AEAE)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[17]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[17]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[17]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[17]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[17]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[17]_inst_i_7_n_0 ),
        .O(IOBUS_ADDR_OBUF[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_16_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_17_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[17]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[17]_inst_i_13_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_17_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEF00FFFFFFFF)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_12 
       (.I0(result0_carry_i_11_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(RF_RS10[10]),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry_i_10_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hB8FF)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_13 
       (.I0(result0_carry__3_i_11_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__5_i_11_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__3_i_11_n_0),
        .I2(srcB[17]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCFDCDFFCFFDCD)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[17]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[17]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[18]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[17]_inst_i_9_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[17]_inst_i_10_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_5 
       (.I0(data1[17]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__3_i_11_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[18]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_14_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[17]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[17]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_15_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[19]_inst_i_15_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[23]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[17]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[17]),
        .I2(result0_carry__3_i_11_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[17]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AEAEFFFFAEAE)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[18]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[18]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[18]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[18]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[18]));
  LUT6 #(
    .INIT(64'h8F80AFAF8F80A0A0)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_15_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_19_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[18]_inst_i_16_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[18]_inst_i_17_n_0 ),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8F80AFAF8F80A0A0)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[20]_inst_i_14_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[20]_inst_i_15_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[22]_inst_i_13_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[18]_inst_i_18_n_0 ),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_12 
       (.I0(result0_carry_i_9_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__1_i_9_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hD1FF)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_13 
       (.I0(memory_reg_mux_sel_b_pos_0_8[26]),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__4_i_10_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hB8FF)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_14 
       (.I0(result0_carry__3_i_10_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__5_i_10_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF303FAAAA)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_15 
       (.I0(i__carry__6_i_6_n_0),
        .I1(result0_carry__4_i_11_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__6_i_8_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h5CCC)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_16 
       (.I0(result0_carry__4_i_9_n_0),
        .I1(i__carry__6_i_6_n_0),
        .I2(\alu/p_0_in [4]),
        .I3(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h222EEE2E)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_17 
       (.I0(i__carry__6_i_6_n_0),
        .I1(\alu/p_0_in [4]),
        .I2(result0_carry__5_i_9_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__3_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h44F077F0)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_18 
       (.I0(result0_carry__3_i_10_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(i__carry__6_i_6_n_0),
        .I3(\alu/p_0_in [4]),
        .I4(result0_carry__5_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h80A8)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[18]),
        .I3(result0_carry__3_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDCDFCCCFDCDFFCF)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[18]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[19]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[19]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[18]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[18]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(result0_carry__3_i_10_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[18]),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[18]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_8_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[20]_inst_i_11_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[18]),
        .I2(result0_carry__3_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \IOBUS_ADDR_OBUF[18]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[20]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[18]_inst_i_13_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[18]_inst_i_14_n_0 ),
        .O(\IOBUS_ADDR_OBUF[18]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAE00AE00AE00AEAE)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[19]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[19]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[19]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[19]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[19]_inst_i_7_n_0 ),
        .O(IOBUS_ADDR_OBUF[19]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[19]),
        .I2(result0_carry__3_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCCCCC55DD55DD)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_18_n_0 ),
        .I1(i__carry__6_i_6_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_8[20]),
        .I3(\alu/p_0_in [4]),
        .I4(\alu/p_0_in [3]),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2AEAFFFF2AEA0000)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_12 
       (.I0(i__carry__6_i_6_n_0),
        .I1(\alu/p_0_in [4]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__5_i_10_n_0),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[22]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0CFCCCCC5555DDDD)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_13 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_17_n_0 ),
        .I1(i__carry__6_i_6_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__5_i_11_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h70FF40007FFF4F0F)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_14 
       (.I0(result0_carry__4_i_9_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(srcB[2]),
        .I3(\alu/p_0_in [4]),
        .I4(i__carry__6_i_6_n_0),
        .I5(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFFFBFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_15 
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[4]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(\alu/p_0_in [3]),
        .I4(memory_reg_mux_sel_b_pos_0_8[8]),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hD1FF)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_16 
       (.I0(i__carry__6_i_6_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__4_i_9_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hB8FF)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_17 
       (.I0(result0_carry__3_i_9_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__5_i_9_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8FBF)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_18 
       (.I0(result0_carry__4_i_12_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(\alu/p_0_in [4]),
        .I3(memory_reg_mux_sel_b_pos_0_8[24]),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__3_i_9_n_0),
        .I2(srcB[19]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDCDFCCCFDCDFFCF)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_8_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[19]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[20]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[19]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[19]_inst_i_10_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[20]_inst_i_8_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_5 
       (.I0(data1[19]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__3_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[19]_inst_i_11_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[19]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_13_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[19]_inst_i_14_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[19]_inst_i_15_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[23]_inst_i_11_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_15_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[25]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \IOBUS_ADDR_OBUF[19]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_16_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[19]_inst_i_16_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ),
        .O(\IOBUS_ADDR_OBUF[19]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAFB0000AAFBAAFB)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_7_n_0 ),
        .O(IOBUS_ADDR_OBUF[1]));
  LUT6 #(
    .INIT(64'hC084C0C0FFFFFFFF)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_10 
       (.I0(result0_carry_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[1]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .I4(RF_RS10[1]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_15_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_16_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[0]_inst_i_8_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0FF55CC55CC)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_12 
       (.I0(result0_carry__2_i_9_n_0),
        .I1(i__carry__6_i_6_n_0),
        .I2(srcA[7]),
        .I3(\alu/p_0_in [4]),
        .I4(result0_carry__4_i_9_n_0),
        .I5(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_13 
       (.I0(result0_carry__1_i_9_n_0),
        .I1(result0_carry__5_i_9_n_0),
        .I2(result0_carry__3_i_9_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .I5(result0_carry_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_14 
       (.I0(result0_carry__1_i_10_n_0),
        .I1(result0_carry__5_i_11_n_0),
        .I2(result0_carry__3_i_11_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_15 
       (.I0(srcB[1]),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_16 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[1]),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_2 
       (.I0(data1[1]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FD5DA808)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_1[13]),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I3(IOBUS_OUT_OBUF[0]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_12_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .I1(srcB[2]),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[2]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF07000707)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_10_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[2]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_8 
       (.I0(result0_carry_i_11_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(RF_RS10[1]),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[1]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_13_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[5]_inst_i_11_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_14_n_0 ),
        .O(\IOBUS_ADDR_OBUF[1]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AEAEFFFFAEAE)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[20]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[20]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[20]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[20]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[20]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[20]));
  LUT6 #(
    .INIT(64'hAFA0A0A0CFC0CFC0)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[20]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[22]_inst_i_13_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[20]_inst_i_14_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[20]_inst_i_15_n_0 ),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_11 
       (.I0(result0_carry__0_i_10_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__2_i_11_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h74CCFFFF74FFFFFF)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_12 
       (.I0(memory_reg_mux_sel_b_pos_0_8[20]),
        .I1(srcB[2]),
        .I2(result0_carry__4_i_12_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .I5(memory_reg_mux_sel_b_pos_0_8[24]),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h2AEA)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_13 
       (.I0(i__carry__6_i_6_n_0),
        .I1(\alu/p_0_in [4]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__5_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3FAA30AA)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_14 
       (.I0(i__carry__6_i_6_n_0),
        .I1(result0_carry__4_i_12_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(memory_reg_mux_sel_b_pos_0_8[24]),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hCAAA)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_15 
       (.I0(i__carry__6_i_6_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_8[20]),
        .I2(\alu/p_0_in [4]),
        .I3(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h80A8)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[20]),
        .I3(result0_carry__4_i_12_n_0),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCFDCDFFCFFDCD)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[20]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[20]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[20]_inst_i_8_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[20]_inst_i_9_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[21]_inst_i_11_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(result0_carry__4_i_12_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[20]),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[20]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[20]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_8_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[21]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[22]_inst_i_10_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[20]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[20]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[20]),
        .I2(result0_carry__4_i_12_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[20]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[21]_inst_i_5_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[21]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[21]));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_10 
       (.I0(result0_carry__3_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__1_i_10_n_0),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[23]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_16_n_0 ),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[21]),
        .I2(result0_carry__4_i_11_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BB8BBB8B)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_13 
       (.I0(\IOBUS_ADDR_OBUF[23]_inst_i_13_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_17_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[21]_inst_i_19_n_0 ),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_14 
       (.I0(data1[21]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__4_i_11_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hB8FF)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_15 
       (.I0(result0_carry__2_i_10_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__0_i_9_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8CCFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_16 
       (.I0(result0_carry__5_i_11_n_0),
        .I1(srcB[2]),
        .I2(result0_carry__4_i_11_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__6_i_8_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hB8FF)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_17 
       (.I0(result0_carry__4_i_11_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__6_i_8_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_18 
       (.I0(i__carry__6_i_6_n_0),
        .I1(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h2EAA)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_19 
       (.I0(i__carry__6_i_6_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__5_i_11_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__4_i_11_n_0),
        .I2(srcB[21]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(data0[21]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_8_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_9_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_11_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_12_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[22]_inst_i_8_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[22]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[21]_inst_i_14_n_0 ),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_15_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[25]_inst_i_11_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[23]_inst_i_11_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8FBF)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_8 
       (.I0(result0_carry__2_i_9_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(\alu/p_0_in [4]),
        .I3(srcA[7]),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \IOBUS_ADDR_OBUF[21]_inst_i_9 
       (.I0(result0_carry__3_i_9_n_0),
        .I1(result0_carry_i_9_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__1_i_9_n_0),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[21]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AEAEFFFFAEAE)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[22]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[22]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[22]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[22]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[22]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[22]));
  LUT6 #(
    .INIT(64'hBBCF88CFFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_10 
       (.I0(result0_carry__5_i_10_n_0),
        .I1(srcB[2]),
        .I2(memory_reg_mux_sel_b_pos_0_8[26]),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__4_i_10_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBB88F0F0F0F0F0F0)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_11 
       (.I0(memory_reg_mux_sel_b_pos_0_8[24]),
        .I1(srcB[2]),
        .I2(i__carry__6_i_6_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_8[20]),
        .I4(\alu/p_0_in [4]),
        .I5(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_12 
       (.I0(result0_carry__5_i_10_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_13 
       (.I0(result0_carry__4_i_10_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(memory_reg_mux_sel_b_pos_0_8[26]),
        .I3(\alu/p_0_in [4]),
        .I4(i__carry__6_i_6_n_0),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h80A8)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[22]),
        .I3(result0_carry__4_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDCDFCCCFDCDFFCF)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[22]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[23]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[23]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[22]_inst_i_7_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[22]_inst_i_8_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(result0_carry__4_i_10_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[22]),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[22]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[23]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[22]),
        .I2(result0_carry__4_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[24]_inst_i_11_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[22]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8BB8888)) 
    \IOBUS_ADDR_OBUF[22]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[22]_inst_i_11_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[22]_inst_i_12_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[22]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[22]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AEAEFFFFAEAE)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[23]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[23]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[23]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[23]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[23]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[23]));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[23]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hA0CFAFCF)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_11 
       (.I0(result0_carry__3_i_12_n_0),
        .I1(result0_carry_i_12_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(srcA[8]),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBCF88CFFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_12 
       (.I0(result0_carry__5_i_9_n_0),
        .I1(srcB[2]),
        .I2(i__carry__6_i_6_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__4_i_9_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h4747FF00FF00FF00)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_13 
       (.I0(result0_carry__5_i_9_n_0),
        .I1(srcB[2]),
        .I2(result0_carry__4_i_9_n_0),
        .I3(i__carry__6_i_6_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h80A8)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[23]),
        .I3(result0_carry__4_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDCDFCCCFDCDFFCF)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[23]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[23]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[24]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[24]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[23]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[23]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(result0_carry__4_i_9_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[23]),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[23]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[24]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[23]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[25]_inst_i_11_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[26]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[23]),
        .I2(result0_carry__4_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[23]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[23]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[23]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AEAEFFFFAEAE)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[24]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[24]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[24]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[24]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[24]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_10 
       (.I0(\alu/p_0_in [3]),
        .I1(\alu/p_0_in [4]),
        .I2(i__carry__6_i_6_n_0),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h4FFF7FFF)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_11 
       (.I0(memory_reg_mux_sel_b_pos_0_8[24]),
        .I1(srcB[2]),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(memory_reg_mux_sel_b_pos_0_8[20]),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hA880)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[24]),
        .I3(memory_reg_mux_sel_b_pos_0_8[20]),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCFDCDFFCFFDCD)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[25]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[24]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[24]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[25]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[24]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[24]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_8[20]),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[24]),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h40FF40FFFFFF40FF)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[24]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[25]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_9_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_16_n_0 ),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h28FF)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[24]),
        .I2(memory_reg_mux_sel_b_pos_0_8[20]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[24]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_14_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[24]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[24]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AEAEFFFFAEAE)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[25]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[25]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[25]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[25]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[25]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[25]));
  LUT6 #(
    .INIT(64'hBBFF8B00BBFF8BFF)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_10 
       (.I0(i__carry__6_i_6_n_0),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[27]_inst_i_19_n_0 ),
        .I3(srcB[1]),
        .I4(\IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hA0CFAFCF)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_11 
       (.I0(result0_carry__3_i_10_n_0),
        .I1(result0_carry_i_10_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(srcA[10]),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hBF8FFFFF)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_12 
       (.I0(result0_carry__6_i_8_n_0),
        .I1(srcB[2]),
        .I2(\alu/p_0_in [4]),
        .I3(result0_carry__5_i_11_n_0),
        .I4(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h80A8)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[25]),
        .I3(result0_carry__5_i_11_n_0),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCFDCDFFCFFDCD)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[25]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[25]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[26]_inst_i_11_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[25]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[25]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(result0_carry__5_i_11_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[25]),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[25]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[25]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[26]_inst_i_9_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[25]),
        .I2(result0_carry__5_i_11_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[25]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_17_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[25]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[26]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[26]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[26]_inst_i_5_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[26]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[26]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[26]),
        .I2(result0_carry__5_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFBFFF0000)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_11 
       (.I0(srcB[2]),
        .I1(memory_reg_mux_sel_b_pos_0_8[24]),
        .I2(\alu/p_0_in [4]),
        .I3(\alu/p_0_in [3]),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[26]_inst_i_14_n_0 ),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCFCFFDDDDDDDD)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_14_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ),
        .I2(i__carry__6_i_6_n_0),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[26]_inst_i_15_n_0 ),
        .I5(srcB[1]),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_13 
       (.I0(data1[26]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__5_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h74FFFFFF)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_14 
       (.I0(memory_reg_mux_sel_b_pos_0_8[26]),
        .I1(srcB[2]),
        .I2(result0_carry__5_i_10_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_15 
       (.I0(\alu/p_0_in [3]),
        .I1(\alu/p_0_in [4]),
        .I2(memory_reg_mux_sel_b_pos_0_8[24]),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__5_i_10_n_0),
        .I2(srcB[26]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(data0[26]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_13_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[26]_inst_i_9_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_15_n_0 ),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[26]_inst_i_10_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[26]_inst_i_11_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_14_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[26]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_16_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[29]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA03FAF3F)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_8 
       (.I0(result0_carry__4_i_12_n_0),
        .I1(srcA[4]),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(memory_reg_mux_sel_b_pos_0_8[8]),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \IOBUS_ADDR_OBUF[26]_inst_i_9 
       (.I0(result0_carry__4_i_10_n_0),
        .I1(result0_carry__0_i_9_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__2_i_10_n_0),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[26]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AEAEFFFFAEAE)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[27]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_7_n_0 ),
        .O(IOBUS_ADDR_OBUF[27]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[27]),
        .I2(result0_carry__5_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hDFDFDFFF)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .I1(IR[2]),
        .I2(memory_reg_mux_sel_b_pos_0_1[7]),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_12 
       (.I0(IR[1]),
        .I1(IR[0]),
        .I2(IR[4]),
        .I3(IR[3]),
        .I4(IR[6]),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F020BFFFFF2FF)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_13 
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[23]),
        .I2(IR[2]),
        .I3(memory_reg_mux_sel_b_pos_0_1[7]),
        .I4(memory_reg_mux_sel_b_pos_0_1[6]),
        .I5(IR[5]),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF444FCFFF477)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_14 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_18_n_0 ),
        .I1(srcB[1]),
        .I2(i__carry__6_i_6_n_0),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_19_n_0 ),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF070)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_15 
       (.I0(\alu/p_0_in [4]),
        .I1(\alu/p_0_in [3]),
        .I2(i__carry__6_i_6_n_0),
        .I3(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hAFA03F3F)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_16 
       (.I0(result0_carry__4_i_9_n_0),
        .I1(srcA[7]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__2_i_9_n_0),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h74FFFFFF)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_17 
       (.I0(i__carry__6_i_6_n_0),
        .I1(srcB[2]),
        .I2(result0_carry__5_i_9_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_18 
       (.I0(srcB[2]),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__6_i_8_n_0),
        .I3(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_19 
       (.I0(result0_carry__5_i_9_n_0),
        .I1(\alu/p_0_in [3]),
        .I2(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h80A8)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[27]),
        .I3(result0_carry__5_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDCDFCCCFDCDFFCF)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[27]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_10_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[28]_inst_i_11_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(result0_carry__5_i_9_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[27]),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4FFF4F4F4F)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_14_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[28]_inst_i_11_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_15_n_0 ),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[29]_inst_i_9_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_16_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFBFF0000)) 
    \IOBUS_ADDR_OBUF[27]_inst_i_9 
       (.I0(srcB[2]),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__6_i_8_n_0),
        .I3(\alu/p_0_in [4]),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_17_n_0 ),
        .O(\IOBUS_ADDR_OBUF[27]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AAA8AAAA)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[28]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[28]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[28]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[28]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[28]_inst_i_7_n_0 ),
        .O(IOBUS_ADDR_OBUF[28]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_10 
       (.I0(result0_carry__4_i_11_n_0),
        .I1(result0_carry__0_i_10_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__2_i_11_n_0),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_11 
       (.I0(memory_reg_mux_sel_b_pos_0_8[26]),
        .I1(srcB[1]),
        .I2(srcB[2]),
        .I3(memory_reg_mux_sel_b_pos_0_8[24]),
        .I4(\alu/p_0_in [4]),
        .I5(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h28FF)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[28]),
        .I2(memory_reg_mux_sel_b_pos_0_8[24]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFA8FFA8FFA8A8A8)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_13 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[28]_inst_i_14_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_15_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[28]_inst_i_16_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[28]_inst_i_17_n_0 ),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000005000000E0)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_14 
       (.I0(IR[2]),
        .I1(memory_reg_mux_sel_b_pos_0_1[17]),
        .I2(IR[4]),
        .I3(IOBUS_WR_OBUF_inst_i_13_n_0),
        .I4(memory_reg_mux_sel_b_pos_0_6),
        .I5(IR[5]),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAC)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_15 
       (.I0(memory_reg_mux_sel_b_pos_0_1[3]),
        .I1(Q[3]),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I3(IOBUS_WR_OBUF_inst_i_13_n_0),
        .I4(memory_reg_mux_sel_b_pos_0_6),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_31_n_0 ),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_16 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I1(RF_RS20[3]),
        .I2(memory_reg_mux_sel_b_pos_0_1[17]),
        .I3(memory_reg_mux_sel_b_pos_0_1[16]),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_30_n_0 ),
        .I5(memory_reg_mux_sel_b_pos_0_1[15]),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000005000000E0)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_17 
       (.I0(IR[2]),
        .I1(memory_reg_mux_sel_b_pos_0_1[16]),
        .I2(IR[4]),
        .I3(IOBUS_WR_OBUF_inst_i_13_n_0),
        .I4(memory_reg_mux_sel_b_pos_0_6),
        .I5(IR[5]),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[29]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[28]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEEAAAAA)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_8[24]),
        .I2(srcB[28]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_8_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[29]_inst_i_9_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[28]),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E2FFFFFFFF)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_14_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_13_n_0 ),
        .I3(srcB[1]),
        .I4(\IOBUS_ADDR_OBUF[29]_inst_i_10_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[28]_inst_i_11_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_12_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[29]_inst_i_12_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAABBAAB8AA88AAB8)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_8 
       (.I0(i__carry__6_i_6_n_0),
        .I1(\IOBUS_ADDR_OBUF[28]_inst_i_13_n_0 ),
        .I2(memory_reg_mux_sel_b_pos_0_8[24]),
        .I3(srcB[2]),
        .I4(srcB[1]),
        .I5(memory_reg_mux_sel_b_pos_0_8[26]),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \IOBUS_ADDR_OBUF[28]_inst_i_9 
       (.I0(data1[28]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(memory_reg_mux_sel_b_pos_0_8[24]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[28]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFFFE)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[29]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[29]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[29]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[29]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[29]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[29]_inst_i_7_n_0 ),
        .O(IOBUS_ADDR_OBUF[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[29]_inst_i_15_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[29]_inst_i_16_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[29]_inst_i_17_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(\IOBUS_ADDR_OBUF[29]_inst_i_18_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[29]),
        .I2(result0_carry__6_i_8_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF4FFFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_12 
       (.I0(i__carry__6_i_6_n_0),
        .I1(srcB[1]),
        .I2(srcB[2]),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__6_i_8_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC8CDCCCCC)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_13 
       (.I0(srcB[1]),
        .I1(i__carry__6_i_6_n_0),
        .I2(\alu/p_0_in [4]),
        .I3(result0_carry__6_i_8_n_0),
        .I4(\alu/p_0_in [3]),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_14 
       (.I0(data1[29]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__6_i_8_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_15 
       (.I0(result0_carry__4_i_10_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(result0_carry__0_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_16 
       (.I0(result0_carry__2_i_10_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0080AAAAFFBFAAAA)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_17 
       (.I0(result0_carry__5_i_10_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(srcA[10]),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_18 
       (.I0(result0_carry__3_i_10_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(result0_carry_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__6_i_8_n_0),
        .I2(srcB[29]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[29]_inst_i_8_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[29]_inst_i_9_n_0 ),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[29]),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_14_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_13_n_0 ),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[29]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_15_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[29]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[29]_inst_i_12_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D5DFF5D)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[29]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_17_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[29]_inst_i_14_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_8 
       (.I0(result0_carry__6_i_8_n_0),
        .I1(result0_carry__2_i_11_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__4_i_11_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(result0_carry__0_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[29]_inst_i_9 
       (.I0(result0_carry__5_i_11_n_0),
        .I1(result0_carry__1_i_10_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__3_i_11_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[29]_inst_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBFB0BFBF)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[2]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[2]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[2]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[2]_inst_i_5_n_0 ),
        .O(IOBUS_ADDR_OBUF[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF101010)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_10 
       (.I0(srcB[1]),
        .I1(\IOBUS_ADDR_OBUF[2]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(data0[2]),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCC55CC550F000FFF)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[5]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[5]_inst_i_12_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_12_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_13_n_0 ),
        .I5(srcB[1]),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA0AFCFCFA0AFC0C0)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_12 
       (.I0(result0_carry_i_10_n_0),
        .I1(result0_carry__3_i_10_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(srcA[10]),
        .I4(\alu/p_0_in [4]),
        .I5(result0_carry__5_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_13 
       (.I0(result0_carry_i_11_n_0),
        .I1(srcB[2]),
        .I2(\alu/p_0_in [4]),
        .I3(\alu/p_0_in [3]),
        .I4(memory_reg_mux_sel_b_pos_0_10),
        .I5(RF_RS10[1]),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hA202)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(result0_carry_i_10_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[2]),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22F2FFFF)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[2]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h80A8)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[2]),
        .I3(result0_carry_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4545FF4F)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[2]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[2]_inst_i_8_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[2]_inst_i_9_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[2]_inst_i_10_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .I1(srcB[2]),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[2]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF4F4FFF4F4F4F4F)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[2]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(result0_carry_i_10_n_0),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[8]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[4]_inst_i_14_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[4]_inst_i_13_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[2]_inst_i_12_n_0 ),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFF8FFFFFFFFFF)) 
    \IOBUS_ADDR_OBUF[2]_inst_i_9 
       (.I0(result0_carry_i_12_n_0),
        .I1(srcB[1]),
        .I2(srcB[2]),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry_i_10_n_0),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[2]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_7_n_0 ),
        .O(IOBUS_ADDR_OBUF[30]));
  LUT5 #(
    .INIT(32'hFEFFFFEF)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_10 
       (.I0(IOBUS_WR_OBUF_inst_i_13_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_6),
        .I2(IR[5]),
        .I3(IR[4]),
        .I4(IR[2]),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_11 
       (.I0(IR[4]),
        .I1(IR[3]),
        .I2(IR[6]),
        .I3(IR[0]),
        .I4(IR[1]),
        .I5(IR[5]),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_12 
       (.I0(memory_reg_mux_sel_b_pos_0_1[0]),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I2(Q[0]),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_13 
       (.I0(memory_reg_mux_sel_b_pos_0_8[20]),
        .I1(srcA[8]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__3_i_12_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(result0_carry_i_12_n_0),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5F5030305F503F3F)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_14 
       (.I0(memory_reg_mux_sel_b_pos_0_8[24]),
        .I1(memory_reg_mux_sel_b_pos_0_8[8]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__4_i_12_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(srcA[4]),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_15 
       (.I0(srcB[1]),
        .I1(\alu/p_0_in [3]),
        .I2(\alu/p_0_in [4]),
        .I3(memory_reg_mux_sel_b_pos_0_8[26]),
        .I4(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h28FF)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_16 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[30]),
        .I2(memory_reg_mux_sel_b_pos_0_8[26]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCDCCC8CCC)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_17 
       (.I0(srcB[1]),
        .I1(i__carry__6_i_6_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(memory_reg_mux_sel_b_pos_0_8[26]),
        .I5(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_18 
       (.I0(data1[30]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(memory_reg_mux_sel_b_pos_0_8[26]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0080AAAAFFBFAAAA)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_19 
       (.I0(result0_carry__4_i_9_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(srcA[7]),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFEEAAAAA)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_8[26]),
        .I2(srcB[30]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_20 
       (.I0(result0_carry__2_i_9_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_21 
       (.I0(result0_carry__5_i_9_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(result0_carry__1_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_22 
       (.I0(result0_carry__3_i_9_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(result0_carry_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_8_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_12_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0004440411155515)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(memory_reg_mux_sel_b_pos_0_1[13]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(IOBUS_OUT_OBUF[0]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_14_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_15_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_14_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_15_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_16_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_17_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010FF15FF)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(i__carry__6_i_6_n_0),
        .I2(srcB[0]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_17_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_18_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_19_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_20_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_21_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_22_n_0 ),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IOBUS_ADDR_OBUF[30]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[30]),
        .O(\IOBUS_ADDR_OBUF[30]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFFFE)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_7_n_0 ),
        .O(IOBUS_ADDR_OBUF[31]));
  LUT6 #(
    .INIT(64'h5F50C0C05F50CFCF)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_10 
       (.I0(i__carry__6_i_6_n_0),
        .I1(result0_carry__2_i_9_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__4_i_9_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(srcA[7]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_11 
       (.I0(result0_carry__5_i_9_n_0),
        .I1(result0_carry__1_i_9_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__3_i_9_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(result0_carry_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_18_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_19_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_20_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_21_n_0 ),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h20202000)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_13 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .I1(IR[2]),
        .I2(memory_reg_mux_sel_b_pos_0_1[7]),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5F50CFCF5F50C0C0)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_14 
       (.I0(memory_reg_mux_sel_b_pos_0_8[26]),
        .I1(result0_carry__2_i_10_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__4_i_10_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(result0_carry__0_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03F3FAFA03030)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_15 
       (.I0(result0_carry__5_i_10_n_0),
        .I1(srcA[10]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__3_i_10_n_0),
        .I4(\alu/p_0_in [4]),
        .I5(result0_carry_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_16 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_23_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_24_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_25_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_26_n_0 ),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_17 
       (.I0(srcB[1]),
        .I1(\alu/p_0_in [3]),
        .I2(\alu/p_0_in [4]),
        .I3(i__carry__6_i_6_n_0),
        .I4(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_18 
       (.I0(result0_carry__5_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(result0_carry__1_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_19 
       (.I0(result0_carry__3_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFEAAEAAA)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(i__carry__6_i_6_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I4(i__carry__6_i_7_n_0),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_20 
       (.I0(result0_carry__6_i_8_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(result0_carry__2_i_11_n_0),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_21 
       (.I0(result0_carry__4_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(result0_carry__0_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_22 
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[10]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(srcA[10]));
  LUT6 #(
    .INIT(64'h00405555FF7F5555)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_23 
       (.I0(memory_reg_mux_sel_b_pos_0_8[20]),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(srcA[8]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_24 
       (.I0(result0_carry__3_i_12_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(result0_carry_i_12_n_0),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00405555FF7F5555)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_25 
       (.I0(memory_reg_mux_sel_b_pos_0_8[24]),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(memory_reg_mux_sel_b_pos_0_8[8]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0080AAAAFFBFAAAA)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_26 
       (.I0(result0_carry__4_i_12_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I5(srcA[4]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_27 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_1[17]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_28 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I1(RF_RS20[4]),
        .I2(memory_reg_mux_sel_b_pos_0_1[17]),
        .I3(memory_reg_mux_sel_b_pos_0_1[16]),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_30_n_0 ),
        .I5(memory_reg_mux_sel_b_pos_0_1[15]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAC)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_29 
       (.I0(memory_reg_mux_sel_b_pos_0_1[4]),
        .I1(Q[4]),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I3(IOBUS_WR_OBUF_inst_i_13_n_0),
        .I4(memory_reg_mux_sel_b_pos_0_6),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_31_n_0 ),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_10_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_11_n_0 ),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_30 
       (.I0(memory_reg_mux_sel_b_pos_0_1[14]),
        .I1(memory_reg_mux_sel_b_pos_0_1[13]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_31 
       (.I0(IR[2]),
        .I1(IR[4]),
        .I2(IR[5]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[31]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_14_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_15_n_0 ),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_16_n_0 ),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFAAAAAAEFAAEFAA)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(result0_carry__6_i_9_n_0),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_17_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0202028A)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(i__carry__6_i_6_n_0),
        .I3(data1[31]),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1DFF)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_8 
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(IR[2]),
        .I2(IR[5]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IOBUS_ADDR_OBUF[31]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .O(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \IOBUS_ADDR_OBUF[3]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[3]_inst_i_2_n_0 ),
        .O(IOBUS_ADDR_OBUF[3]));
  MUXF7 \IOBUS_ADDR_OBUF[3]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[3]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[3]_inst_i_4_n_0 ),
        .O(\IOBUS_ADDR_OBUF[3]_inst_i_2_n_0 ),
        .S(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEFFF)) 
    \IOBUS_ADDR_OBUF[3]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[3]_inst_i_5_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[4]_inst_i_10_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[3]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[3]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[3]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0501000155015001)) 
    \IOBUS_ADDR_OBUF[3]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[3]_inst_i_8_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(result0_carry_i_9_n_0),
        .I5(data1[3]),
        .O(\IOBUS_ADDR_OBUF[3]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0232033302320030)) 
    \IOBUS_ADDR_OBUF[3]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[2]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[3]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[4]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[3]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFF4F4F4F4F4F)) 
    \IOBUS_ADDR_OBUF[3]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[2]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry_i_9_n_0),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[3]_inst_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h088A)) 
    \IOBUS_ADDR_OBUF[3]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry_i_9_n_0),
        .I3(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[3]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F888C88BFBBBFBB)) 
    \IOBUS_ADDR_OBUF[3]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[4]_inst_i_10_n_0 ),
        .I1(srcB[0]),
        .I2(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .I3(srcB[2]),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[2]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E0EE)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[4]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[4]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[4]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[4]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[4]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(IOBUS_ADDR_OBUF[4]));
  LUT6 #(
    .INIT(64'h553355330F000FFF)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_15_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[4]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[8]_inst_i_11_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[4]_inst_i_14_n_0 ),
        .I5(srcB[1]),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h10EF0000FFFFFFFF)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_11 
       (.I0(result0_carry_i_11_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(RF_RS10[4]),
        .I3(\alu/p_0_in [4]),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFF8FFFFFF)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .I1(srcB[1]),
        .I2(srcB[2]),
        .I3(\alu/p_0_in [4]),
        .I4(\alu/p_0_in [3]),
        .I5(result0_carry_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0C0C0CFCF)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_13 
       (.I0(result0_carry__0_i_9_n_0),
        .I1(result0_carry__4_i_10_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__2_i_10_n_0),
        .I4(memory_reg_mux_sel_b_pos_0_8[26]),
        .I5(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF0F0055335533)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_14 
       (.I0(memory_reg_mux_sel_b_pos_0_8[8]),
        .I1(memory_reg_mux_sel_b_pos_0_8[24]),
        .I2(srcA[4]),
        .I3(\alu/p_0_in [4]),
        .I4(result0_carry__4_i_12_n_0),
        .I5(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_2 
       (.I0(data1[4]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcA[4]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F007F0000007F00)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[4]_inst_i_8_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[5]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[4]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(\alu/p_0_in [4]),
        .I2(srcA[4]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h07070007)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[4]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[4]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[5]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0333023200300232)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[5]_inst_i_8_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[4]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[4]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_7 
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[4]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(srcA[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I1(\alu/p_0_in [3]),
        .I2(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \IOBUS_ADDR_OBUF[4]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[4]_inst_i_10_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[4]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBC8C8C8CB)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[5]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[5]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[5]_inst_i_4_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[5]_inst_i_5_n_0 ),
        .O(IOBUS_ADDR_OBUF[5]));
  LUT5 #(
    .INIT(32'hFF00C5C5)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[5]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[5]_inst_i_12_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[7]_inst_i_10_n_0 ),
        .I4(srcB[1]),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00550F33FF550F33)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_11 
       (.I0(result0_carry__2_i_11_n_0),
        .I1(result0_carry__6_i_8_n_0),
        .I2(result0_carry__4_i_11_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .I5(result0_carry__0_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_12 
       (.I0(result0_carry__1_i_10_n_0),
        .I1(result0_carry__5_i_11_n_0),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__3_i_11_n_0),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[5]_inst_i_6_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[5]_inst_i_7_n_0 ),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[6]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0333023200300232)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[6]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[5]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[5]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[6]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[5]_inst_i_9_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[5]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h80A8)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[5]),
        .I3(result0_carry__0_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_6 
       (.I0(data1[5]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__0_i_10_n_0),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00F03AFAFFFF3AFA)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[5]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[5]_inst_i_12_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[7]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFBFF0000)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_8 
       (.I0(srcB[2]),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry_i_10_n_0),
        .I3(\alu/p_0_in [4]),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[7]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[5]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[5]),
        .I2(result0_carry__0_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[5]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBC8C8C8CB)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[6]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[6]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[6]_inst_i_4_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[6]_inst_i_5_n_0 ),
        .O(IOBUS_ADDR_OBUF[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[8]_inst_i_10_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[8]_inst_i_11_n_0 ),
        .I3(srcB[1]),
        .I4(\IOBUS_ADDR_OBUF[6]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[6]),
        .I2(result0_carry__0_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_15_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[4]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8B8B8BBB8)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[6]_inst_i_6_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[6]_inst_i_7_n_0 ),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[6]_inst_i_8_n_0 ),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0232033302320030)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[6]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[6]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[7]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0D0D000D)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[6]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[6]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[7]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h80A8)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_5 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[6]),
        .I3(result0_carry__0_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_6 
       (.I0(data1[6]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__0_i_9_n_0),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h47FF00CC47FFFFFF)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[8]_inst_i_10_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[8]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[6]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h57F7)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[7]_inst_i_10_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[9]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFBF0000)) 
    \IOBUS_ADDR_OBUF[6]_inst_i_9 
       (.I0(srcB[2]),
        .I1(\alu/p_0_in [4]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry_i_9_n_0),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[8]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[6]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h02FF000002FF02FF)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[7]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[7]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[7]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[7]_inst_i_5_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[7]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_10 
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_12_n_0 ),
        .I2(srcB[2]),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h8FFFBFFF)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_11 
       (.I0(result0_carry_i_12_n_0),
        .I1(srcB[2]),
        .I2(\alu/p_0_in [3]),
        .I3(\alu/p_0_in [4]),
        .I4(srcA[4]),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[7]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[7]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[8]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0232033302320030)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[7]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[7]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[8]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h01155555)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(srcA[7]),
        .I2(srcB[7]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_5 
       (.I0(data1[7]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcA[7]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8F0F0F0F0F)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[7]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[8]_inst_i_7_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_11_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[7]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h28FF)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[7]),
        .I2(srcA[7]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[7]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[7]_inst_i_11_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[9]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[7]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h02FF000002FF02FF)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[8]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[8]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[8]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[8]_inst_i_5_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[8]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h5F503F3F)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_10 
       (.I0(memory_reg_mux_sel_b_pos_0_8[8]),
        .I1(memory_reg_mux_sel_b_pos_0_8[24]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__4_i_12_n_0),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h303FAFAF)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_11 
       (.I0(result0_carry__3_i_12_n_0),
        .I1(srcA[8]),
        .I2(\alu/p_0_in [4]),
        .I3(memory_reg_mux_sel_b_pos_0_8[20]),
        .I4(\alu/p_0_in [3]),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFFFFF)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_12 
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .I1(srcB[2]),
        .I2(result0_carry__0_i_10_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[8]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[8]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[9]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0333023200300232)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[8]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[8]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h01155555)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(srcA[8]),
        .I2(srcB[8]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_5 
       (.I0(data1[8]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcA[8]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF8F8F8F0F0F0F0F)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[8]_inst_i_7_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h74747474FF33CC00)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_14_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_15_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[8]_inst_i_10_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[8]_inst_i_11_n_0 ),
        .I5(srcB[1]),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h28FF)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[8]),
        .I2(srcA[8]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[8]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[8]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_19_n_0 ),
        .O(\IOBUS_ADDR_OBUF[8]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h02FF000002FF02FF)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_1 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[9]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[9]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[9]_inst_i_5_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[9]_inst_i_6_n_0 ),
        .O(IOBUS_ADDR_OBUF[9]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_10 
       (.I0(\alu/p_0_in [3]),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_11 
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_14_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[5]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFFFFF)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_12 
       (.I0(result0_carry_i_10_n_0),
        .I1(srcB[2]),
        .I2(result0_carry__0_i_9_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_2 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[9]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[10]_inst_i_7_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0333023200300232)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_3 
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[9]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[9]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04455555)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_4 
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__1_i_10_n_0),
        .I2(srcB[9]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_5 
       (.I0(data1[9]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__1_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_6 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[9]_inst_i_7_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_12_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_7 
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_12_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_13_n_0 ),
        .I3(srcB[1]),
        .I4(\IOBUS_ADDR_OBUF[9]_inst_i_11_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h82FF)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_8 
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I1(srcB[9]),
        .I2(result0_carry__1_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IOBUS_ADDR_OBUF[9]_inst_i_9 
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_17_n_0 ),
        .O(\IOBUS_ADDR_OBUF[9]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \IOBUS_OUT_OBUF[0]_inst_i_1 
       (.I0(RF_RS20[0]),
        .I1(memory_reg_mux_sel_b_pos_0_1[15]),
        .I2(memory_reg_mux_sel_b_pos_0_1[13]),
        .I3(memory_reg_mux_sel_b_pos_0_1[14]),
        .I4(memory_reg_mux_sel_b_pos_0_1[16]),
        .I5(memory_reg_mux_sel_b_pos_0_1[17]),
        .O(IOBUS_OUT_OBUF[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \IOBUS_OUT_OBUF[1]_inst_i_1 
       (.I0(RF_RS20[1]),
        .I1(memory_reg_mux_sel_b_pos_0_1[15]),
        .I2(memory_reg_mux_sel_b_pos_0_1[13]),
        .I3(memory_reg_mux_sel_b_pos_0_1[14]),
        .I4(memory_reg_mux_sel_b_pos_0_1[16]),
        .I5(memory_reg_mux_sel_b_pos_0_1[17]),
        .O(IOBUS_OUT_OBUF[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \IOBUS_OUT_OBUF[2]_inst_i_1 
       (.I0(RF_RS20[2]),
        .I1(memory_reg_mux_sel_b_pos_0_1[15]),
        .I2(memory_reg_mux_sel_b_pos_0_1[13]),
        .I3(memory_reg_mux_sel_b_pos_0_1[14]),
        .I4(memory_reg_mux_sel_b_pos_0_1[16]),
        .I5(memory_reg_mux_sel_b_pos_0_1[17]),
        .O(IOBUS_OUT_OBUF[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \IOBUS_OUT_OBUF[31]_inst_i_2 
       (.I0(memory_reg_mux_sel_b_pos_0_1[17]),
        .I1(memory_reg_mux_sel_b_pos_0_1[16]),
        .I2(memory_reg_mux_sel_b_pos_0_1[14]),
        .I3(memory_reg_mux_sel_b_pos_0_1[13]),
        .I4(memory_reg_mux_sel_b_pos_0_1[15]),
        .O(memory_reg_mux_sel_b_pos_0_9));
  LUT2 #(
    .INIT(4'h2)) 
    IOBUS_WR_OBUF_inst_i_1
       (.I0(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_3_n_0),
        .O(IOBUS_WR_OBUF));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_100
       (.I0(memory_reg_bram_3_n_63),
        .I1(memory_reg_bram_2_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_63),
        .O(IOBUS_WR_OBUF_inst_i_100_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_101
       (.I0(memory_reg_bram_7_n_63),
        .I1(memory_reg_bram_6_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_63),
        .O(IOBUS_WR_OBUF_inst_i_101_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_102
       (.I0(memory_reg_bram_11_n_63),
        .I1(memory_reg_bram_10_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_63),
        .O(IOBUS_WR_OBUF_inst_i_102_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_103
       (.I0(memory_reg_bram_15_n_63),
        .I1(memory_reg_bram_14_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_63),
        .O(IOBUS_WR_OBUF_inst_i_103_n_0));
  LUT6 #(
    .INIT(64'hFAFBFFFBFFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_104
       (.I0(\IOBUS_ADDR_OBUF[28]_inst_i_13_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_8[24]),
        .I2(srcB[2]),
        .I3(srcB[1]),
        .I4(memory_reg_mux_sel_b_pos_0_8[26]),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_104_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_105
       (.I0(IOBUS_WR_OBUF_inst_i_129_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_130_n_0),
        .I2(srcB[2]),
        .I3(IOBUS_WR_OBUF_inst_i_131_n_0),
        .I4(\alu/p_0_in [3]),
        .I5(IOBUS_WR_OBUF_inst_i_132_n_0),
        .O(IOBUS_WR_OBUF_inst_i_105_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888FFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_106
       (.I0(IOBUS_WR_OBUF_inst_i_133_n_0),
        .I1(srcB[2]),
        .I2(result0_carry__3_i_10_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__5_i_10_n_0),
        .I5(\alu/p_0_in [4]),
        .O(IOBUS_WR_OBUF_inst_i_106_n_0));
  LUT6 #(
    .INIT(64'hB888FFFFB8BBFFFF)) 
    IOBUS_WR_OBUF_inst_i_107
       (.I0(IOBUS_WR_OBUF_inst_i_134_n_0),
        .I1(srcB[2]),
        .I2(result0_carry__2_i_9_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .I5(srcA[7]),
        .O(IOBUS_WR_OBUF_inst_i_107_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_108
       (.I0(IOBUS_WR_OBUF_inst_i_135_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_136_n_0),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[29]_inst_i_16_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(IOBUS_WR_OBUF_inst_i_137_n_0),
        .O(IOBUS_WR_OBUF_inst_i_108_n_0));
  LUT6 #(
    .INIT(64'hB888FCFFB8BBFCFF)) 
    IOBUS_WR_OBUF_inst_i_109
       (.I0(IOBUS_WR_OBUF_inst_i_138_n_0),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_24_n_0 ),
        .I3(\alu/p_0_in [3]),
        .I4(\alu/p_0_in [4]),
        .I5(srcA[8]),
        .O(IOBUS_WR_OBUF_inst_i_109_n_0));
  MUXF8 IOBUS_WR_OBUF_inst_i_11
       (.I0(IOBUS_WR_OBUF_inst_i_38_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_39_n_0),
        .O(IR[5]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    IOBUS_WR_OBUF_inst_i_110
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[17]),
        .O(IOBUS_WR_OBUF_inst_i_110_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_111
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_22_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_139_n_0),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_19_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_20_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_111_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_112
       (.I0(\IOBUS_ADDR_OBUF[29]_inst_i_18_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_135_n_0),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[29]_inst_i_15_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(\IOBUS_ADDR_OBUF[29]_inst_i_16_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_112_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888FCFFFCFF)) 
    IOBUS_WR_OBUF_inst_i_113
       (.I0(IOBUS_WR_OBUF_inst_i_140_n_0),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_19_n_0 ),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__1_i_10_n_0),
        .I5(\alu/p_0_in [4]),
        .O(IOBUS_WR_OBUF_inst_i_113_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_114
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_20_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_141_n_0),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_22_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(IOBUS_WR_OBUF_inst_i_139_n_0),
        .O(IOBUS_WR_OBUF_inst_i_114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    IOBUS_WR_OBUF_inst_i_115
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[19]),
        .O(IOBUS_WR_OBUF_inst_i_115_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888FFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_116
       (.I0(IOBUS_WR_OBUF_inst_i_142_n_0),
        .I1(srcB[2]),
        .I2(result0_carry__3_i_9_n_0),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__5_i_9_n_0),
        .I5(\alu/p_0_in [4]),
        .O(IOBUS_WR_OBUF_inst_i_116_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_117
       (.I0(\IOBUS_ADDR_OBUF[29]_inst_i_16_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_137_n_0),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[29]_inst_i_18_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(IOBUS_WR_OBUF_inst_i_135_n_0),
        .O(IOBUS_WR_OBUF_inst_i_117_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    IOBUS_WR_OBUF_inst_i_118
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[20]),
        .O(IOBUS_WR_OBUF_inst_i_118_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_119
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_19_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_143_n_0),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_21_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(IOBUS_WR_OBUF_inst_i_144_n_0),
        .O(IOBUS_WR_OBUF_inst_i_119_n_0));
  MUXF8 IOBUS_WR_OBUF_inst_i_12
       (.I0(IOBUS_WR_OBUF_inst_i_40_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_41_n_0),
        .O(IR[4]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    IOBUS_WR_OBUF_inst_i_120
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[23]),
        .O(IOBUS_WR_OBUF_inst_i_120_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    IOBUS_WR_OBUF_inst_i_121
       (.I0(srcB[2]),
        .I1(memory_reg_mux_sel_b_pos_0_8[24]),
        .I2(\alu/p_0_in [4]),
        .I3(\alu/p_0_in [3]),
        .O(IOBUS_WR_OBUF_inst_i_121_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_122
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_26_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_145_n_0),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_23_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_24_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_122_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    IOBUS_WR_OBUF_inst_i_123
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[25]),
        .O(IOBUS_WR_OBUF_inst_i_123_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h0080A080)) 
    IOBUS_WR_OBUF_inst_i_124
       (.I0(srcB[2]),
        .I1(memory_reg_mux_sel_b_pos_0_8[24]),
        .I2(\alu/p_0_in [4]),
        .I3(\alu/p_0_in [3]),
        .I4(result0_carry__4_i_12_n_0),
        .O(IOBUS_WR_OBUF_inst_i_124_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h000008C8)) 
    IOBUS_WR_OBUF_inst_i_125
       (.I0(memory_reg_mux_sel_b_pos_0_8[20]),
        .I1(\alu/p_0_in [4]),
        .I2(\alu/p_0_in [3]),
        .I3(result0_carry__3_i_12_n_0),
        .I4(srcB[2]),
        .O(IOBUS_WR_OBUF_inst_i_125_n_0));
  LUT6 #(
    .INIT(64'hE2FFE200FFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_126
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_8_n_0 ),
        .I1(\alu/p_0_in [3]),
        .I2(result0_carry__1_i_10_n_0),
        .I3(srcB[2]),
        .I4(IOBUS_WR_OBUF_inst_i_140_n_0),
        .I5(\alu/p_0_in [4]),
        .O(IOBUS_WR_OBUF_inst_i_126_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_127
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_24_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_146_n_0),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_26_n_0 ),
        .I4(\alu/p_0_in [3]),
        .I5(IOBUS_WR_OBUF_inst_i_145_n_0),
        .O(IOBUS_WR_OBUF_inst_i_127_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    IOBUS_WR_OBUF_inst_i_128
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[22]),
        .O(IOBUS_WR_OBUF_inst_i_128_n_0));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    IOBUS_WR_OBUF_inst_i_129
       (.I0(result0_carry__4_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_129_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hE)) 
    IOBUS_WR_OBUF_inst_i_13
       (.I0(IR[3]),
        .I1(IR[6]),
        .O(IOBUS_WR_OBUF_inst_i_13_n_0));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    IOBUS_WR_OBUF_inst_i_130
       (.I0(result0_carry__6_i_8_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_130_n_0));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    IOBUS_WR_OBUF_inst_i_131
       (.I0(result0_carry__3_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_131_n_0));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    IOBUS_WR_OBUF_inst_i_132
       (.I0(result0_carry__5_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_132_n_0));
  LUT6 #(
    .INIT(64'h0080AAAAFFBFAAAA)) 
    IOBUS_WR_OBUF_inst_i_133
       (.I0(result0_carry__4_i_10_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(IOBUS_WR_OBUF_inst_i_147_n_0),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_16_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[28]_inst_i_15_n_0 ),
        .I5(memory_reg_mux_sel_b_pos_0_8[26]),
        .O(IOBUS_WR_OBUF_inst_i_133_n_0));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    IOBUS_WR_OBUF_inst_i_134
       (.I0(result0_carry__1_i_9_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(IOBUS_WR_OBUF_inst_i_147_n_0),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_16_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[28]_inst_i_15_n_0 ),
        .I5(result0_carry_i_9_n_0),
        .O(IOBUS_WR_OBUF_inst_i_134_n_0));
  LUT6 #(
    .INIT(64'h2A20AAAAFFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_135
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I1(memory_reg_bram_0_i_35_n_0),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[17]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I5(srcA[10]),
        .O(IOBUS_WR_OBUF_inst_i_135_n_0));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    IOBUS_WR_OBUF_inst_i_136
       (.I0(result0_carry_i_10_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_136_n_0));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    IOBUS_WR_OBUF_inst_i_137
       (.I0(result0_carry__0_i_9_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_137_n_0));
  LUT6 #(
    .INIT(64'h00405555FF7F5555)) 
    IOBUS_WR_OBUF_inst_i_138
       (.I0(memory_reg_mux_sel_b_pos_0_8[8]),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(IOBUS_WR_OBUF_inst_i_147_n_0),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_16_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[28]_inst_i_15_n_0 ),
        .I5(srcA[4]),
        .O(IOBUS_WR_OBUF_inst_i_138_n_0));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    IOBUS_WR_OBUF_inst_i_139
       (.I0(result0_carry__1_i_9_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_139_n_0));
  LUT6 #(
    .INIT(64'hFCCCFDCDFFCFFDCD)) 
    IOBUS_WR_OBUF_inst_i_14
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data0[26]),
        .I4(srcB[0]),
        .I5(\IOBUS_ADDR_OBUF[26]_inst_i_7_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFBFAAAA0080AAAA)) 
    IOBUS_WR_OBUF_inst_i_140
       (.I0(result0_carry__2_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(IOBUS_WR_OBUF_inst_i_147_n_0),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_16_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[28]_inst_i_15_n_0 ),
        .I5(result0_carry__0_i_10_n_0),
        .O(IOBUS_WR_OBUF_inst_i_140_n_0));
  LUT6 #(
    .INIT(64'h2A20AAAAFFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_141
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I1(memory_reg_bram_0_i_35_n_0),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[17]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I5(srcA[7]),
        .O(IOBUS_WR_OBUF_inst_i_141_n_0));
  LUT6 #(
    .INIT(64'h0080AAAAFFBFAAAA)) 
    IOBUS_WR_OBUF_inst_i_142
       (.I0(result0_carry__4_i_9_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(IOBUS_WR_OBUF_inst_i_147_n_0),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_16_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[28]_inst_i_15_n_0 ),
        .I5(i__carry__6_i_6_n_0),
        .O(IOBUS_WR_OBUF_inst_i_142_n_0));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    IOBUS_WR_OBUF_inst_i_143
       (.I0(result0_carry__1_i_10_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_143_n_0));
  LUT6 #(
    .INIT(64'hAEEEAEAAEEEEEEEE)) 
    IOBUS_WR_OBUF_inst_i_144
       (.I0(result0_carry__2_i_11_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_144_n_0));
  LUT6 #(
    .INIT(64'h2A20AAAAFFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_145
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I1(memory_reg_bram_0_i_35_n_0),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[17]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I5(memory_reg_mux_sel_b_pos_0_8[8]),
        .O(IOBUS_WR_OBUF_inst_i_145_n_0));
  LUT6 #(
    .INIT(64'h2A20AAAAFFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_146
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_29_n_0 ),
        .I1(memory_reg_bram_0_i_35_n_0),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[17]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I5(srcA[8]),
        .O(IOBUS_WR_OBUF_inst_i_146_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'hB)) 
    IOBUS_WR_OBUF_inst_i_147
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_1[16]),
        .O(IOBUS_WR_OBUF_inst_i_147_n_0));
  LUT5 #(
    .INIT(32'h0000BBFB)) 
    IOBUS_WR_OBUF_inst_i_15
       (.I0(IOBUS_WR_OBUF_inst_i_42_n_0),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_14_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_43_n_0),
        .O(IOBUS_WR_OBUF_inst_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    IOBUS_WR_OBUF_inst_i_16
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_44_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_45_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_46_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_47_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_48_n_0),
        .O(IOBUS_WR_OBUF_inst_i_16_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    IOBUS_WR_OBUF_inst_i_17
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_11_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[18]_inst_i_10_n_0 ),
        .I5(IOBUS_WR_OBUF_inst_i_49_n_0),
        .O(IOBUS_WR_OBUF_inst_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    IOBUS_WR_OBUF_inst_i_18
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__3_i_10_n_0),
        .I2(srcB[18]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_18_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    IOBUS_WR_OBUF_inst_i_19
       (.I0(IOBUS_WR_OBUF_inst_i_50_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[18]_inst_i_11_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[17]_inst_i_5_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_2
       (.I0(IOBUS_WR_OBUF_inst_i_4_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_5_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_6_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_7_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_8_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_9_n_0),
        .O(IOBUS_WR_OBUF_inst_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    IOBUS_WR_OBUF_inst_i_20
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_51_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_52_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_53_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_54_n_0),
        .I5(\IOBUS_ADDR_OBUF[17]_inst_i_2_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_20_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    IOBUS_WR_OBUF_inst_i_21
       (.I0(\IOBUS_ADDR_OBUF[25]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_55_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_56_n_0),
        .O(IOBUS_WR_OBUF_inst_i_21_n_0));
  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    IOBUS_WR_OBUF_inst_i_22
       (.I0(IOBUS_WR_OBUF_inst_i_57_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_58_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_59_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_60_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_61_n_0),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFEEAAAAA)) 
    IOBUS_WR_OBUF_inst_i_23
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(memory_reg_mux_sel_b_pos_0_8[20]),
        .I2(srcB[24]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_23_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    IOBUS_WR_OBUF_inst_i_24
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[20]_inst_i_10_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[19]_inst_i_5_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_24_n_0));
  LUT6 #(
    .INIT(64'h00000000BABA00B0)) 
    IOBUS_WR_OBUF_inst_i_25
       (.I0(IOBUS_WR_OBUF_inst_i_62_n_0),
        .I1(\IOBUS_ADDR_OBUF[19]_inst_i_8_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[20]_inst_i_8_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_63_n_0),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_25_n_0));
  LUT6 #(
    .INIT(64'h00000000FEFE00FE)) 
    IOBUS_WR_OBUF_inst_i_26
       (.I0(IOBUS_WR_OBUF_inst_i_64_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_65_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_66_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_67_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_68_n_0),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_26_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    IOBUS_WR_OBUF_inst_i_27
       (.I0(\IOBUS_ADDR_OBUF[20]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[21]_inst_i_13_n_0 ),
        .I5(IOBUS_WR_OBUF_inst_i_69_n_0),
        .O(IOBUS_WR_OBUF_inst_i_27_n_0));
  LUT6 #(
    .INIT(64'h00000000AEAE00AE)) 
    IOBUS_WR_OBUF_inst_i_28
       (.I0(IOBUS_WR_OBUF_inst_i_70_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_7_n_0 ),
        .I3(IOBUS_WR_OBUF_inst_i_71_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_72_n_0),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    IOBUS_WR_OBUF_inst_i_29
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__4_i_12_n_0),
        .I2(srcB[20]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    IOBUS_WR_OBUF_inst_i_3
       (.I0(\FSM_sequential_PS_reg[0] ),
        .I1(IR[5]),
        .I2(IR[2]),
        .I3(PS),
        .I4(IR[4]),
        .I5(IOBUS_WR_OBUF_inst_i_13_n_0),
        .O(IOBUS_WR_OBUF_inst_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    IOBUS_WR_OBUF_inst_i_30
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_73_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_74_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_75_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_76_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_77_n_0),
        .O(IOBUS_WR_OBUF_inst_i_30_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    IOBUS_WR_OBUF_inst_i_31
       (.I0(IOBUS_WR_OBUF_inst_i_55_n_0),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[23]_inst_i_10_n_0 ),
        .I5(IOBUS_WR_OBUF_inst_i_78_n_0),
        .O(IOBUS_WR_OBUF_inst_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    IOBUS_WR_OBUF_inst_i_32
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_79_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_80_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_81_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_82_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_83_n_0),
        .O(IOBUS_WR_OBUF_inst_i_32_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    IOBUS_WR_OBUF_inst_i_33
       (.I0(\IOBUS_ADDR_OBUF[25]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[26]_inst_i_12_n_0 ),
        .I5(IOBUS_WR_OBUF_inst_i_84_n_0),
        .O(IOBUS_WR_OBUF_inst_i_33_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    IOBUS_WR_OBUF_inst_i_34
       (.I0(IOBUS_WR_OBUF_inst_i_50_n_0),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_85_n_0),
        .I5(\IOBUS_ADDR_OBUF[16]_inst_i_3_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_34_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    IOBUS_WR_OBUF_inst_i_35
       (.I0(\IOBUS_ADDR_OBUF[16]_inst_i_8_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_86_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_87_n_0),
        .I3(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_88_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_89_n_0),
        .O(IOBUS_WR_OBUF_inst_i_35_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    IOBUS_WR_OBUF_inst_i_36
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_90_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_91_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_92_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_93_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_94_n_0),
        .O(IOBUS_WR_OBUF_inst_i_36_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    IOBUS_WR_OBUF_inst_i_37
       (.I0(\IOBUS_ADDR_OBUF[23]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[22]_inst_i_9_n_0 ),
        .I5(IOBUS_WR_OBUF_inst_i_95_n_0),
        .O(IOBUS_WR_OBUF_inst_i_37_n_0));
  MUXF7 IOBUS_WR_OBUF_inst_i_38
       (.I0(IOBUS_WR_OBUF_inst_i_96_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_97_n_0),
        .O(IOBUS_WR_OBUF_inst_i_38_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 IOBUS_WR_OBUF_inst_i_39
       (.I0(IOBUS_WR_OBUF_inst_i_98_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_99_n_0),
        .O(IOBUS_WR_OBUF_inst_i_39_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'h5510FFFF55105510)) 
    IOBUS_WR_OBUF_inst_i_4
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_6_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[26]_inst_i_5_n_0 ),
        .I2(IOBUS_WR_OBUF_inst_i_14_n_0),
        .I3(\IOBUS_ADDR_OBUF[26]_inst_i_2_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_15_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_16_n_0),
        .O(IOBUS_WR_OBUF_inst_i_4_n_0));
  MUXF7 IOBUS_WR_OBUF_inst_i_40
       (.I0(IOBUS_WR_OBUF_inst_i_100_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_101_n_0),
        .O(IOBUS_WR_OBUF_inst_i_40_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 IOBUS_WR_OBUF_inst_i_41
       (.I0(IOBUS_WR_OBUF_inst_i_102_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_103_n_0),
        .O(IOBUS_WR_OBUF_inst_i_41_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'h0000888880008888)) 
    IOBUS_WR_OBUF_inst_i_42
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[28]_inst_i_11_n_0 ),
        .I2(\alu/p_0_in [4]),
        .I3(\alu/p_0_in [3]),
        .I4(i__carry__6_i_6_n_0),
        .I5(srcB[2]),
        .O(IOBUS_WR_OBUF_inst_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    IOBUS_WR_OBUF_inst_i_43
       (.I0(data1[27]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__5_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_43_n_0));
  LUT6 #(
    .INIT(64'h2222220202022202)) 
    IOBUS_WR_OBUF_inst_i_44
       (.I0(IOBUS_WR_OBUF_inst_i_104_n_0),
        .I1(\IOBUS_ADDR_OBUF[27]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_17_n_0 ),
        .I4(srcB[1]),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_18_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_44_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    IOBUS_WR_OBUF_inst_i_45
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[29]_inst_i_10_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_13_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    IOBUS_WR_OBUF_inst_i_46
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[27]),
        .O(IOBUS_WR_OBUF_inst_i_46_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    IOBUS_WR_OBUF_inst_i_47
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_8_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[29]_inst_i_9_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    IOBUS_WR_OBUF_inst_i_48
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__5_i_9_n_0),
        .I2(srcB[27]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    IOBUS_WR_OBUF_inst_i_49
       (.I0(data1[18]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__3_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_49_n_0));
  LUT6 #(
    .INIT(64'h5510FFFF55105510)) 
    IOBUS_WR_OBUF_inst_i_5
       (.I0(IOBUS_WR_OBUF_inst_i_17_n_0),
        .I1(\IOBUS_ADDR_OBUF[18]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[18]_inst_i_3_n_0 ),
        .I3(IOBUS_WR_OBUF_inst_i_18_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_19_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_20_n_0),
        .O(IOBUS_WR_OBUF_inst_i_5_n_0));
  LUT6 #(
    .INIT(64'hBBFF8B00BBFF8BFF)) 
    IOBUS_WR_OBUF_inst_i_50
       (.I0(\IOBUS_ADDR_OBUF[18]_inst_i_16_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ),
        .I3(srcB[1]),
        .I4(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .I5(IOBUS_WR_OBUF_inst_i_105_n_0),
        .O(IOBUS_WR_OBUF_inst_i_50_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_51
       (.I0(\IOBUS_ADDR_OBUF[20]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(IOBUS_WR_OBUF_inst_i_106_n_0),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[17]_inst_i_9_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_51_n_0));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_52
       (.I0(IOBUS_WR_OBUF_inst_i_105_n_0),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[19]_inst_i_16_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_52_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    IOBUS_WR_OBUF_inst_i_53
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[20]_inst_i_11_n_0 ),
        .I4(srcB[1]),
        .I5(IOBUS_WR_OBUF_inst_i_107_n_0),
        .O(IOBUS_WR_OBUF_inst_i_53_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_54
       (.I0(IOBUS_WR_OBUF_inst_i_108_n_0),
        .I1(srcB[1]),
        .I2(IOBUS_WR_OBUF_inst_i_109_n_0),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_110_n_0),
        .O(IOBUS_WR_OBUF_inst_i_54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    IOBUS_WR_OBUF_inst_i_55
       (.I0(\IOBUS_ADDR_OBUF[24]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[24]_inst_i_11_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[26]_inst_i_14_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_55_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hB800FFFF)) 
    IOBUS_WR_OBUF_inst_i_56
       (.I0(data1[24]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(memory_reg_mux_sel_b_pos_0_8[20]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_56_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    IOBUS_WR_OBUF_inst_i_57
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_111_n_0),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    IOBUS_WR_OBUF_inst_i_58
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[24]),
        .O(IOBUS_WR_OBUF_inst_i_58_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    IOBUS_WR_OBUF_inst_i_59
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_13_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ),
        .I4(srcB[1]),
        .I5(IOBUS_WR_OBUF_inst_i_112_n_0),
        .O(IOBUS_WR_OBUF_inst_i_59_n_0));
  LUT6 #(
    .INIT(64'h54FF54FF54FF5454)) 
    IOBUS_WR_OBUF_inst_i_6
       (.I0(IOBUS_WR_OBUF_inst_i_21_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_22_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_23_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_24_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_25_n_0),
        .I5(\IOBUS_ADDR_OBUF[19]_inst_i_2_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    IOBUS_WR_OBUF_inst_i_60
       (.I0(\IOBUS_ADDR_OBUF[24]_inst_i_11_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[26]_inst_i_14_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_61
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_17_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[24]_inst_i_8_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_61_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_62
       (.I0(IOBUS_WR_OBUF_inst_i_113_n_0),
        .I1(srcB[1]),
        .I2(IOBUS_WR_OBUF_inst_i_114_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_115_n_0),
        .O(IOBUS_WR_OBUF_inst_i_62_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_63
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_16_n_0 ),
        .I1(srcB[1]),
        .I2(IOBUS_WR_OBUF_inst_i_116_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[19]_inst_i_10_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_63_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    IOBUS_WR_OBUF_inst_i_64
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[23]_inst_i_11_n_0 ),
        .I4(srcB[1]),
        .I5(IOBUS_WR_OBUF_inst_i_117_n_0),
        .O(IOBUS_WR_OBUF_inst_i_64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    IOBUS_WR_OBUF_inst_i_65
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[21]),
        .O(IOBUS_WR_OBUF_inst_i_65_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    IOBUS_WR_OBUF_inst_i_66
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ),
        .I4(srcB[1]),
        .I5(IOBUS_WR_OBUF_inst_i_114_n_0),
        .O(IOBUS_WR_OBUF_inst_i_66_n_0));
  LUT4 #(
    .INIT(16'hE2FF)) 
    IOBUS_WR_OBUF_inst_i_67
       (.I0(\IOBUS_ADDR_OBUF[22]_inst_i_10_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[24]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_67_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_68
       (.I0(\IOBUS_ADDR_OBUF[23]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_16_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[21]_inst_i_12_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    IOBUS_WR_OBUF_inst_i_69
       (.I0(data1[20]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__4_i_12_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_69_n_0));
  LUT6 #(
    .INIT(64'h54FF54FF54FF5454)) 
    IOBUS_WR_OBUF_inst_i_7
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_6_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_26_n_0),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_2_n_0 ),
        .I3(IOBUS_WR_OBUF_inst_i_27_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_28_n_0),
        .I5(IOBUS_WR_OBUF_inst_i_29_n_0),
        .O(IOBUS_WR_OBUF_inst_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_70
       (.I0(IOBUS_WR_OBUF_inst_i_113_n_0),
        .I1(srcB[1]),
        .I2(IOBUS_WR_OBUF_inst_i_114_n_0),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_118_n_0),
        .O(IOBUS_WR_OBUF_inst_i_70_n_0));
  LUT4 #(
    .INIT(16'hE2FF)) 
    IOBUS_WR_OBUF_inst_i_71
       (.I0(\IOBUS_ADDR_OBUF[21]_inst_i_16_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[23]_inst_i_12_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_71_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_72
       (.I0(\IOBUS_ADDR_OBUF[22]_inst_i_10_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[20]_inst_i_12_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[20]_inst_i_9_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_73
       (.I0(\IOBUS_ADDR_OBUF[26]_inst_i_14_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[24]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[23]_inst_i_8_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_73_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    IOBUS_WR_OBUF_inst_i_74
       (.I0(\IOBUS_ADDR_OBUF[23]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_74_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    IOBUS_WR_OBUF_inst_i_75
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_112_n_0),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[26]_inst_i_8_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[23]_inst_i_11_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_75_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_76
       (.I0(IOBUS_WR_OBUF_inst_i_119_n_0),
        .I1(srcB[1]),
        .I2(IOBUS_WR_OBUF_inst_i_111_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_120_n_0),
        .O(IOBUS_WR_OBUF_inst_i_76_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    IOBUS_WR_OBUF_inst_i_77
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__4_i_9_n_0),
        .I2(srcB[23]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_77_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    IOBUS_WR_OBUF_inst_i_78
       (.I0(data1[23]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__4_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_78_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_79
       (.I0(IOBUS_WR_OBUF_inst_i_121_n_0),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[26]_inst_i_14_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[25]_inst_i_8_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_79_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    IOBUS_WR_OBUF_inst_i_8
       (.I0(IOBUS_WR_OBUF_inst_i_30_n_0),
        .I1(IOBUS_WR_OBUF_inst_i_31_n_0),
        .I2(IOBUS_ADDR_OBUF[28]),
        .I3(IOBUS_WR_OBUF_inst_i_32_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_33_n_0),
        .I5(IOBUS_ADDR_OBUF[29]),
        .O(IOBUS_WR_OBUF_inst_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    IOBUS_WR_OBUF_inst_i_80
       (.I0(\IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[27]_inst_i_17_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_80_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    IOBUS_WR_OBUF_inst_i_81
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[29]_inst_i_9_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .I4(srcB[1]),
        .I5(IOBUS_WR_OBUF_inst_i_111_n_0),
        .O(IOBUS_WR_OBUF_inst_i_81_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_82
       (.I0(IOBUS_WR_OBUF_inst_i_112_n_0),
        .I1(srcB[1]),
        .I2(IOBUS_WR_OBUF_inst_i_122_n_0),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_123_n_0),
        .O(IOBUS_WR_OBUF_inst_i_82_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    IOBUS_WR_OBUF_inst_i_83
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__5_i_11_n_0),
        .I2(srcB[25]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_83_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    IOBUS_WR_OBUF_inst_i_84
       (.I0(data1[25]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__5_i_11_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_84_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF002EFF2E)) 
    IOBUS_WR_OBUF_inst_i_85
       (.I0(\IOBUS_ADDR_OBUF[16]_inst_i_13_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[19]_inst_i_18_n_0 ),
        .I3(srcB[1]),
        .I4(IOBUS_WR_OBUF_inst_i_106_n_0),
        .I5(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_85_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A2A2A20)) 
    IOBUS_WR_OBUF_inst_i_86
       (.I0(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_106_n_0),
        .I2(srcB[1]),
        .I3(IOBUS_WR_OBUF_inst_i_124_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_125_n_0),
        .I5(\IOBUS_ADDR_OBUF[16]_inst_i_12_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_86_n_0));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_87
       (.I0(IOBUS_WR_OBUF_inst_i_105_n_0),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[19]_inst_i_17_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[19]_inst_i_16_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_87_n_0));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    IOBUS_WR_OBUF_inst_i_88
       (.I0(\IOBUS_ADDR_OBUF[16]_inst_i_10_n_0 ),
        .I1(IOBUS_WR_OBUF_inst_i_126_n_0),
        .I2(srcB[1]),
        .I3(IOBUS_WR_OBUF_inst_i_107_n_0),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_88_n_0));
  LUT6 #(
    .INIT(64'hEEE222E2FFFFFFFF)) 
    IOBUS_WR_OBUF_inst_i_89
       (.I0(IOBUS_WR_OBUF_inst_i_109_n_0),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[21]_inst_i_15_n_0 ),
        .I3(srcB[2]),
        .I4(\IOBUS_ADDR_OBUF[17]_inst_i_12_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_89_n_0));
  LUT6 #(
    .INIT(64'h0000000045450045)) 
    IOBUS_WR_OBUF_inst_i_9
       (.I0(IOBUS_ADDR_OBUF[30]),
        .I1(IOBUS_WR_OBUF_inst_i_34_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_35_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_36_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_37_n_0),
        .I5(IOBUS_ADDR_OBUF[31]),
        .O(IOBUS_WR_OBUF_inst_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_90
       (.I0(\IOBUS_ADDR_OBUF[25]_inst_i_12_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[23]_inst_i_12_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[22]_inst_i_7_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_90_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    IOBUS_WR_OBUF_inst_i_91
       (.I0(\IOBUS_ADDR_OBUF[22]_inst_i_10_n_0 ),
        .I1(srcB[1]),
        .I2(\IOBUS_ADDR_OBUF[24]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_91_n_0));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    IOBUS_WR_OBUF_inst_i_92
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[28]_inst_i_10_n_0 ),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_10_n_0 ),
        .I4(srcB[1]),
        .I5(IOBUS_WR_OBUF_inst_i_114_n_0),
        .O(IOBUS_WR_OBUF_inst_i_92_n_0));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    IOBUS_WR_OBUF_inst_i_93
       (.I0(IOBUS_WR_OBUF_inst_i_127_n_0),
        .I1(srcB[1]),
        .I2(IOBUS_WR_OBUF_inst_i_112_n_0),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(IOBUS_WR_OBUF_inst_i_128_n_0),
        .O(IOBUS_WR_OBUF_inst_i_93_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    IOBUS_WR_OBUF_inst_i_94
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry__4_i_10_n_0),
        .I2(srcB[22]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    IOBUS_WR_OBUF_inst_i_95
       (.I0(data1[22]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__4_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(IOBUS_WR_OBUF_inst_i_95_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_96
       (.I0(memory_reg_bram_3_n_62),
        .I1(memory_reg_bram_2_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_62),
        .O(IOBUS_WR_OBUF_inst_i_96_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_97
       (.I0(memory_reg_bram_7_n_62),
        .I1(memory_reg_bram_6_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_62),
        .O(IOBUS_WR_OBUF_inst_i_97_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_98
       (.I0(memory_reg_bram_11_n_62),
        .I1(memory_reg_bram_10_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_62),
        .O(IOBUS_WR_OBUF_inst_i_98_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    IOBUS_WR_OBUF_inst_i_99
       (.I0(memory_reg_bram_15_n_62),
        .I1(memory_reg_bram_14_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_62),
        .O(IOBUS_WR_OBUF_inst_i_99_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_1
       (.I0(JALR0_carry__0_i_8_n_0),
        .I1(JALR0_carry__0_i_9_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_n_0),
        .I3(JALR0_carry__0_i_10_n_0),
        .I4(memory_reg_mux_sel_b_pos_1_n_0),
        .I5(JALR0_carry__0_i_11_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_10
       (.I0(memory_reg_bram_7_n_40),
        .I1(memory_reg_bram_6_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_40),
        .O(JALR0_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_11
       (.I0(memory_reg_bram_3_n_40),
        .I1(memory_reg_bram_2_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_40),
        .O(JALR0_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_12
       (.I0(memory_reg_bram_15_n_41),
        .I1(memory_reg_bram_14_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_41),
        .O(JALR0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_13
       (.I0(memory_reg_bram_11_n_41),
        .I1(memory_reg_bram_10_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_41),
        .O(JALR0_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_14
       (.I0(memory_reg_bram_7_n_41),
        .I1(memory_reg_bram_6_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_41),
        .O(JALR0_carry__0_i_14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_15
       (.I0(memory_reg_bram_3_n_41),
        .I1(memory_reg_bram_2_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_41),
        .O(JALR0_carry__0_i_15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_16
       (.I0(memory_reg_bram_15_n_42),
        .I1(memory_reg_bram_14_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_42),
        .O(JALR0_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_17
       (.I0(memory_reg_bram_11_n_42),
        .I1(memory_reg_bram_10_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_42),
        .O(JALR0_carry__0_i_17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_18
       (.I0(memory_reg_bram_7_n_42),
        .I1(memory_reg_bram_6_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_42),
        .O(JALR0_carry__0_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_19
       (.I0(memory_reg_bram_3_n_42),
        .I1(memory_reg_bram_2_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_42),
        .O(JALR0_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_2
       (.I0(JALR0_carry__0_i_12_n_0),
        .I1(JALR0_carry__0_i_13_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_n_0),
        .I3(JALR0_carry__0_i_14_n_0),
        .I4(memory_reg_mux_sel_b_pos_1_n_0),
        .I5(JALR0_carry__0_i_15_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_3
       (.I0(JALR0_carry__0_i_16_n_0),
        .I1(JALR0_carry__0_i_17_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_n_0),
        .I3(JALR0_carry__0_i_18_n_0),
        .I4(memory_reg_mux_sel_b_pos_1_n_0),
        .I5(JALR0_carry__0_i_19_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[18]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__0_i_4
       (.I0(RF_RS10[7]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[20]),
        .O(memory_reg_mux_sel_b_pos_0_20[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__0_i_5
       (.I0(RF_RS10[6]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[19]),
        .O(memory_reg_mux_sel_b_pos_0_20[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__0_i_6
       (.I0(RF_RS10[5]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[18]),
        .O(memory_reg_mux_sel_b_pos_0_20[1]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__0_i_7
       (.I0(RF_RS10[4]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[17]),
        .O(memory_reg_mux_sel_b_pos_0_20[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_8
       (.I0(memory_reg_bram_15_n_40),
        .I1(memory_reg_bram_14_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_40),
        .O(JALR0_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__0_i_9
       (.I0(memory_reg_bram_11_n_40),
        .I1(memory_reg_bram_10_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_40),
        .O(JALR0_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_1
       (.I0(JALR0_carry__1_i_9_n_0),
        .I1(JALR0_carry__1_i_10_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_n_0),
        .I3(JALR0_carry__1_i_11_n_0),
        .I4(memory_reg_mux_sel_b_pos_1_n_0),
        .I5(JALR0_carry__1_i_12_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_10
       (.I0(memory_reg_bram_11_n_36),
        .I1(memory_reg_bram_10_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_36),
        .O(JALR0_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_11
       (.I0(memory_reg_bram_7_n_36),
        .I1(memory_reg_bram_6_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_36),
        .O(JALR0_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_12
       (.I0(memory_reg_bram_3_n_36),
        .I1(memory_reg_bram_2_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_36),
        .O(JALR0_carry__1_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_13
       (.I0(memory_reg_bram_15_n_37),
        .I1(memory_reg_bram_14_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_37),
        .O(JALR0_carry__1_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_14
       (.I0(memory_reg_bram_11_n_37),
        .I1(memory_reg_bram_10_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_37),
        .O(JALR0_carry__1_i_14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_15
       (.I0(memory_reg_bram_7_n_37),
        .I1(memory_reg_bram_6_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_37),
        .O(JALR0_carry__1_i_15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_16
       (.I0(memory_reg_bram_3_n_37),
        .I1(memory_reg_bram_2_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_37),
        .O(JALR0_carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_17
       (.I0(memory_reg_bram_15_n_39),
        .I1(memory_reg_bram_14_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_39),
        .O(JALR0_carry__1_i_17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_18
       (.I0(memory_reg_bram_11_n_39),
        .I1(memory_reg_bram_10_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_39),
        .O(JALR0_carry__1_i_18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_19
       (.I0(memory_reg_bram_7_n_39),
        .I1(memory_reg_bram_6_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_39),
        .O(JALR0_carry__1_i_19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_2
       (.I0(JALR0_carry__1_i_13_n_0),
        .I1(JALR0_carry__1_i_14_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_n_0),
        .I3(JALR0_carry__1_i_15_n_0),
        .I4(memory_reg_mux_sel_b_pos_1_n_0),
        .I5(JALR0_carry__1_i_16_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_20
       (.I0(memory_reg_bram_3_n_39),
        .I1(memory_reg_bram_2_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_39),
        .O(JALR0_carry__1_i_20_n_0));
  MUXF8 JALR0_carry__1_i_21
       (.I0(JALR0_carry__1_i_22_n_0),
        .I1(JALR0_carry__1_i_23_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[22]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 JALR0_carry__1_i_22
       (.I0(JALR0_carry__1_i_24_n_0),
        .I1(JALR0_carry__1_i_25_n_0),
        .O(JALR0_carry__1_i_22_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 JALR0_carry__1_i_23
       (.I0(JALR0_carry__1_i_26_n_0),
        .I1(JALR0_carry__1_i_27_n_0),
        .O(JALR0_carry__1_i_23_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_24
       (.I0(memory_reg_bram_3_n_38),
        .I1(memory_reg_bram_2_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_38),
        .O(JALR0_carry__1_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_25
       (.I0(memory_reg_bram_7_n_38),
        .I1(memory_reg_bram_6_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_38),
        .O(JALR0_carry__1_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_26
       (.I0(memory_reg_bram_11_n_38),
        .I1(memory_reg_bram_10_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_38),
        .O(JALR0_carry__1_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_27
       (.I0(memory_reg_bram_15_n_38),
        .I1(memory_reg_bram_14_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_38),
        .O(JALR0_carry__1_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_4
       (.I0(JALR0_carry__1_i_17_n_0),
        .I1(JALR0_carry__1_i_18_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_n_0),
        .I3(JALR0_carry__1_i_19_n_0),
        .I4(memory_reg_mux_sel_b_pos_1_n_0),
        .I5(JALR0_carry__1_i_20_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[21]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__1_i_5
       (.I0(RF_RS10[11]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_19[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__1_i_6
       (.I0(RF_RS10[10]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[23]),
        .O(memory_reg_mux_sel_b_pos_0_19[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__1_i_7
       (.I0(RF_RS10[9]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[22]),
        .O(memory_reg_mux_sel_b_pos_0_19[1]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__1_i_8
       (.I0(RF_RS10[8]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[21]),
        .O(memory_reg_mux_sel_b_pos_0_19[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    JALR0_carry__1_i_9
       (.I0(memory_reg_bram_15_n_36),
        .I1(memory_reg_bram_14_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_36),
        .O(JALR0_carry__1_i_9_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__2_i_4
       (.I0(RF_RS10[15]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_17[3]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry__2_i_5
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[14]),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_17[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__2_i_6
       (.I0(RF_RS10[13]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_17[1]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry__2_i_7
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[12]),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_17[0]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry__3_i_3
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[19]),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_16[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__3_i_4
       (.I0(RF_RS10[18]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_16[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__3_i_5
       (.I0(RF_RS10[17]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_16[1]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__3_i_6
       (.I0(RF_RS10[16]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_16[0]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry__4_i_3
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[23]),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_15[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__4_i_4
       (.I0(RF_RS10[22]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_15[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__4_i_5
       (.I0(RF_RS10[21]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_15[1]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__4_i_6
       (.I0(RF_RS10[20]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_15[0]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry__5_i_4
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[27]),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_18[3]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry__5_i_5
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[26]),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_18[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__5_i_6
       (.I0(RF_RS10[25]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_18[1]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry__5_i_7
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[24]),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_18[0]));
  LUT3 #(
    .INIT(8'h9A)) 
    JALR0_carry__6_i_3
       (.I0(memory_reg_mux_sel_b_pos_0_1[24]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(RF_RS10[31]),
        .O(memory_reg_mux_sel_b_pos_0_13[3]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry__6_i_4
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[30]),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_13[2]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry__6_i_5
       (.I0(RF_RS10[29]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_13[1]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry__6_i_6
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[28]),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(memory_reg_mux_sel_b_pos_0_13[0]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry_i_3
       (.I0(RF_RS10[3]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[16]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry_i_4
       (.I0(RF_RS10[2]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[15]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'hB4)) 
    JALR0_carry_i_5
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[1]),
        .I2(memory_reg_mux_sel_b_pos_0_1[14]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hD2)) 
    JALR0_carry_i_6
       (.I0(RF_RS10[0]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(memory_reg_mux_sel_b_pos_0_1[13]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    JALR0_carry_i_7
       (.I0(memory_reg_mux_sel_b_pos_0_1[12]),
        .I1(memory_reg_mux_sel_b_pos_0_1[11]),
        .I2(memory_reg_mux_sel_b_pos_0_1[9]),
        .I3(memory_reg_mux_sel_b_pos_0_1[8]),
        .I4(memory_reg_mux_sel_b_pos_0_1[10]),
        .O(memory_reg_mux_sel_b_pos_0_10));
  LUT4 #(
    .INIT(16'hABA8)) 
    \PC_COUNT[0]_i_1 
       (.I0(Q[0]),
        .I1(memory_reg_mux_sel_b_pos_0_4),
        .I2(memory_reg_mux_sel_b_pos_0_5),
        .I3(jalr[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[28]_i_1 
       (.I0(O),
        .I1(\PC_COUNT_reg[28] ),
        .I2(memory_reg_mux_sel_b_pos_0_4),
        .I3(PCP4[22]),
        .I4(memory_reg_mux_sel_b_pos_0_5),
        .I5(jalr[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[31]_i_10 
       (.I0(memory_reg_mux_sel_b_pos_0_1[24]),
        .I1(Q[31]),
        .O(\PC_COUNT_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[31]_i_13 
       (.I0(memory_reg_mux_sel_b_pos_0_1[24]),
        .I1(Q[31]),
        .O(\PC_COUNT_reg[31] ));
  LUT3 #(
    .INIT(8'hBF)) 
    \PC_COUNT[31]_i_17 
       (.I0(IR[4]),
        .I1(IR[6]),
        .I2(IR[5]),
        .O(\PC_COUNT[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \PC_COUNT[31]_i_4 
       (.I0(IR[4]),
        .I1(IR[5]),
        .O(memory_reg_mux_sel_b_pos_0_3));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \PC_COUNT[31]_i_5 
       (.I0(IR[3]),
        .I1(IR[2]),
        .O(memory_reg_mux_sel_b_pos_0_12));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000098)) 
    \PC_COUNT[31]_i_8 
       (.I0(IR[3]),
        .I1(IR[2]),
        .I2(\PC_COUNT_reg[0] ),
        .I3(\PC_COUNT[31]_i_17_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_6),
        .O(memory_reg_mux_sel_b_pos_0_4));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \PC_COUNT[31]_i_9 
       (.I0(IR[6]),
        .I1(IR[2]),
        .I2(memory_reg_mux_sel_b_pos_0_3),
        .I3(memory_reg_mux_sel_b_pos_0_6),
        .O(memory_reg_mux_sel_b_pos_0_5));
  LUT4 #(
    .INIT(16'h8E88)) 
    i__carry__0_i_1
       (.I0(result0_carry__1_i_10_n_0),
        .I1(srcB[9]),
        .I2(srcA[8]),
        .I3(srcB[8]),
        .O(\PC_COUNT_reg[15] [0]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__0_i_1__0
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[7]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(JALR0_carry_i_7_1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(result0_carry__0_i_9_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__0
       (.I0(result0_carry__2_i_9_n_0),
        .I1(\alu/p_0_in [15]),
        .I2(result0_carry__2_i_10_n_0),
        .I3(\alu/p_0_in [14]),
        .O(\PC_COUNT_reg[15]_2 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(result0_carry__0_i_10_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[4]));
  LUT4 #(
    .INIT(16'h0990)) 
    i__carry__0_i_3__0
       (.I0(result0_carry__2_i_11_n_0),
        .I1(\alu/p_0_in [13]),
        .I2(memory_reg_mux_sel_b_pos_0_8[8]),
        .I3(\alu/p_0_in [12]),
        .O(\PC_COUNT_reg[15]_2 [2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__0_i_4
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[4]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(JALR0_carry_i_7_1[0]));
  LUT6 #(
    .INIT(64'h00410000C382C3C3)) 
    i__carry__0_i_4__0
       (.I0(result0_carry_i_11_n_0),
        .I1(\alu/p_0_in [11]),
        .I2(result0_carry__1_i_9_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .I4(RF_RS10[10]),
        .I5(srcB[10]),
        .O(\PC_COUNT_reg[15]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5
       (.I0(srcA[7]),
        .I1(srcB[7]),
        .O(\PC_COUNT_reg[7]_3 [3]));
  LUT4 #(
    .INIT(16'h6006)) 
    i__carry__0_i_5__0
       (.I0(srcB[9]),
        .I1(result0_carry__1_i_10_n_0),
        .I2(srcA[8]),
        .I3(srcB[8]),
        .O(\PC_COUNT_reg[15]_2 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_6
       (.I0(result0_carry__0_i_9_n_0),
        .I1(srcB[6]),
        .O(\PC_COUNT_reg[7]_3 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_7
       (.I0(result0_carry__0_i_10_n_0),
        .I1(srcB[5]),
        .O(\PC_COUNT_reg[7]_3 [1]));
  LUT4 #(
    .INIT(16'hEF10)) 
    i__carry__0_i_8
       (.I0(result0_carry_i_11_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(RF_RS10[4]),
        .I3(\alu/p_0_in [4]),
        .O(\PC_COUNT_reg[7]_3 [0]));
  LUT4 #(
    .INIT(16'hE8C0)) 
    i__carry__1_i_1
       (.I0(result0_carry__4_i_10_n_0),
        .I1(result0_carry__4_i_9_n_0),
        .I2(srcB[23]),
        .I3(srcB[22]),
        .O(\PC_COUNT_reg[23] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__0
       (.I0(result0_carry__1_i_9_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[7]));
  LUT4 #(
    .INIT(16'hE888)) 
    i__carry__1_i_2
       (.I0(result0_carry__4_i_11_n_0),
        .I1(srcB[21]),
        .I2(result0_carry__4_i_12_n_0),
        .I3(srcB[20]),
        .O(\PC_COUNT_reg[23] [2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__1_i_2__0
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[10]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(JALR0_carry_i_7_2[1]));
  LUT4 #(
    .INIT(16'hE8C0)) 
    i__carry__1_i_3
       (.I0(result0_carry__3_i_10_n_0),
        .I1(result0_carry__3_i_9_n_0),
        .I2(srcB[19]),
        .I3(srcB[18]),
        .O(\PC_COUNT_reg[23] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3__0
       (.I0(result0_carry__1_i_10_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[6]));
  LUT4 #(
    .INIT(16'hE8C0)) 
    i__carry__1_i_4
       (.I0(result0_carry__3_i_12_n_0),
        .I1(result0_carry__3_i_11_n_0),
        .I2(srcB[17]),
        .I3(srcB[16]),
        .O(\PC_COUNT_reg[23] [0]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__1_i_4__0
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[8]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(JALR0_carry_i_7_2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_5
       (.I0(result0_carry__1_i_9_n_0),
        .I1(\alu/p_0_in [11]),
        .O(\PC_COUNT_reg[11]_0 [3]));
  LUT4 #(
    .INIT(16'h0660)) 
    i__carry__1_i_5__0
       (.I0(srcB[23]),
        .I1(result0_carry__4_i_9_n_0),
        .I2(result0_carry__4_i_10_n_0),
        .I3(srcB[22]),
        .O(\PC_COUNT_reg[23]_4 [3]));
  LUT4 #(
    .INIT(16'h0660)) 
    i__carry__1_i_6
       (.I0(srcB[21]),
        .I1(result0_carry__4_i_11_n_0),
        .I2(result0_carry__4_i_12_n_0),
        .I3(srcB[20]),
        .O(\PC_COUNT_reg[23]_4 [2]));
  LUT4 #(
    .INIT(16'h10EF)) 
    i__carry__1_i_6__0
       (.I0(result0_carry_i_11_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(RF_RS10[10]),
        .I3(srcB[10]),
        .O(\PC_COUNT_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_7
       (.I0(result0_carry__1_i_10_n_0),
        .I1(srcB[9]),
        .O(\PC_COUNT_reg[11]_0 [1]));
  LUT4 #(
    .INIT(16'h0660)) 
    i__carry__1_i_7__0
       (.I0(srcB[19]),
        .I1(result0_carry__3_i_9_n_0),
        .I2(result0_carry__3_i_10_n_0),
        .I3(srcB[18]),
        .O(\PC_COUNT_reg[23]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_8
       (.I0(srcA[8]),
        .I1(srcB[8]),
        .O(\PC_COUNT_reg[11]_0 [0]));
  LUT4 #(
    .INIT(16'h0660)) 
    i__carry__1_i_8__0
       (.I0(srcB[17]),
        .I1(result0_carry__3_i_11_n_0),
        .I2(result0_carry__3_i_12_n_0),
        .I3(srcB[16]),
        .O(\PC_COUNT_reg[23]_4 [0]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__2_i_1
       (.I0(memory_reg_mux_sel_b_pos_0_8[26]),
        .I1(srcB[30]),
        .I2(i__carry__6_i_6_n_0),
        .I3(i__carry__6_i_7_n_0),
        .O(\PC_COUNT_reg[30] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__0
       (.I0(result0_carry__2_i_9_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[11]));
  LUT4 #(
    .INIT(16'h8E88)) 
    i__carry__2_i_2
       (.I0(result0_carry__6_i_8_n_0),
        .I1(srcB[29]),
        .I2(memory_reg_mux_sel_b_pos_0_8[24]),
        .I3(srcB[28]),
        .O(\PC_COUNT_reg[30] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2__0
       (.I0(result0_carry__2_i_10_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[10]));
  LUT4 #(
    .INIT(16'hE888)) 
    i__carry__2_i_3
       (.I0(result0_carry__5_i_9_n_0),
        .I1(srcB[27]),
        .I2(result0_carry__5_i_10_n_0),
        .I3(srcB[26]),
        .O(\PC_COUNT_reg[30] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3__0
       (.I0(result0_carry__2_i_11_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[9]));
  LUT4 #(
    .INIT(16'h8E88)) 
    i__carry__2_i_4
       (.I0(result0_carry__5_i_11_n_0),
        .I1(srcB[25]),
        .I2(memory_reg_mux_sel_b_pos_0_8[20]),
        .I3(srcB[24]),
        .O(\PC_COUNT_reg[30] [0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    i__carry__2_i_4__0
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(result0_carry_i_11_n_0),
        .I2(RF_RS10[12]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .O(memory_reg_mux_sel_b_pos_0_14));
  LUT3 #(
    .INIT(8'h82)) 
    i__carry__2_i_5
       (.I0(result0_carry__6_i_9_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_8[26]),
        .I2(srcB[30]),
        .O(\PC_COUNT_reg[30]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_5__0
       (.I0(result0_carry__2_i_9_n_0),
        .I1(\alu/p_0_in [15]),
        .O(\PC_COUNT_reg[15]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_6
       (.I0(result0_carry__2_i_10_n_0),
        .I1(\alu/p_0_in [14]),
        .O(\PC_COUNT_reg[15]_3 [2]));
  LUT4 #(
    .INIT(16'h6006)) 
    i__carry__2_i_6__0
       (.I0(srcB[29]),
        .I1(result0_carry__6_i_8_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_8[24]),
        .I3(srcB[28]),
        .O(\PC_COUNT_reg[30]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_7
       (.I0(result0_carry__2_i_11_n_0),
        .I1(\alu/p_0_in [13]),
        .O(\PC_COUNT_reg[15]_3 [1]));
  LUT4 #(
    .INIT(16'h0660)) 
    i__carry__2_i_7__0
       (.I0(srcB[27]),
        .I1(result0_carry__5_i_9_n_0),
        .I2(result0_carry__5_i_10_n_0),
        .I3(srcB[26]),
        .O(\PC_COUNT_reg[30]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_8
       (.I0(memory_reg_mux_sel_b_pos_0_8[8]),
        .I1(\alu/p_0_in [12]),
        .O(\PC_COUNT_reg[15]_3 [0]));
  LUT4 #(
    .INIT(16'h6006)) 
    i__carry__2_i_8__0
       (.I0(srcB[25]),
        .I1(result0_carry__5_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_8[20]),
        .I3(srcB[24]),
        .O(\PC_COUNT_reg[30]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(result0_carry__3_i_9_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[15]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(result0_carry__3_i_10_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[14]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(result0_carry__3_i_11_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[13]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(result0_carry__3_i_12_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[12]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_5
       (.I0(result0_carry__3_i_9_n_0),
        .I1(srcB[19]),
        .O(\PC_COUNT_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_6
       (.I0(result0_carry__3_i_10_n_0),
        .I1(srcB[18]),
        .O(\PC_COUNT_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_7
       (.I0(result0_carry__3_i_11_n_0),
        .I1(srcB[17]),
        .O(\PC_COUNT_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__3_i_8
       (.I0(result0_carry__3_i_12_n_0),
        .I1(srcB[16]),
        .O(\PC_COUNT_reg[19] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(result0_carry__4_i_9_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[19]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(result0_carry__4_i_10_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[18]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(result0_carry__4_i_11_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[17]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(result0_carry__4_i_12_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[16]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_5
       (.I0(result0_carry__4_i_9_n_0),
        .I1(srcB[23]),
        .O(\PC_COUNT_reg[23]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_6
       (.I0(result0_carry__4_i_10_n_0),
        .I1(srcB[22]),
        .O(\PC_COUNT_reg[23]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_7
       (.I0(result0_carry__4_i_11_n_0),
        .I1(srcB[21]),
        .O(\PC_COUNT_reg[23]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__4_i_8
       (.I0(result0_carry__4_i_12_n_0),
        .I1(srcB[20]),
        .O(\PC_COUNT_reg[23]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(result0_carry__5_i_9_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[23]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(result0_carry__5_i_10_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[22]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(result0_carry__5_i_11_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[21]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_4
       (.I0(result0_carry__5_i_9_n_0),
        .I1(srcB[27]),
        .O(\PC_COUNT_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_5
       (.I0(result0_carry__5_i_10_n_0),
        .I1(srcB[26]),
        .O(\PC_COUNT_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__5_i_6
       (.I0(result0_carry__5_i_11_n_0),
        .I1(srcB[25]),
        .O(\PC_COUNT_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_7
       (.I0(memory_reg_mux_sel_b_pos_0_8[20]),
        .I1(srcB[24]),
        .O(\PC_COUNT_reg[27]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(result0_carry__6_i_8_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[25]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_2
       (.I0(i__carry__6_i_6_n_0),
        .I1(i__carry__6_i_7_n_0),
        .O(\PC_COUNT_reg[31]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_3
       (.I0(memory_reg_mux_sel_b_pos_0_8[26]),
        .I1(srcB[30]),
        .O(\PC_COUNT_reg[31]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__6_i_4
       (.I0(result0_carry__6_i_8_n_0),
        .I1(srcB[29]),
        .O(\PC_COUNT_reg[31]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_5
       (.I0(memory_reg_mux_sel_b_pos_0_8[24]),
        .I1(srcB[28]),
        .O(\PC_COUNT_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    i__carry__6_i_6
       (.I0(memory_reg_mux_sel_b_pos_0_1[24]),
        .I1(result0_carry_i_11_n_0),
        .I2(RF_RS10[31]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .O(i__carry__6_i_6_n_0));
  LUT6 #(
    .INIT(64'h2F20FF0F2F20F000)) 
    i__carry__6_i_7
       (.I0(RF_RS20[28]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[24]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I5(Q[31]),
        .O(i__carry__6_i_7_n_0));
  LUT4 #(
    .INIT(16'hB230)) 
    i__carry_i_1
       (.I0(result0_carry__0_i_9_n_0),
        .I1(srcA[7]),
        .I2(srcB[7]),
        .I3(srcB[6]),
        .O(\PC_COUNT_reg[7] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(result0_carry_i_9_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[3]));
  LUT4 #(
    .INIT(16'hD444)) 
    i__carry_i_2
       (.I0(\alu/p_0_in [3]),
        .I1(result0_carry_i_9_n_0),
        .I2(result0_carry_i_10_n_0),
        .I3(srcB[2]),
        .O(\PC_COUNT_reg[7] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2__0
       (.I0(result0_carry_i_10_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[2]));
  LUT4 #(
    .INIT(16'h0990)) 
    i__carry_i_3
       (.I0(srcB[7]),
        .I1(srcA[7]),
        .I2(result0_carry__0_i_9_n_0),
        .I3(srcB[6]),
        .O(\PC_COUNT_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_3__0
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[1]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(memory_reg_mux_sel_b_pos_0_8[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(result0_carry_i_12_n_0),
        .O(memory_reg_mux_sel_b_pos_0_8[0]));
  LUT6 #(
    .INIT(64'h3C283C3C00140000)) 
    i__carry_i_4__0
       (.I0(result0_carry_i_11_n_0),
        .I1(srcB[5]),
        .I2(result0_carry__0_i_10_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .I4(RF_RS10[4]),
        .I5(\alu/p_0_in [4]),
        .O(\PC_COUNT_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h0990)) 
    i__carry_i_5
       (.I0(\alu/p_0_in [3]),
        .I1(result0_carry_i_9_n_0),
        .I2(srcB[2]),
        .I3(result0_carry_i_10_n_0),
        .O(\PC_COUNT_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__0
       (.I0(\alu/p_0_in [3]),
        .I1(result0_carry_i_9_n_0),
        .O(\PC_COUNT_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6
       (.I0(srcB[2]),
        .I1(result0_carry_i_10_n_0),
        .O(\PC_COUNT_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h0000363336330000)) 
    i__carry_i_6__0
       (.I0(result0_carry_i_11_n_0),
        .I1(srcB[1]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[1]),
        .I4(srcB[0]),
        .I5(result0_carry_i_12_n_0),
        .O(\PC_COUNT_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h3633)) 
    i__carry_i_7
       (.I0(result0_carry_i_11_n_0),
        .I1(srcB[1]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[1]),
        .O(\PC_COUNT_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8
       (.I0(result0_carry_i_12_n_0),
        .I1(srcB[0]),
        .O(\PC_COUNT_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ioBuffer[31]_i_2 
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(IR[4]),
        .O(memory_reg_mux_sel_b_pos_0_0));
  LUT5 #(
    .INIT(32'h10100010)) 
    \ioBuffer[31]_i_3 
       (.I0(memory_reg_mux_sel_b_pos_0_6),
        .I1(IOBUS_WR_OBUF_inst_i_13_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_3),
        .I3(IR[2]),
        .I4(IR[4]),
        .O(memory_reg_mux_sel_b_pos_0_7));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [0]),
        .Q(ioBuffer[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[10] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [10]),
        .Q(ioBuffer[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[11] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [11]),
        .Q(ioBuffer[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[12] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [12]),
        .Q(ioBuffer[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[13] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [13]),
        .Q(ioBuffer[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[14] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [14]),
        .Q(ioBuffer[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[15] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [15]),
        .Q(ioBuffer[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[16] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [16]),
        .Q(ioBuffer[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[17] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [17]),
        .Q(ioBuffer[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[18] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [18]),
        .Q(ioBuffer[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[19] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [19]),
        .Q(ioBuffer[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [1]),
        .Q(ioBuffer[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[20] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [20]),
        .Q(ioBuffer[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[21] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [21]),
        .Q(ioBuffer[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[22] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [22]),
        .Q(ioBuffer[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[23] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [23]),
        .Q(ioBuffer[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[24] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [24]),
        .Q(ioBuffer[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[25] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [25]),
        .Q(ioBuffer[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[26] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [26]),
        .Q(ioBuffer[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[27] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [27]),
        .Q(ioBuffer[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[28] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [28]),
        .Q(ioBuffer[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[29] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [29]),
        .Q(ioBuffer[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [2]),
        .Q(ioBuffer[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[30] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [30]),
        .Q(ioBuffer[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[31] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [31]),
        .Q(ioBuffer[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [3]),
        .Q(ioBuffer[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [4]),
        .Q(ioBuffer[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [5]),
        .Q(ioBuffer[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [6]),
        .Q(ioBuffer[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [7]),
        .Q(ioBuffer[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [8]),
        .Q(ioBuffer[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ioBuffer_reg[9] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(\ioBuffer_reg[31]_0 [9]),
        .Q(ioBuffer[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_mux_sel_b_pos_3_i_10
       (.I0(memory_reg_bram_7_n_64),
        .I1(memory_reg_bram_6_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_64),
        .O(memory_mux_sel_b_pos_3_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_mux_sel_b_pos_3_i_11
       (.I0(memory_reg_bram_11_n_64),
        .I1(memory_reg_bram_10_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_64),
        .O(memory_mux_sel_b_pos_3_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_mux_sel_b_pos_3_i_12
       (.I0(memory_reg_bram_15_n_64),
        .I1(memory_reg_bram_14_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_64),
        .O(memory_mux_sel_b_pos_3_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_mux_sel_b_pos_3_i_13
       (.I0(memory_reg_bram_3_n_61),
        .I1(memory_reg_bram_2_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_61),
        .O(memory_mux_sel_b_pos_3_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_mux_sel_b_pos_3_i_14
       (.I0(memory_reg_bram_7_n_61),
        .I1(memory_reg_bram_6_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_61),
        .O(memory_mux_sel_b_pos_3_i_14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_mux_sel_b_pos_3_i_15
       (.I0(memory_reg_bram_11_n_61),
        .I1(memory_reg_bram_10_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_61),
        .O(memory_mux_sel_b_pos_3_i_15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_mux_sel_b_pos_3_i_16
       (.I0(memory_reg_bram_15_n_61),
        .I1(memory_reg_bram_14_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_61),
        .O(memory_mux_sel_b_pos_3_i_16_n_0));
  LUT6 #(
    .INIT(64'h00004500F5004500)) 
    memory_mux_sel_b_pos_3_i_2
       (.I0(IR[3]),
        .I1(IR[4]),
        .I2(IR[2]),
        .I3(memory_reg_mux_sel_b_pos_3_0),
        .I4(IR[6]),
        .I5(memory_reg_mux_sel_b_pos_0_3),
        .O(memory_reg_mux_sel_b_pos_0_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_mux_sel_b_pos_3_i_9
       (.I0(memory_reg_bram_3_n_64),
        .I1(memory_reg_bram_2_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_64),
        .O(memory_mux_sel_b_pos_3_i_9_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000FE0006E300A446B30082A6330034151376528413AA0552B7),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_0
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_0_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_0_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_0_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_0_n_4,memory_reg_bram_0_n_5,memory_reg_bram_0_n_6,memory_reg_bram_0_n_7,memory_reg_bram_0_n_8,memory_reg_bram_0_n_9,memory_reg_bram_0_n_10,memory_reg_bram_0_n_11,memory_reg_bram_0_n_12,memory_reg_bram_0_n_13,memory_reg_bram_0_n_14,memory_reg_bram_0_n_15,memory_reg_bram_0_n_16,memory_reg_bram_0_n_17,memory_reg_bram_0_n_18,memory_reg_bram_0_n_19,memory_reg_bram_0_n_20,memory_reg_bram_0_n_21,memory_reg_bram_0_n_22,memory_reg_bram_0_n_23,memory_reg_bram_0_n_24,memory_reg_bram_0_n_25,memory_reg_bram_0_n_26,memory_reg_bram_0_n_27,memory_reg_bram_0_n_28,memory_reg_bram_0_n_29,memory_reg_bram_0_n_30,memory_reg_bram_0_n_31,memory_reg_bram_0_n_32,memory_reg_bram_0_n_33,memory_reg_bram_0_n_34,memory_reg_bram_0_n_35}),
        .DOBDO({memory_reg_bram_0_n_36,memory_reg_bram_0_n_37,memory_reg_bram_0_n_38,memory_reg_bram_0_n_39,memory_reg_bram_0_n_40,memory_reg_bram_0_n_41,memory_reg_bram_0_n_42,memory_reg_bram_0_n_43,memory_reg_bram_0_n_44,memory_reg_bram_0_n_45,memory_reg_bram_0_n_46,memory_reg_bram_0_n_47,memory_reg_bram_0_n_48,memory_reg_bram_0_n_49,memory_reg_bram_0_n_50,memory_reg_bram_0_n_51,memory_reg_bram_0_n_52,memory_reg_bram_0_n_53,memory_reg_bram_0_n_54,memory_reg_bram_0_n_55,memory_reg_bram_0_n_56,memory_reg_bram_0_n_57,memory_reg_bram_0_n_58,memory_reg_bram_0_n_59,memory_reg_bram_0_n_60,memory_reg_bram_0_n_61,memory_reg_bram_0_n_62,memory_reg_bram_0_n_63,memory_reg_bram_0_n_64,memory_reg_bram_0_n_65,memory_reg_bram_0_n_66,memory_reg_bram_0_n_67}),
        .DOPADOP(NLW_memory_reg_bram_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_0_i_1_n_0),
        .ENBWREN(memory_reg_bram_0_0),
        .INJECTDBITERR(NLW_memory_reg_bram_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_0_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_0_i_27_n_0,memory_reg_bram_0_i_28_n_0,memory_reg_bram_0_i_29_n_0,memory_reg_bram_0_i_30_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    memory_reg_bram_0_i_1
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .O(memory_reg_bram_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h8B888B888B88BBBB)) 
    memory_reg_bram_0_i_11
       (.I0(memory_reg_bram_0_1[7]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(DIADI[4]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(memory_reg_bram_0_i_32_n_0),
        .O(memory_reg_bram_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h8B888B888B88BBBB)) 
    memory_reg_bram_0_i_12
       (.I0(memory_reg_bram_0_1[6]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(DIADI[3]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(memory_reg_bram_0_i_33_n_0),
        .O(memory_reg_bram_0_i_12_n_0));
  LUT6 #(
    .INIT(64'h8B888B888B88BBBB)) 
    memory_reg_bram_0_i_13
       (.I0(memory_reg_bram_0_1[5]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(DIADI[2]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(memory_reg_bram_0_i_34_n_0),
        .O(memory_reg_bram_0_i_13_n_0));
  LUT6 #(
    .INIT(64'h888B888B888BBBBB)) 
    memory_reg_bram_0_i_14
       (.I0(memory_reg_bram_0_1[4]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_35_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(memory_reg_bram_0_i_36_n_0),
        .O(memory_reg_bram_0_i_14_n_0));
  LUT6 #(
    .INIT(64'h888B888B888BBBBB)) 
    memory_reg_bram_0_i_15
       (.I0(memory_reg_bram_0_1[3]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_37_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(memory_reg_bram_0_i_38_n_0),
        .O(memory_reg_bram_0_i_15_n_0));
  LUT6 #(
    .INIT(64'h8B888B888B88BBBB)) 
    memory_reg_bram_0_i_16
       (.I0(memory_reg_bram_0_1[2]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(IOBUS_OUT_OBUF[2]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(memory_reg_bram_0_i_39_n_0),
        .O(memory_reg_bram_0_i_16_n_0));
  LUT6 #(
    .INIT(64'h8B888B888B88BBBB)) 
    memory_reg_bram_0_i_17
       (.I0(memory_reg_bram_0_1[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(IOBUS_OUT_OBUF[1]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(memory_reg_bram_0_i_40_n_0),
        .O(memory_reg_bram_0_i_17_n_0));
  LUT6 #(
    .INIT(64'h8B888B888B88BBBB)) 
    memory_reg_bram_0_i_18
       (.I0(memory_reg_bram_0_1[0]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(IOBUS_OUT_OBUF[0]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(memory_reg_bram_0_i_41_n_0),
        .O(memory_reg_bram_0_i_18_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_0_i_27
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_0_i_1_n_0),
        .O(memory_reg_bram_0_i_27_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_0_i_28
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_0_i_1_n_0),
        .O(memory_reg_bram_0_i_28_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_0_i_29
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_0_i_1_n_0),
        .O(memory_reg_bram_0_i_29_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_0_i_30
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_0_i_1_n_0),
        .O(memory_reg_bram_0_i_30_n_0));
  MUXF8 memory_reg_bram_0_i_31
       (.I0(memory_reg_bram_0_i_46_n_0),
        .I1(memory_reg_bram_0_i_47_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[6]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_bram_0_i_32
       (.I0(memory_reg_mux_sel_b_pos_0_9),
        .I1(RF_RS20[20]),
        .O(memory_reg_bram_0_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_bram_0_i_33
       (.I0(memory_reg_mux_sel_b_pos_0_9),
        .I1(RF_RS20[19]),
        .O(memory_reg_bram_0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_bram_0_i_34
       (.I0(memory_reg_mux_sel_b_pos_0_9),
        .I1(RF_RS20[18]),
        .O(memory_reg_bram_0_i_34_n_0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    memory_reg_bram_0_i_35
       (.I0(memory_reg_mux_sel_b_pos_0_1[15]),
        .I1(memory_reg_mux_sel_b_pos_0_1[13]),
        .I2(memory_reg_mux_sel_b_pos_0_1[14]),
        .I3(memory_reg_mux_sel_b_pos_0_1[16]),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(RF_RS20[4]),
        .O(memory_reg_bram_0_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_bram_0_i_36
       (.I0(memory_reg_mux_sel_b_pos_0_9),
        .I1(RF_RS20[17]),
        .O(memory_reg_bram_0_i_36_n_0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    memory_reg_bram_0_i_37
       (.I0(memory_reg_mux_sel_b_pos_0_1[15]),
        .I1(memory_reg_mux_sel_b_pos_0_1[13]),
        .I2(memory_reg_mux_sel_b_pos_0_1[14]),
        .I3(memory_reg_mux_sel_b_pos_0_1[16]),
        .I4(memory_reg_mux_sel_b_pos_0_1[17]),
        .I5(RF_RS20[3]),
        .O(memory_reg_bram_0_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_bram_0_i_38
       (.I0(memory_reg_mux_sel_b_pos_0_9),
        .I1(RF_RS20[16]),
        .O(memory_reg_bram_0_i_38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_bram_0_i_39
       (.I0(memory_reg_mux_sel_b_pos_0_9),
        .I1(RF_RS20[15]),
        .O(memory_reg_bram_0_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_bram_0_i_40
       (.I0(memory_reg_mux_sel_b_pos_0_9),
        .I1(RF_RS20[14]),
        .O(memory_reg_bram_0_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'hB)) 
    memory_reg_bram_0_i_41
       (.I0(memory_reg_mux_sel_b_pos_0_9),
        .I1(RF_RS20[13]),
        .O(memory_reg_bram_0_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h101F)) 
    memory_reg_bram_0_i_42
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(IOBUS_ADDR_OBUF[1]),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .O(memory_reg_bram_0_i_42_n_0));
  LUT4 #(
    .INIT(16'h1557)) 
    memory_reg_bram_0_i_43
       (.I0(memory_reg_mux_sel_b_pos_0_1[6]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[5]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .O(memory_reg_bram_0_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0407)) 
    memory_reg_bram_0_i_44
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .O(memory_reg_bram_0_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    memory_reg_bram_0_i_45
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(IOBUS_ADDR_OBUF[0]),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(memory_reg_bram_0_i_45_n_0));
  MUXF7 memory_reg_bram_0_i_46
       (.I0(memory_reg_bram_0_i_48_n_0),
        .I1(memory_reg_bram_0_i_49_n_0),
        .O(memory_reg_bram_0_i_46_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 memory_reg_bram_0_i_47
       (.I0(memory_reg_bram_0_i_50_n_0),
        .I1(memory_reg_bram_0_i_51_n_0),
        .O(memory_reg_bram_0_i_47_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_reg_bram_0_i_48
       (.I0(memory_reg_bram_3_n_54),
        .I1(memory_reg_bram_2_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_54),
        .O(memory_reg_bram_0_i_48_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_reg_bram_0_i_49
       (.I0(memory_reg_bram_7_n_54),
        .I1(memory_reg_bram_6_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_54),
        .O(memory_reg_bram_0_i_49_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_reg_bram_0_i_50
       (.I0(memory_reg_bram_11_n_54),
        .I1(memory_reg_bram_10_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_54),
        .O(memory_reg_bram_0_i_50_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    memory_reg_bram_0_i_51
       (.I0(memory_reg_bram_15_n_54),
        .I1(memory_reg_bram_14_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_54),
        .O(memory_reg_bram_0_i_51_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_1
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_1_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_1_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_1_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_1_n_4,memory_reg_bram_1_n_5,memory_reg_bram_1_n_6,memory_reg_bram_1_n_7,memory_reg_bram_1_n_8,memory_reg_bram_1_n_9,memory_reg_bram_1_n_10,memory_reg_bram_1_n_11,memory_reg_bram_1_n_12,memory_reg_bram_1_n_13,memory_reg_bram_1_n_14,memory_reg_bram_1_n_15,memory_reg_bram_1_n_16,memory_reg_bram_1_n_17,memory_reg_bram_1_n_18,memory_reg_bram_1_n_19,memory_reg_bram_1_n_20,memory_reg_bram_1_n_21,memory_reg_bram_1_n_22,memory_reg_bram_1_n_23,memory_reg_bram_1_n_24,memory_reg_bram_1_n_25,memory_reg_bram_1_n_26,memory_reg_bram_1_n_27,memory_reg_bram_1_n_28,memory_reg_bram_1_n_29,memory_reg_bram_1_n_30,memory_reg_bram_1_n_31,memory_reg_bram_1_n_32,memory_reg_bram_1_n_33,memory_reg_bram_1_n_34,memory_reg_bram_1_n_35}),
        .DOBDO({memory_reg_bram_1_n_36,memory_reg_bram_1_n_37,memory_reg_bram_1_n_38,memory_reg_bram_1_n_39,memory_reg_bram_1_n_40,memory_reg_bram_1_n_41,memory_reg_bram_1_n_42,memory_reg_bram_1_n_43,memory_reg_bram_1_n_44,memory_reg_bram_1_n_45,memory_reg_bram_1_n_46,memory_reg_bram_1_n_47,memory_reg_bram_1_n_48,memory_reg_bram_1_n_49,memory_reg_bram_1_n_50,memory_reg_bram_1_n_51,memory_reg_bram_1_n_52,memory_reg_bram_1_n_53,memory_reg_bram_1_n_54,memory_reg_bram_1_n_55,memory_reg_bram_1_n_56,memory_reg_bram_1_n_57,memory_reg_bram_1_n_58,memory_reg_bram_1_n_59,memory_reg_bram_1_n_60,memory_reg_bram_1_n_61,memory_reg_bram_1_n_62,memory_reg_bram_1_n_63,memory_reg_bram_1_n_64,memory_reg_bram_1_n_65,memory_reg_bram_1_n_66,memory_reg_bram_1_n_67}),
        .DOPADOP(NLW_memory_reg_bram_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_1_i_1_n_0),
        .ENBWREN(memory_reg_bram_1_0),
        .INJECTDBITERR(NLW_memory_reg_bram_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_1_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_1_i_3_n_0,memory_reg_bram_1_i_4_n_0,memory_reg_bram_1_i_5_n_0,memory_reg_bram_1_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_10" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "11263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_10
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_10_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_10_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_10_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_10_n_4,memory_reg_bram_10_n_5,memory_reg_bram_10_n_6,memory_reg_bram_10_n_7,memory_reg_bram_10_n_8,memory_reg_bram_10_n_9,memory_reg_bram_10_n_10,memory_reg_bram_10_n_11,memory_reg_bram_10_n_12,memory_reg_bram_10_n_13,memory_reg_bram_10_n_14,memory_reg_bram_10_n_15,memory_reg_bram_10_n_16,memory_reg_bram_10_n_17,memory_reg_bram_10_n_18,memory_reg_bram_10_n_19,memory_reg_bram_10_n_20,memory_reg_bram_10_n_21,memory_reg_bram_10_n_22,memory_reg_bram_10_n_23,memory_reg_bram_10_n_24,memory_reg_bram_10_n_25,memory_reg_bram_10_n_26,memory_reg_bram_10_n_27,memory_reg_bram_10_n_28,memory_reg_bram_10_n_29,memory_reg_bram_10_n_30,memory_reg_bram_10_n_31,memory_reg_bram_10_n_32,memory_reg_bram_10_n_33,memory_reg_bram_10_n_34,memory_reg_bram_10_n_35}),
        .DOBDO({memory_reg_bram_10_n_36,memory_reg_bram_10_n_37,memory_reg_bram_10_n_38,memory_reg_bram_10_n_39,memory_reg_bram_10_n_40,memory_reg_bram_10_n_41,memory_reg_bram_10_n_42,memory_reg_bram_10_n_43,memory_reg_bram_10_n_44,memory_reg_bram_10_n_45,memory_reg_bram_10_n_46,memory_reg_bram_10_n_47,memory_reg_bram_10_n_48,memory_reg_bram_10_n_49,memory_reg_bram_10_n_50,memory_reg_bram_10_n_51,memory_reg_bram_10_n_52,memory_reg_bram_10_n_53,memory_reg_bram_10_n_54,memory_reg_bram_10_n_55,memory_reg_bram_10_n_56,memory_reg_bram_10_n_57,memory_reg_bram_10_n_58,memory_reg_bram_10_n_59,memory_reg_bram_10_n_60,memory_reg_bram_10_n_61,memory_reg_bram_10_n_62,memory_reg_bram_10_n_63,memory_reg_bram_10_n_64,memory_reg_bram_10_n_65,memory_reg_bram_10_n_66,memory_reg_bram_10_n_67}),
        .DOPADOP(NLW_memory_reg_bram_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_10_i_1_n_0),
        .ENBWREN(memory_reg_bram_10_0),
        .INJECTDBITERR(NLW_memory_reg_bram_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_10_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_10_i_3_n_0,memory_reg_bram_10_i_4_n_0,memory_reg_bram_10_i_5_n_0,memory_reg_bram_10_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0008)) 
    memory_reg_bram_10_i_1
       (.I0(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .O(memory_reg_bram_10_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_10_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_10_i_1_n_0),
        .O(memory_reg_bram_10_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_10_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_10_i_1_n_0),
        .O(memory_reg_bram_10_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_10_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_10_i_1_n_0),
        .O(memory_reg_bram_10_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_10_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_10_i_1_n_0),
        .O(memory_reg_bram_10_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_11" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "11264" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_11
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_11_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_11_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_11_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_11_n_4,memory_reg_bram_11_n_5,memory_reg_bram_11_n_6,memory_reg_bram_11_n_7,memory_reg_bram_11_n_8,memory_reg_bram_11_n_9,memory_reg_bram_11_n_10,memory_reg_bram_11_n_11,memory_reg_bram_11_n_12,memory_reg_bram_11_n_13,memory_reg_bram_11_n_14,memory_reg_bram_11_n_15,memory_reg_bram_11_n_16,memory_reg_bram_11_n_17,memory_reg_bram_11_n_18,memory_reg_bram_11_n_19,memory_reg_bram_11_n_20,memory_reg_bram_11_n_21,memory_reg_bram_11_n_22,memory_reg_bram_11_n_23,memory_reg_bram_11_n_24,memory_reg_bram_11_n_25,memory_reg_bram_11_n_26,memory_reg_bram_11_n_27,memory_reg_bram_11_n_28,memory_reg_bram_11_n_29,memory_reg_bram_11_n_30,memory_reg_bram_11_n_31,memory_reg_bram_11_n_32,memory_reg_bram_11_n_33,memory_reg_bram_11_n_34,memory_reg_bram_11_n_35}),
        .DOBDO({memory_reg_bram_11_n_36,memory_reg_bram_11_n_37,memory_reg_bram_11_n_38,memory_reg_bram_11_n_39,memory_reg_bram_11_n_40,memory_reg_bram_11_n_41,memory_reg_bram_11_n_42,memory_reg_bram_11_n_43,memory_reg_bram_11_n_44,memory_reg_bram_11_n_45,memory_reg_bram_11_n_46,memory_reg_bram_11_n_47,memory_reg_bram_11_n_48,memory_reg_bram_11_n_49,memory_reg_bram_11_n_50,memory_reg_bram_11_n_51,memory_reg_bram_11_n_52,memory_reg_bram_11_n_53,memory_reg_bram_11_n_54,memory_reg_bram_11_n_55,memory_reg_bram_11_n_56,memory_reg_bram_11_n_57,memory_reg_bram_11_n_58,memory_reg_bram_11_n_59,memory_reg_bram_11_n_60,memory_reg_bram_11_n_61,memory_reg_bram_11_n_62,memory_reg_bram_11_n_63,memory_reg_bram_11_n_64,memory_reg_bram_11_n_65,memory_reg_bram_11_n_66,memory_reg_bram_11_n_67}),
        .DOPADOP(NLW_memory_reg_bram_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_11_i_1_n_0),
        .ENBWREN(memory_reg_bram_11_0),
        .INJECTDBITERR(NLW_memory_reg_bram_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_11_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_11_i_3_n_0,memory_reg_bram_11_i_4_n_0,memory_reg_bram_11_i_5_n_0,memory_reg_bram_11_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_11_i_1
       (.I0(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .O(memory_reg_bram_11_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_11_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_11_i_1_n_0),
        .O(memory_reg_bram_11_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_11_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_11_i_1_n_0),
        .O(memory_reg_bram_11_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_11_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_11_i_1_n_0),
        .O(memory_reg_bram_11_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_11_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_11_i_1_n_0),
        .O(memory_reg_bram_11_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_12" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "13311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_12
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_12_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_12_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_12_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_12_n_4,memory_reg_bram_12_n_5,memory_reg_bram_12_n_6,memory_reg_bram_12_n_7,memory_reg_bram_12_n_8,memory_reg_bram_12_n_9,memory_reg_bram_12_n_10,memory_reg_bram_12_n_11,memory_reg_bram_12_n_12,memory_reg_bram_12_n_13,memory_reg_bram_12_n_14,memory_reg_bram_12_n_15,memory_reg_bram_12_n_16,memory_reg_bram_12_n_17,memory_reg_bram_12_n_18,memory_reg_bram_12_n_19,memory_reg_bram_12_n_20,memory_reg_bram_12_n_21,memory_reg_bram_12_n_22,memory_reg_bram_12_n_23,memory_reg_bram_12_n_24,memory_reg_bram_12_n_25,memory_reg_bram_12_n_26,memory_reg_bram_12_n_27,memory_reg_bram_12_n_28,memory_reg_bram_12_n_29,memory_reg_bram_12_n_30,memory_reg_bram_12_n_31,memory_reg_bram_12_n_32,memory_reg_bram_12_n_33,memory_reg_bram_12_n_34,memory_reg_bram_12_n_35}),
        .DOBDO({memory_reg_bram_12_n_36,memory_reg_bram_12_n_37,memory_reg_bram_12_n_38,memory_reg_bram_12_n_39,memory_reg_bram_12_n_40,memory_reg_bram_12_n_41,memory_reg_bram_12_n_42,memory_reg_bram_12_n_43,memory_reg_bram_12_n_44,memory_reg_bram_12_n_45,memory_reg_bram_12_n_46,memory_reg_bram_12_n_47,memory_reg_bram_12_n_48,memory_reg_bram_12_n_49,memory_reg_bram_12_n_50,memory_reg_bram_12_n_51,memory_reg_bram_12_n_52,memory_reg_bram_12_n_53,memory_reg_bram_12_n_54,memory_reg_bram_12_n_55,memory_reg_bram_12_n_56,memory_reg_bram_12_n_57,memory_reg_bram_12_n_58,memory_reg_bram_12_n_59,memory_reg_bram_12_n_60,memory_reg_bram_12_n_61,memory_reg_bram_12_n_62,memory_reg_bram_12_n_63,memory_reg_bram_12_n_64,memory_reg_bram_12_n_65,memory_reg_bram_12_n_66,memory_reg_bram_12_n_67}),
        .DOPADOP(NLW_memory_reg_bram_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_12_i_1_n_0),
        .ENBWREN(memory_reg_bram_12_0),
        .INJECTDBITERR(NLW_memory_reg_bram_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_12_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_12_i_3_n_0,memory_reg_bram_12_i_4_n_0,memory_reg_bram_12_i_5_n_0,memory_reg_bram_12_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0008)) 
    memory_reg_bram_12_i_1
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .O(memory_reg_bram_12_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_12_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_12_i_1_n_0),
        .O(memory_reg_bram_12_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_12_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_12_i_1_n_0),
        .O(memory_reg_bram_12_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_12_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_12_i_1_n_0),
        .O(memory_reg_bram_12_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_12_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_12_i_1_n_0),
        .O(memory_reg_bram_12_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_13" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "13312" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_13
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_13_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_13_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_13_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_13_n_4,memory_reg_bram_13_n_5,memory_reg_bram_13_n_6,memory_reg_bram_13_n_7,memory_reg_bram_13_n_8,memory_reg_bram_13_n_9,memory_reg_bram_13_n_10,memory_reg_bram_13_n_11,memory_reg_bram_13_n_12,memory_reg_bram_13_n_13,memory_reg_bram_13_n_14,memory_reg_bram_13_n_15,memory_reg_bram_13_n_16,memory_reg_bram_13_n_17,memory_reg_bram_13_n_18,memory_reg_bram_13_n_19,memory_reg_bram_13_n_20,memory_reg_bram_13_n_21,memory_reg_bram_13_n_22,memory_reg_bram_13_n_23,memory_reg_bram_13_n_24,memory_reg_bram_13_n_25,memory_reg_bram_13_n_26,memory_reg_bram_13_n_27,memory_reg_bram_13_n_28,memory_reg_bram_13_n_29,memory_reg_bram_13_n_30,memory_reg_bram_13_n_31,memory_reg_bram_13_n_32,memory_reg_bram_13_n_33,memory_reg_bram_13_n_34,memory_reg_bram_13_n_35}),
        .DOBDO({memory_reg_bram_13_n_36,memory_reg_bram_13_n_37,memory_reg_bram_13_n_38,memory_reg_bram_13_n_39,memory_reg_bram_13_n_40,memory_reg_bram_13_n_41,memory_reg_bram_13_n_42,memory_reg_bram_13_n_43,memory_reg_bram_13_n_44,memory_reg_bram_13_n_45,memory_reg_bram_13_n_46,memory_reg_bram_13_n_47,memory_reg_bram_13_n_48,memory_reg_bram_13_n_49,memory_reg_bram_13_n_50,memory_reg_bram_13_n_51,memory_reg_bram_13_n_52,memory_reg_bram_13_n_53,memory_reg_bram_13_n_54,memory_reg_bram_13_n_55,memory_reg_bram_13_n_56,memory_reg_bram_13_n_57,memory_reg_bram_13_n_58,memory_reg_bram_13_n_59,memory_reg_bram_13_n_60,memory_reg_bram_13_n_61,memory_reg_bram_13_n_62,memory_reg_bram_13_n_63,memory_reg_bram_13_n_64,memory_reg_bram_13_n_65,memory_reg_bram_13_n_66,memory_reg_bram_13_n_67}),
        .DOPADOP(NLW_memory_reg_bram_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_13_i_1_n_0),
        .ENBWREN(memory_reg_bram_13_0),
        .INJECTDBITERR(NLW_memory_reg_bram_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_13_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_13_i_3_n_0,memory_reg_bram_13_i_4_n_0,memory_reg_bram_13_i_5_n_0,memory_reg_bram_13_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_13_i_1
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .O(memory_reg_bram_13_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_13_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_13_i_1_n_0),
        .O(memory_reg_bram_13_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_13_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_13_i_1_n_0),
        .O(memory_reg_bram_13_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_13_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_13_i_1_n_0),
        .O(memory_reg_bram_13_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_13_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_13_i_1_n_0),
        .O(memory_reg_bram_13_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_14" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "15359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_14
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_14_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_14_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_14_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_14_n_4,memory_reg_bram_14_n_5,memory_reg_bram_14_n_6,memory_reg_bram_14_n_7,memory_reg_bram_14_n_8,memory_reg_bram_14_n_9,memory_reg_bram_14_n_10,memory_reg_bram_14_n_11,memory_reg_bram_14_n_12,memory_reg_bram_14_n_13,memory_reg_bram_14_n_14,memory_reg_bram_14_n_15,memory_reg_bram_14_n_16,memory_reg_bram_14_n_17,memory_reg_bram_14_n_18,memory_reg_bram_14_n_19,memory_reg_bram_14_n_20,memory_reg_bram_14_n_21,memory_reg_bram_14_n_22,memory_reg_bram_14_n_23,memory_reg_bram_14_n_24,memory_reg_bram_14_n_25,memory_reg_bram_14_n_26,memory_reg_bram_14_n_27,memory_reg_bram_14_n_28,memory_reg_bram_14_n_29,memory_reg_bram_14_n_30,memory_reg_bram_14_n_31,memory_reg_bram_14_n_32,memory_reg_bram_14_n_33,memory_reg_bram_14_n_34,memory_reg_bram_14_n_35}),
        .DOBDO({memory_reg_bram_14_n_36,memory_reg_bram_14_n_37,memory_reg_bram_14_n_38,memory_reg_bram_14_n_39,memory_reg_bram_14_n_40,memory_reg_bram_14_n_41,memory_reg_bram_14_n_42,memory_reg_bram_14_n_43,memory_reg_bram_14_n_44,memory_reg_bram_14_n_45,memory_reg_bram_14_n_46,memory_reg_bram_14_n_47,memory_reg_bram_14_n_48,memory_reg_bram_14_n_49,memory_reg_bram_14_n_50,memory_reg_bram_14_n_51,memory_reg_bram_14_n_52,memory_reg_bram_14_n_53,memory_reg_bram_14_n_54,memory_reg_bram_14_n_55,memory_reg_bram_14_n_56,memory_reg_bram_14_n_57,memory_reg_bram_14_n_58,memory_reg_bram_14_n_59,memory_reg_bram_14_n_60,memory_reg_bram_14_n_61,memory_reg_bram_14_n_62,memory_reg_bram_14_n_63,memory_reg_bram_14_n_64,memory_reg_bram_14_n_65,memory_reg_bram_14_n_66,memory_reg_bram_14_n_67}),
        .DOPADOP(NLW_memory_reg_bram_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_14_i_1_n_0),
        .ENBWREN(memory_reg_bram_14_0),
        .INJECTDBITERR(NLW_memory_reg_bram_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_14_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_14_i_3_n_0,memory_reg_bram_14_i_4_n_0,memory_reg_bram_14_i_5_n_0,memory_reg_bram_14_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_14_i_1
       (.I0(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .O(memory_reg_bram_14_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_14_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_14_i_1_n_0),
        .O(memory_reg_bram_14_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_14_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_14_i_1_n_0),
        .O(memory_reg_bram_14_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_14_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_14_i_1_n_0),
        .O(memory_reg_bram_14_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_14_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_14_i_1_n_0),
        .O(memory_reg_bram_14_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_15" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "15360" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_15
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_15_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_15_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_15_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_15_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_15_n_4,memory_reg_bram_15_n_5,memory_reg_bram_15_n_6,memory_reg_bram_15_n_7,memory_reg_bram_15_n_8,memory_reg_bram_15_n_9,memory_reg_bram_15_n_10,memory_reg_bram_15_n_11,memory_reg_bram_15_n_12,memory_reg_bram_15_n_13,memory_reg_bram_15_n_14,memory_reg_bram_15_n_15,memory_reg_bram_15_n_16,memory_reg_bram_15_n_17,memory_reg_bram_15_n_18,memory_reg_bram_15_n_19,memory_reg_bram_15_n_20,memory_reg_bram_15_n_21,memory_reg_bram_15_n_22,memory_reg_bram_15_n_23,memory_reg_bram_15_n_24,memory_reg_bram_15_n_25,memory_reg_bram_15_n_26,memory_reg_bram_15_n_27,memory_reg_bram_15_n_28,memory_reg_bram_15_n_29,memory_reg_bram_15_n_30,memory_reg_bram_15_n_31,memory_reg_bram_15_n_32,memory_reg_bram_15_n_33,memory_reg_bram_15_n_34,memory_reg_bram_15_n_35}),
        .DOBDO({memory_reg_bram_15_n_36,memory_reg_bram_15_n_37,memory_reg_bram_15_n_38,memory_reg_bram_15_n_39,memory_reg_bram_15_n_40,memory_reg_bram_15_n_41,memory_reg_bram_15_n_42,memory_reg_bram_15_n_43,memory_reg_bram_15_n_44,memory_reg_bram_15_n_45,memory_reg_bram_15_n_46,memory_reg_bram_15_n_47,memory_reg_bram_15_n_48,memory_reg_bram_15_n_49,memory_reg_bram_15_n_50,memory_reg_bram_15_n_51,memory_reg_bram_15_n_52,memory_reg_bram_15_n_53,memory_reg_bram_15_n_54,memory_reg_bram_15_n_55,memory_reg_bram_15_n_56,memory_reg_bram_15_n_57,memory_reg_bram_15_n_58,memory_reg_bram_15_n_59,memory_reg_bram_15_n_60,memory_reg_bram_15_n_61,memory_reg_bram_15_n_62,memory_reg_bram_15_n_63,memory_reg_bram_15_n_64,memory_reg_bram_15_n_65,memory_reg_bram_15_n_66,memory_reg_bram_15_n_67}),
        .DOPADOP(NLW_memory_reg_bram_15_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_15_i_1_n_0),
        .ENBWREN(memory_reg_bram_15_0),
        .INJECTDBITERR(NLW_memory_reg_bram_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_15_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_15_i_3_n_0,memory_reg_bram_15_i_4_n_0,memory_reg_bram_15_i_5_n_0,memory_reg_bram_15_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0001)) 
    memory_reg_bram_15_i_1
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .O(memory_reg_bram_15_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_15_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_15_i_1_n_0),
        .O(memory_reg_bram_15_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_15_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_15_i_1_n_0),
        .O(memory_reg_bram_15_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_15_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_15_i_1_n_0),
        .O(memory_reg_bram_15_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_15_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_15_i_1_n_0),
        .O(memory_reg_bram_15_i_6_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_1_i_1
       (.I0(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .O(memory_reg_bram_1_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_1_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_1_i_1_n_0),
        .O(memory_reg_bram_1_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_1_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_1_i_1_n_0),
        .O(memory_reg_bram_1_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_1_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_1_i_1_n_0),
        .O(memory_reg_bram_1_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_1_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_1_i_1_n_0),
        .O(memory_reg_bram_1_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_2" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_2
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_2_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_2_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_2_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_2_n_4,memory_reg_bram_2_n_5,memory_reg_bram_2_n_6,memory_reg_bram_2_n_7,memory_reg_bram_2_n_8,memory_reg_bram_2_n_9,memory_reg_bram_2_n_10,memory_reg_bram_2_n_11,memory_reg_bram_2_n_12,memory_reg_bram_2_n_13,memory_reg_bram_2_n_14,memory_reg_bram_2_n_15,memory_reg_bram_2_n_16,memory_reg_bram_2_n_17,memory_reg_bram_2_n_18,memory_reg_bram_2_n_19,memory_reg_bram_2_n_20,memory_reg_bram_2_n_21,memory_reg_bram_2_n_22,memory_reg_bram_2_n_23,memory_reg_bram_2_n_24,memory_reg_bram_2_n_25,memory_reg_bram_2_n_26,memory_reg_bram_2_n_27,memory_reg_bram_2_n_28,memory_reg_bram_2_n_29,memory_reg_bram_2_n_30,memory_reg_bram_2_n_31,memory_reg_bram_2_n_32,memory_reg_bram_2_n_33,memory_reg_bram_2_n_34,memory_reg_bram_2_n_35}),
        .DOBDO({memory_reg_bram_2_n_36,memory_reg_bram_2_n_37,memory_reg_bram_2_n_38,memory_reg_bram_2_n_39,memory_reg_bram_2_n_40,memory_reg_bram_2_n_41,memory_reg_bram_2_n_42,memory_reg_bram_2_n_43,memory_reg_bram_2_n_44,memory_reg_bram_2_n_45,memory_reg_bram_2_n_46,memory_reg_bram_2_n_47,memory_reg_bram_2_n_48,memory_reg_bram_2_n_49,memory_reg_bram_2_n_50,memory_reg_bram_2_n_51,memory_reg_bram_2_n_52,memory_reg_bram_2_n_53,memory_reg_bram_2_n_54,memory_reg_bram_2_n_55,memory_reg_bram_2_n_56,memory_reg_bram_2_n_57,memory_reg_bram_2_n_58,memory_reg_bram_2_n_59,memory_reg_bram_2_n_60,memory_reg_bram_2_n_61,memory_reg_bram_2_n_62,memory_reg_bram_2_n_63,memory_reg_bram_2_n_64,memory_reg_bram_2_n_65,memory_reg_bram_2_n_66,memory_reg_bram_2_n_67}),
        .DOPADOP(NLW_memory_reg_bram_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_2_i_1_n_0),
        .ENBWREN(memory_reg_bram_2_0),
        .INJECTDBITERR(NLW_memory_reg_bram_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_2_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_2_i_3_n_0,memory_reg_bram_2_i_4_n_0,memory_reg_bram_2_i_5_n_0,memory_reg_bram_2_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_2_i_1
       (.I0(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .O(memory_reg_bram_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_2_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_2_i_1_n_0),
        .O(memory_reg_bram_2_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_2_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_2_i_1_n_0),
        .O(memory_reg_bram_2_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_2_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_2_i_1_n_0),
        .O(memory_reg_bram_2_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_2_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_2_i_1_n_0),
        .O(memory_reg_bram_2_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_3" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_3
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_3_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_3_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_3_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_3_n_4,memory_reg_bram_3_n_5,memory_reg_bram_3_n_6,memory_reg_bram_3_n_7,memory_reg_bram_3_n_8,memory_reg_bram_3_n_9,memory_reg_bram_3_n_10,memory_reg_bram_3_n_11,memory_reg_bram_3_n_12,memory_reg_bram_3_n_13,memory_reg_bram_3_n_14,memory_reg_bram_3_n_15,memory_reg_bram_3_n_16,memory_reg_bram_3_n_17,memory_reg_bram_3_n_18,memory_reg_bram_3_n_19,memory_reg_bram_3_n_20,memory_reg_bram_3_n_21,memory_reg_bram_3_n_22,memory_reg_bram_3_n_23,memory_reg_bram_3_n_24,memory_reg_bram_3_n_25,memory_reg_bram_3_n_26,memory_reg_bram_3_n_27,memory_reg_bram_3_n_28,memory_reg_bram_3_n_29,memory_reg_bram_3_n_30,memory_reg_bram_3_n_31,memory_reg_bram_3_n_32,memory_reg_bram_3_n_33,memory_reg_bram_3_n_34,memory_reg_bram_3_n_35}),
        .DOBDO({memory_reg_bram_3_n_36,memory_reg_bram_3_n_37,memory_reg_bram_3_n_38,memory_reg_bram_3_n_39,memory_reg_bram_3_n_40,memory_reg_bram_3_n_41,memory_reg_bram_3_n_42,memory_reg_bram_3_n_43,memory_reg_bram_3_n_44,memory_reg_bram_3_n_45,memory_reg_bram_3_n_46,memory_reg_bram_3_n_47,memory_reg_bram_3_n_48,memory_reg_bram_3_n_49,memory_reg_bram_3_n_50,memory_reg_bram_3_n_51,memory_reg_bram_3_n_52,memory_reg_bram_3_n_53,memory_reg_bram_3_n_54,memory_reg_bram_3_n_55,memory_reg_bram_3_n_56,memory_reg_bram_3_n_57,memory_reg_bram_3_n_58,memory_reg_bram_3_n_59,memory_reg_bram_3_n_60,memory_reg_bram_3_n_61,memory_reg_bram_3_n_62,memory_reg_bram_3_n_63,memory_reg_bram_3_n_64,memory_reg_bram_3_n_65,memory_reg_bram_3_n_66,memory_reg_bram_3_n_67}),
        .DOPADOP(NLW_memory_reg_bram_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_3_i_1_n_0),
        .ENBWREN(memory_reg_bram_3_0),
        .INJECTDBITERR(NLW_memory_reg_bram_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_3_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_3_i_3_n_0,memory_reg_bram_3_i_4_n_0,memory_reg_bram_3_i_5_n_0,memory_reg_bram_3_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0008)) 
    memory_reg_bram_3_i_1
       (.I0(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .O(memory_reg_bram_3_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_3_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_3_i_1_n_0),
        .O(memory_reg_bram_3_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_3_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_3_i_1_n_0),
        .O(memory_reg_bram_3_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_3_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_3_i_1_n_0),
        .O(memory_reg_bram_3_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_3_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_3_i_1_n_0),
        .O(memory_reg_bram_3_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_4" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_4
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_4_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_4_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_4_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_4_n_4,memory_reg_bram_4_n_5,memory_reg_bram_4_n_6,memory_reg_bram_4_n_7,memory_reg_bram_4_n_8,memory_reg_bram_4_n_9,memory_reg_bram_4_n_10,memory_reg_bram_4_n_11,memory_reg_bram_4_n_12,memory_reg_bram_4_n_13,memory_reg_bram_4_n_14,memory_reg_bram_4_n_15,memory_reg_bram_4_n_16,memory_reg_bram_4_n_17,memory_reg_bram_4_n_18,memory_reg_bram_4_n_19,memory_reg_bram_4_n_20,memory_reg_bram_4_n_21,memory_reg_bram_4_n_22,memory_reg_bram_4_n_23,memory_reg_bram_4_n_24,memory_reg_bram_4_n_25,memory_reg_bram_4_n_26,memory_reg_bram_4_n_27,memory_reg_bram_4_n_28,memory_reg_bram_4_n_29,memory_reg_bram_4_n_30,memory_reg_bram_4_n_31,memory_reg_bram_4_n_32,memory_reg_bram_4_n_33,memory_reg_bram_4_n_34,memory_reg_bram_4_n_35}),
        .DOBDO({memory_reg_bram_4_n_36,memory_reg_bram_4_n_37,memory_reg_bram_4_n_38,memory_reg_bram_4_n_39,memory_reg_bram_4_n_40,memory_reg_bram_4_n_41,memory_reg_bram_4_n_42,memory_reg_bram_4_n_43,memory_reg_bram_4_n_44,memory_reg_bram_4_n_45,memory_reg_bram_4_n_46,memory_reg_bram_4_n_47,memory_reg_bram_4_n_48,memory_reg_bram_4_n_49,memory_reg_bram_4_n_50,memory_reg_bram_4_n_51,memory_reg_bram_4_n_52,memory_reg_bram_4_n_53,memory_reg_bram_4_n_54,memory_reg_bram_4_n_55,memory_reg_bram_4_n_56,memory_reg_bram_4_n_57,memory_reg_bram_4_n_58,memory_reg_bram_4_n_59,memory_reg_bram_4_n_60,memory_reg_bram_4_n_61,memory_reg_bram_4_n_62,memory_reg_bram_4_n_63,memory_reg_bram_4_n_64,memory_reg_bram_4_n_65,memory_reg_bram_4_n_66,memory_reg_bram_4_n_67}),
        .DOPADOP(NLW_memory_reg_bram_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_4_i_1_n_0),
        .ENBWREN(memory_reg_bram_4_0),
        .INJECTDBITERR(NLW_memory_reg_bram_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_4_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_4_i_3_n_0,memory_reg_bram_4_i_4_n_0,memory_reg_bram_4_i_5_n_0,memory_reg_bram_4_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_4_i_1
       (.I0(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .O(memory_reg_bram_4_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_4_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_4_i_1_n_0),
        .O(memory_reg_bram_4_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_4_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_4_i_1_n_0),
        .O(memory_reg_bram_4_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_4_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_4_i_1_n_0),
        .O(memory_reg_bram_4_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_4_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_4_i_1_n_0),
        .O(memory_reg_bram_4_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_5" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_5
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_5_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_5_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_5_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_5_n_4,memory_reg_bram_5_n_5,memory_reg_bram_5_n_6,memory_reg_bram_5_n_7,memory_reg_bram_5_n_8,memory_reg_bram_5_n_9,memory_reg_bram_5_n_10,memory_reg_bram_5_n_11,memory_reg_bram_5_n_12,memory_reg_bram_5_n_13,memory_reg_bram_5_n_14,memory_reg_bram_5_n_15,memory_reg_bram_5_n_16,memory_reg_bram_5_n_17,memory_reg_bram_5_n_18,memory_reg_bram_5_n_19,memory_reg_bram_5_n_20,memory_reg_bram_5_n_21,memory_reg_bram_5_n_22,memory_reg_bram_5_n_23,memory_reg_bram_5_n_24,memory_reg_bram_5_n_25,memory_reg_bram_5_n_26,memory_reg_bram_5_n_27,memory_reg_bram_5_n_28,memory_reg_bram_5_n_29,memory_reg_bram_5_n_30,memory_reg_bram_5_n_31,memory_reg_bram_5_n_32,memory_reg_bram_5_n_33,memory_reg_bram_5_n_34,memory_reg_bram_5_n_35}),
        .DOBDO({memory_reg_bram_5_n_36,memory_reg_bram_5_n_37,memory_reg_bram_5_n_38,memory_reg_bram_5_n_39,memory_reg_bram_5_n_40,memory_reg_bram_5_n_41,memory_reg_bram_5_n_42,memory_reg_bram_5_n_43,memory_reg_bram_5_n_44,memory_reg_bram_5_n_45,memory_reg_bram_5_n_46,memory_reg_bram_5_n_47,memory_reg_bram_5_n_48,memory_reg_bram_5_n_49,memory_reg_bram_5_n_50,memory_reg_bram_5_n_51,memory_reg_bram_5_n_52,memory_reg_bram_5_n_53,memory_reg_bram_5_n_54,memory_reg_bram_5_n_55,memory_reg_bram_5_n_56,memory_reg_bram_5_n_57,memory_reg_bram_5_n_58,memory_reg_bram_5_n_59,memory_reg_bram_5_n_60,memory_reg_bram_5_n_61,memory_reg_bram_5_n_62,memory_reg_bram_5_n_63,memory_reg_bram_5_n_64,memory_reg_bram_5_n_65,memory_reg_bram_5_n_66,memory_reg_bram_5_n_67}),
        .DOPADOP(NLW_memory_reg_bram_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_5_i_1_n_0),
        .ENBWREN(memory_reg_bram_5_0),
        .INJECTDBITERR(NLW_memory_reg_bram_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_5_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_5_i_3_n_0,memory_reg_bram_5_i_4_n_0,memory_reg_bram_5_i_5_n_0,memory_reg_bram_5_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0008)) 
    memory_reg_bram_5_i_1
       (.I0(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .O(memory_reg_bram_5_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_5_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_5_i_1_n_0),
        .O(memory_reg_bram_5_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_5_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_5_i_1_n_0),
        .O(memory_reg_bram_5_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_5_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_5_i_1_n_0),
        .O(memory_reg_bram_5_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_5_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_5_i_1_n_0),
        .O(memory_reg_bram_5_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_6" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_6
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_6_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_6_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_6_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_6_n_4,memory_reg_bram_6_n_5,memory_reg_bram_6_n_6,memory_reg_bram_6_n_7,memory_reg_bram_6_n_8,memory_reg_bram_6_n_9,memory_reg_bram_6_n_10,memory_reg_bram_6_n_11,memory_reg_bram_6_n_12,memory_reg_bram_6_n_13,memory_reg_bram_6_n_14,memory_reg_bram_6_n_15,memory_reg_bram_6_n_16,memory_reg_bram_6_n_17,memory_reg_bram_6_n_18,memory_reg_bram_6_n_19,memory_reg_bram_6_n_20,memory_reg_bram_6_n_21,memory_reg_bram_6_n_22,memory_reg_bram_6_n_23,memory_reg_bram_6_n_24,memory_reg_bram_6_n_25,memory_reg_bram_6_n_26,memory_reg_bram_6_n_27,memory_reg_bram_6_n_28,memory_reg_bram_6_n_29,memory_reg_bram_6_n_30,memory_reg_bram_6_n_31,memory_reg_bram_6_n_32,memory_reg_bram_6_n_33,memory_reg_bram_6_n_34,memory_reg_bram_6_n_35}),
        .DOBDO({memory_reg_bram_6_n_36,memory_reg_bram_6_n_37,memory_reg_bram_6_n_38,memory_reg_bram_6_n_39,memory_reg_bram_6_n_40,memory_reg_bram_6_n_41,memory_reg_bram_6_n_42,memory_reg_bram_6_n_43,memory_reg_bram_6_n_44,memory_reg_bram_6_n_45,memory_reg_bram_6_n_46,memory_reg_bram_6_n_47,memory_reg_bram_6_n_48,memory_reg_bram_6_n_49,memory_reg_bram_6_n_50,memory_reg_bram_6_n_51,memory_reg_bram_6_n_52,memory_reg_bram_6_n_53,memory_reg_bram_6_n_54,memory_reg_bram_6_n_55,memory_reg_bram_6_n_56,memory_reg_bram_6_n_57,memory_reg_bram_6_n_58,memory_reg_bram_6_n_59,memory_reg_bram_6_n_60,memory_reg_bram_6_n_61,memory_reg_bram_6_n_62,memory_reg_bram_6_n_63,memory_reg_bram_6_n_64,memory_reg_bram_6_n_65,memory_reg_bram_6_n_66,memory_reg_bram_6_n_67}),
        .DOPADOP(NLW_memory_reg_bram_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_6_i_1_n_0),
        .ENBWREN(memory_reg_bram_6_0),
        .INJECTDBITERR(NLW_memory_reg_bram_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_6_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_6_i_3_n_0,memory_reg_bram_6_i_4_n_0,memory_reg_bram_6_i_5_n_0,memory_reg_bram_6_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0008)) 
    memory_reg_bram_6_i_1
       (.I0(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .O(memory_reg_bram_6_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_6_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_6_i_1_n_0),
        .O(memory_reg_bram_6_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_6_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_6_i_1_n_0),
        .O(memory_reg_bram_6_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_6_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_6_i_1_n_0),
        .O(memory_reg_bram_6_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_6_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_6_i_1_n_0),
        .O(memory_reg_bram_6_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_7" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_7
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_7_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_7_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_7_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_7_n_4,memory_reg_bram_7_n_5,memory_reg_bram_7_n_6,memory_reg_bram_7_n_7,memory_reg_bram_7_n_8,memory_reg_bram_7_n_9,memory_reg_bram_7_n_10,memory_reg_bram_7_n_11,memory_reg_bram_7_n_12,memory_reg_bram_7_n_13,memory_reg_bram_7_n_14,memory_reg_bram_7_n_15,memory_reg_bram_7_n_16,memory_reg_bram_7_n_17,memory_reg_bram_7_n_18,memory_reg_bram_7_n_19,memory_reg_bram_7_n_20,memory_reg_bram_7_n_21,memory_reg_bram_7_n_22,memory_reg_bram_7_n_23,memory_reg_bram_7_n_24,memory_reg_bram_7_n_25,memory_reg_bram_7_n_26,memory_reg_bram_7_n_27,memory_reg_bram_7_n_28,memory_reg_bram_7_n_29,memory_reg_bram_7_n_30,memory_reg_bram_7_n_31,memory_reg_bram_7_n_32,memory_reg_bram_7_n_33,memory_reg_bram_7_n_34,memory_reg_bram_7_n_35}),
        .DOBDO({memory_reg_bram_7_n_36,memory_reg_bram_7_n_37,memory_reg_bram_7_n_38,memory_reg_bram_7_n_39,memory_reg_bram_7_n_40,memory_reg_bram_7_n_41,memory_reg_bram_7_n_42,memory_reg_bram_7_n_43,memory_reg_bram_7_n_44,memory_reg_bram_7_n_45,memory_reg_bram_7_n_46,memory_reg_bram_7_n_47,memory_reg_bram_7_n_48,memory_reg_bram_7_n_49,memory_reg_bram_7_n_50,memory_reg_bram_7_n_51,memory_reg_bram_7_n_52,memory_reg_bram_7_n_53,memory_reg_bram_7_n_54,memory_reg_bram_7_n_55,memory_reg_bram_7_n_56,memory_reg_bram_7_n_57,memory_reg_bram_7_n_58,memory_reg_bram_7_n_59,memory_reg_bram_7_n_60,memory_reg_bram_7_n_61,memory_reg_bram_7_n_62,memory_reg_bram_7_n_63,memory_reg_bram_7_n_64,memory_reg_bram_7_n_65,memory_reg_bram_7_n_66,memory_reg_bram_7_n_67}),
        .DOPADOP(NLW_memory_reg_bram_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_7_i_1_n_0),
        .ENBWREN(memory_reg_bram_7_0),
        .INJECTDBITERR(NLW_memory_reg_bram_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_7_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_7_i_3_n_0,memory_reg_bram_7_i_4_n_0,memory_reg_bram_7_i_5_n_0,memory_reg_bram_7_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_7_i_1
       (.I0(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .O(memory_reg_bram_7_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_7_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_7_i_1_n_0),
        .O(memory_reg_bram_7_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_7_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_7_i_1_n_0),
        .O(memory_reg_bram_7_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_7_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_7_i_1_n_0),
        .O(memory_reg_bram_7_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_7_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_7_i_1_n_0),
        .O(memory_reg_bram_7_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_8" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "9215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_8
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_8_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_8_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_8_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_8_n_4,memory_reg_bram_8_n_5,memory_reg_bram_8_n_6,memory_reg_bram_8_n_7,memory_reg_bram_8_n_8,memory_reg_bram_8_n_9,memory_reg_bram_8_n_10,memory_reg_bram_8_n_11,memory_reg_bram_8_n_12,memory_reg_bram_8_n_13,memory_reg_bram_8_n_14,memory_reg_bram_8_n_15,memory_reg_bram_8_n_16,memory_reg_bram_8_n_17,memory_reg_bram_8_n_18,memory_reg_bram_8_n_19,memory_reg_bram_8_n_20,memory_reg_bram_8_n_21,memory_reg_bram_8_n_22,memory_reg_bram_8_n_23,memory_reg_bram_8_n_24,memory_reg_bram_8_n_25,memory_reg_bram_8_n_26,memory_reg_bram_8_n_27,memory_reg_bram_8_n_28,memory_reg_bram_8_n_29,memory_reg_bram_8_n_30,memory_reg_bram_8_n_31,memory_reg_bram_8_n_32,memory_reg_bram_8_n_33,memory_reg_bram_8_n_34,memory_reg_bram_8_n_35}),
        .DOBDO({memory_reg_bram_8_n_36,memory_reg_bram_8_n_37,memory_reg_bram_8_n_38,memory_reg_bram_8_n_39,memory_reg_bram_8_n_40,memory_reg_bram_8_n_41,memory_reg_bram_8_n_42,memory_reg_bram_8_n_43,memory_reg_bram_8_n_44,memory_reg_bram_8_n_45,memory_reg_bram_8_n_46,memory_reg_bram_8_n_47,memory_reg_bram_8_n_48,memory_reg_bram_8_n_49,memory_reg_bram_8_n_50,memory_reg_bram_8_n_51,memory_reg_bram_8_n_52,memory_reg_bram_8_n_53,memory_reg_bram_8_n_54,memory_reg_bram_8_n_55,memory_reg_bram_8_n_56,memory_reg_bram_8_n_57,memory_reg_bram_8_n_58,memory_reg_bram_8_n_59,memory_reg_bram_8_n_60,memory_reg_bram_8_n_61,memory_reg_bram_8_n_62,memory_reg_bram_8_n_63,memory_reg_bram_8_n_64,memory_reg_bram_8_n_65,memory_reg_bram_8_n_66,memory_reg_bram_8_n_67}),
        .DOPADOP(NLW_memory_reg_bram_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_8_i_1_n_0),
        .ENBWREN(memory_reg_bram_8_0),
        .INJECTDBITERR(NLW_memory_reg_bram_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_8_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_8_i_3_n_0,memory_reg_bram_8_i_4_n_0,memory_reg_bram_8_i_5_n_0,memory_reg_bram_8_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_8_i_1
       (.I0(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .O(memory_reg_bram_8_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_8_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_8_i_1_n_0),
        .O(memory_reg_bram_8_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_8_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_8_i_1_n_0),
        .O(memory_reg_bram_8_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_8_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_8_i_1_n_0),
        .O(memory_reg_bram_8_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_8_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_8_i_1_n_0),
        .O(memory_reg_bram_8_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "otter_memory/memory_reg_bram_9" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "9216" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_9
       (.ADDRARDADDR({1'b1,IOBUS_ADDR_OBUF[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_9_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_9_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(CLK_IBUF_BUFG),
        .DBITERR(NLW_memory_reg_bram_9_DBITERR_UNCONNECTED),
        .DIADI({DIADI[20:13],memory_reg_bram_0_i_11_n_0,memory_reg_bram_0_i_12_n_0,memory_reg_bram_0_i_13_n_0,memory_reg_bram_0_i_14_n_0,memory_reg_bram_0_i_15_n_0,memory_reg_bram_0_i_16_n_0,memory_reg_bram_0_i_17_n_0,memory_reg_bram_0_i_18_n_0,DIADI[12:0],IOBUS_OUT_OBUF}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_9_n_4,memory_reg_bram_9_n_5,memory_reg_bram_9_n_6,memory_reg_bram_9_n_7,memory_reg_bram_9_n_8,memory_reg_bram_9_n_9,memory_reg_bram_9_n_10,memory_reg_bram_9_n_11,memory_reg_bram_9_n_12,memory_reg_bram_9_n_13,memory_reg_bram_9_n_14,memory_reg_bram_9_n_15,memory_reg_bram_9_n_16,memory_reg_bram_9_n_17,memory_reg_bram_9_n_18,memory_reg_bram_9_n_19,memory_reg_bram_9_n_20,memory_reg_bram_9_n_21,memory_reg_bram_9_n_22,memory_reg_bram_9_n_23,memory_reg_bram_9_n_24,memory_reg_bram_9_n_25,memory_reg_bram_9_n_26,memory_reg_bram_9_n_27,memory_reg_bram_9_n_28,memory_reg_bram_9_n_29,memory_reg_bram_9_n_30,memory_reg_bram_9_n_31,memory_reg_bram_9_n_32,memory_reg_bram_9_n_33,memory_reg_bram_9_n_34,memory_reg_bram_9_n_35}),
        .DOBDO({memory_reg_bram_9_n_36,memory_reg_bram_9_n_37,memory_reg_bram_9_n_38,memory_reg_bram_9_n_39,memory_reg_bram_9_n_40,memory_reg_bram_9_n_41,memory_reg_bram_9_n_42,memory_reg_bram_9_n_43,memory_reg_bram_9_n_44,memory_reg_bram_9_n_45,memory_reg_bram_9_n_46,memory_reg_bram_9_n_47,memory_reg_bram_9_n_48,memory_reg_bram_9_n_49,memory_reg_bram_9_n_50,memory_reg_bram_9_n_51,memory_reg_bram_9_n_52,memory_reg_bram_9_n_53,memory_reg_bram_9_n_54,memory_reg_bram_9_n_55,memory_reg_bram_9_n_56,memory_reg_bram_9_n_57,memory_reg_bram_9_n_58,memory_reg_bram_9_n_59,memory_reg_bram_9_n_60,memory_reg_bram_9_n_61,memory_reg_bram_9_n_62,memory_reg_bram_9_n_63,memory_reg_bram_9_n_64,memory_reg_bram_9_n_65,memory_reg_bram_9_n_66,memory_reg_bram_9_n_67}),
        .DOPADOP(NLW_memory_reg_bram_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_9_i_1_n_0),
        .ENBWREN(memory_reg_bram_9_0),
        .INJECTDBITERR(NLW_memory_reg_bram_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_9_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_9_i_3_n_0,memory_reg_bram_9_i_4_n_0,memory_reg_bram_9_i_5_n_0,memory_reg_bram_9_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0008)) 
    memory_reg_bram_9_i_1
       (.I0(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .O(memory_reg_bram_9_i_1_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_9_i_3
       (.I0(memory_reg_bram_0_i_42_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_9_i_1_n_0),
        .O(memory_reg_bram_9_i_3_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_9_i_4
       (.I0(memory_reg_bram_0_i_44_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_9_i_1_n_0),
        .O(memory_reg_bram_9_i_4_n_0));
  LUT5 #(
    .INIT(32'h00040000)) 
    memory_reg_bram_9_i_5
       (.I0(memory_reg_bram_0_i_45_n_0),
        .I1(memory_reg_bram_0_i_43_n_0),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I4(memory_reg_bram_9_i_1_n_0),
        .O(memory_reg_bram_9_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    memory_reg_bram_9_i_6
       (.I0(IOBUS_ADDR_OBUF[1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_bram_0_i_43_n_0),
        .I3(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I4(IOBUS_WR_OBUF_inst_i_3_n_0),
        .I5(memory_reg_bram_9_i_1_n_0),
        .O(memory_reg_bram_9_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_a_pos_0
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(IOBUS_ADDR_OBUF[15]),
        .Q(memory_reg_mux_sel_a_pos_0_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_a_pos_1
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(IOBUS_ADDR_OBUF[14]),
        .Q(memory_reg_mux_sel_a_pos_1_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_a_pos_2
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(IOBUS_ADDR_OBUF[13]),
        .Q(memory_reg_mux_sel_a_pos_2_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_a_pos_3
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(IOBUS_ADDR_OBUF[12]),
        .Q(memory_reg_mux_sel_a_pos_3_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_b_pos_0
       (.C(CLK_IBUF_BUFG),
        .CE(memRDEN1),
        .D(Q[15]),
        .Q(memory_reg_mux_sel_b_pos_0_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_b_pos_1
       (.C(CLK_IBUF_BUFG),
        .CE(memRDEN1),
        .D(Q[14]),
        .Q(memory_reg_mux_sel_b_pos_1_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_b_pos_2
       (.C(CLK_IBUF_BUFG),
        .CE(memRDEN1),
        .D(Q[13]),
        .Q(memory_reg_mux_sel_b_pos_2_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    memory_reg_mux_sel_b_pos_3
       (.C(CLK_IBUF_BUFG),
        .CE(memRDEN1),
        .D(Q[12]),
        .Q(memory_reg_mux_sel_b_pos_3_n_0),
        .R(1'b0));
  MUXF8 memory_reg_mux_sel_b_pos_3_i_3
       (.I0(memory_reg_mux_sel_b_pos_3_i_5_n_0),
        .I1(memory_reg_mux_sel_b_pos_3_i_6_n_0),
        .O(IR[3]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 memory_reg_mux_sel_b_pos_3_i_4
       (.I0(memory_reg_mux_sel_b_pos_3_i_7_n_0),
        .I1(memory_reg_mux_sel_b_pos_3_i_8_n_0),
        .O(IR[6]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 memory_reg_mux_sel_b_pos_3_i_5
       (.I0(memory_mux_sel_b_pos_3_i_9_n_0),
        .I1(memory_mux_sel_b_pos_3_i_10_n_0),
        .O(memory_reg_mux_sel_b_pos_3_i_5_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 memory_reg_mux_sel_b_pos_3_i_6
       (.I0(memory_mux_sel_b_pos_3_i_11_n_0),
        .I1(memory_mux_sel_b_pos_3_i_12_n_0),
        .O(memory_reg_mux_sel_b_pos_3_i_6_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 memory_reg_mux_sel_b_pos_3_i_7
       (.I0(memory_mux_sel_b_pos_3_i_13_n_0),
        .I1(memory_mux_sel_b_pos_3_i_14_n_0),
        .O(memory_reg_mux_sel_b_pos_3_i_7_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 memory_reg_mux_sel_b_pos_3_i_8
       (.I0(memory_mux_sel_b_pos_3_i_15_n_0),
        .I1(memory_mux_sel_b_pos_3_i_16_n_0),
        .O(memory_reg_mux_sel_b_pos_3_i_8_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_10
       (.I0(registers_reg_r1_0_31_0_5_i_41_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_42_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[10]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_100
       (.I0(memory_reg_bram_7_n_50),
        .I1(memory_reg_bram_6_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_50),
        .O(registers_reg_r1_0_31_0_5_i_100_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_101
       (.I0(memory_reg_bram_11_n_50),
        .I1(memory_reg_bram_10_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_50),
        .O(registers_reg_r1_0_31_0_5_i_101_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_102
       (.I0(memory_reg_bram_15_n_50),
        .I1(memory_reg_bram_14_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_50),
        .O(registers_reg_r1_0_31_0_5_i_102_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_103
       (.I0(memory_reg_bram_3_n_51),
        .I1(memory_reg_bram_2_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_51),
        .O(registers_reg_r1_0_31_0_5_i_103_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_104
       (.I0(memory_reg_bram_7_n_51),
        .I1(memory_reg_bram_6_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_51),
        .O(registers_reg_r1_0_31_0_5_i_104_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_105
       (.I0(memory_reg_bram_11_n_51),
        .I1(memory_reg_bram_10_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_51),
        .O(registers_reg_r1_0_31_0_5_i_105_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_106
       (.I0(memory_reg_bram_15_n_51),
        .I1(memory_reg_bram_14_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_51),
        .O(registers_reg_r1_0_31_0_5_i_106_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_107
       (.I0(memory_reg_bram_3_n_52),
        .I1(memory_reg_bram_2_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_52),
        .O(registers_reg_r1_0_31_0_5_i_107_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_108
       (.I0(memory_reg_bram_7_n_52),
        .I1(memory_reg_bram_6_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_52),
        .O(registers_reg_r1_0_31_0_5_i_108_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_109
       (.I0(memory_reg_bram_11_n_52),
        .I1(memory_reg_bram_10_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_52),
        .O(registers_reg_r1_0_31_0_5_i_109_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_11
       (.I0(registers_reg_r1_0_31_0_5_i_43_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_44_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[9]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_110
       (.I0(memory_reg_bram_15_n_52),
        .I1(memory_reg_bram_14_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_52),
        .O(registers_reg_r1_0_31_0_5_i_110_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_111
       (.I0(memory_reg_bram_3_n_56),
        .I1(memory_reg_bram_2_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_56),
        .O(registers_reg_r1_0_31_0_5_i_111_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_112
       (.I0(memory_reg_bram_7_n_56),
        .I1(memory_reg_bram_6_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_56),
        .O(registers_reg_r1_0_31_0_5_i_112_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_113
       (.I0(memory_reg_bram_11_n_56),
        .I1(memory_reg_bram_10_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_56),
        .O(registers_reg_r1_0_31_0_5_i_113_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_114
       (.I0(memory_reg_bram_15_n_56),
        .I1(memory_reg_bram_14_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_56),
        .O(registers_reg_r1_0_31_0_5_i_114_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_115
       (.I0(memory_reg_bram_3_n_57),
        .I1(memory_reg_bram_2_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_57),
        .O(registers_reg_r1_0_31_0_5_i_115_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_116
       (.I0(memory_reg_bram_7_n_57),
        .I1(memory_reg_bram_6_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_57),
        .O(registers_reg_r1_0_31_0_5_i_116_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_117
       (.I0(memory_reg_bram_11_n_57),
        .I1(memory_reg_bram_10_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_57),
        .O(registers_reg_r1_0_31_0_5_i_117_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_118
       (.I0(memory_reg_bram_15_n_57),
        .I1(memory_reg_bram_14_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_57),
        .O(registers_reg_r1_0_31_0_5_i_118_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_119
       (.I0(memory_reg_bram_3_n_58),
        .I1(memory_reg_bram_2_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_58),
        .O(registers_reg_r1_0_31_0_5_i_119_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_12
       (.I0(registers_reg_r1_0_31_0_5_i_45_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_46_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[8]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_120
       (.I0(memory_reg_bram_7_n_58),
        .I1(memory_reg_bram_6_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_58),
        .O(registers_reg_r1_0_31_0_5_i_120_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_121
       (.I0(memory_reg_bram_11_n_58),
        .I1(memory_reg_bram_10_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_58),
        .O(registers_reg_r1_0_31_0_5_i_121_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_122
       (.I0(memory_reg_bram_15_n_58),
        .I1(memory_reg_bram_14_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_58),
        .O(registers_reg_r1_0_31_0_5_i_122_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_123
       (.I0(memory_reg_bram_3_n_59),
        .I1(memory_reg_bram_2_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_59),
        .O(registers_reg_r1_0_31_0_5_i_123_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_124
       (.I0(memory_reg_bram_7_n_59),
        .I1(memory_reg_bram_6_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_59),
        .O(registers_reg_r1_0_31_0_5_i_124_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_125
       (.I0(memory_reg_bram_11_n_59),
        .I1(memory_reg_bram_10_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_59),
        .O(registers_reg_r1_0_31_0_5_i_125_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_126
       (.I0(memory_reg_bram_15_n_59),
        .I1(memory_reg_bram_14_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_59),
        .O(registers_reg_r1_0_31_0_5_i_126_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_127
       (.I0(memory_reg_bram_3_n_60),
        .I1(memory_reg_bram_2_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_60),
        .O(registers_reg_r1_0_31_0_5_i_127_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_128
       (.I0(memory_reg_bram_7_n_60),
        .I1(memory_reg_bram_6_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_60),
        .O(registers_reg_r1_0_31_0_5_i_128_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_129
       (.I0(memory_reg_bram_11_n_60),
        .I1(memory_reg_bram_10_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_60),
        .O(registers_reg_r1_0_31_0_5_i_129_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_13
       (.I0(registers_reg_r1_0_31_0_5_i_47_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_48_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[4]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_130
       (.I0(memory_reg_bram_15_n_60),
        .I1(memory_reg_bram_14_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_60),
        .O(registers_reg_r1_0_31_0_5_i_130_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_131
       (.I0(registers_reg_r1_0_31_0_5_i_183_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_184_n_0),
        .O(registers_reg_r1_0_31_0_5_i_131_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_132
       (.I0(registers_reg_r1_0_31_0_5_i_185_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_186_n_0),
        .O(registers_reg_r1_0_31_0_5_i_132_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_133
       (.I0(registers_reg_r1_0_31_0_5_i_187_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_188_n_0),
        .O(registers_reg_r1_0_31_0_5_i_133_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_134
       (.I0(registers_reg_r1_0_31_0_5_i_189_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_190_n_0),
        .O(registers_reg_r1_0_31_0_5_i_134_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    registers_reg_r1_0_31_0_5_i_135
       (.I0(memory_reg_mux_sel_a_pos_0_11),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_6_11_i_13_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_0_5_i_135_n_0));
  LUT6 #(
    .INIT(64'hDF00DF000000DF00)) 
    registers_reg_r1_0_31_0_5_i_136
       (.I0(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I1(registers_reg_r1_0_31_0_5_i_191_n_0),
        .I2(\IOBUS_ADDR_OBUF[2]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_9_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_136_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_0_5_i_137
       (.I0(memory_reg_mux_sel_a_pos_0_19),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_6_11_i_36_0),
        .O(p_3_in[1]));
  MUXF8 registers_reg_r1_0_31_0_5_i_138
       (.I0(registers_reg_r1_0_31_0_5_i_194_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_195_n_0),
        .O(memory_reg_mux_sel_a_pos_0_26),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_14
       (.I0(registers_reg_r1_0_31_0_5_i_49_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_50_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[3]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_141
       (.I0(registers_reg_r1_0_31_0_5_i_196_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_197_n_0),
        .O(memory_reg_mux_sel_a_pos_0_1),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_143
       (.I0(registers_reg_r1_0_31_0_5_i_198_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_199_n_0),
        .O(memory_reg_mux_sel_a_pos_0_0),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_144
       (.I0(registers_reg_r1_0_31_0_5_i_200_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_201_n_0),
        .O(memory_reg_mux_sel_a_pos_0_10),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_146
       (.I0(registers_reg_r1_0_31_0_5_i_202_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_203_n_0),
        .O(memory_reg_mux_sel_a_pos_0_18),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_148
       (.I0(registers_reg_r1_0_31_0_5_i_204_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_205_n_0),
        .O(registers_reg_r1_0_31_0_5_i_148_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_149
       (.I0(registers_reg_r1_0_31_0_5_i_206_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_207_n_0),
        .O(registers_reg_r1_0_31_0_5_i_149_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_15
       (.I0(registers_reg_r1_0_31_0_5_i_51_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_52_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[2]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_151
       (.I0(registers_reg_r1_0_31_0_5_i_208_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_209_n_0),
        .O(memory_reg_mux_sel_a_pos_0_3),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_152
       (.I0(registers_reg_r1_0_31_0_5_i_210_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_211_n_0),
        .O(memory_reg_mux_sel_a_pos_0_13),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_154
       (.I0(registers_reg_r1_0_31_0_5_i_212_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_213_n_0),
        .O(memory_reg_mux_sel_a_pos_0_21),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_156
       (.I0(registers_reg_r1_0_31_0_5_i_214_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_215_n_0),
        .O(registers_reg_r1_0_31_0_5_i_156_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_157
       (.I0(registers_reg_r1_0_31_0_5_i_216_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_217_n_0),
        .O(registers_reg_r1_0_31_0_5_i_157_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_158
       (.I0(registers_reg_r1_0_31_0_5_i_218_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_219_n_0),
        .O(memory_reg_mux_sel_a_pos_0_20),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_16
       (.I0(registers_reg_r1_0_31_0_5_i_53_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_54_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[1]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_160
       (.I0(registers_reg_r1_0_31_0_5_i_220_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_221_n_0),
        .O(memory_reg_mux_sel_a_pos_0_12),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_162
       (.I0(registers_reg_r1_0_31_0_5_i_222_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_223_n_0),
        .O(memory_reg_mux_sel_a_pos_0_27),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_164
       (.I0(registers_reg_r1_0_31_0_5_i_224_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_225_n_0),
        .O(registers_reg_r1_0_31_0_5_i_164_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_165
       (.I0(registers_reg_r1_0_31_0_5_i_226_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_227_n_0),
        .O(registers_reg_r1_0_31_0_5_i_165_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    registers_reg_r1_0_31_0_5_i_166
       (.I0(data1[2]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry_i_10_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_166_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    registers_reg_r1_0_31_0_5_i_167
       (.I0(memory_reg_mux_sel_a_pos_0_15),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_7_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_0_5_i_167_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_0_5_i_168
       (.I0(memory_reg_mux_sel_a_pos_0_23),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_21_0),
        .O(p_3_in[5]));
  MUXF8 registers_reg_r1_0_31_0_5_i_169
       (.I0(registers_reg_r1_0_31_0_5_i_230_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_231_n_0),
        .O(memory_reg_mux_sel_a_pos_0_28),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_17
       (.I0(registers_reg_r1_0_31_0_5_i_55_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_56_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[0]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_172
       (.I0(registers_reg_r1_0_31_0_5_i_232_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_233_n_0),
        .O(memory_reg_mux_sel_a_pos_0_5),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    registers_reg_r1_0_31_0_5_i_173
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[5]_inst_i_8_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(registers_reg_r1_0_31_0_5_i_234_n_0),
        .I4(\IOBUS_ADDR_OBUF[6]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_173_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_175
       (.I0(registers_reg_r1_0_31_0_5_i_235_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_236_n_0),
        .O(memory_reg_mux_sel_a_pos_0_4),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_176
       (.I0(registers_reg_r1_0_31_0_5_i_237_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_238_n_0),
        .O(memory_reg_mux_sel_a_pos_0_14),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_178
       (.I0(registers_reg_r1_0_31_0_5_i_239_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_240_n_0),
        .O(memory_reg_mux_sel_a_pos_0_22),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hEFEF45EF)) 
    registers_reg_r1_0_31_0_5_i_18
       (.I0(IR[6]),
        .I1(IR[3]),
        .I2(IR[4]),
        .I3(IR[2]),
        .I4(memory_reg_mux_sel_b_pos_0_3),
        .O(memory_reg_mux_sel_b_pos_0_21));
  MUXF7 registers_reg_r1_0_31_0_5_i_180
       (.I0(registers_reg_r1_0_31_0_5_i_241_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_242_n_0),
        .O(registers_reg_r1_0_31_0_5_i_180_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_181
       (.I0(registers_reg_r1_0_31_0_5_i_243_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_244_n_0),
        .O(registers_reg_r1_0_31_0_5_i_181_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBABB)) 
    registers_reg_r1_0_31_0_5_i_182
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(registers_reg_r1_0_31_0_5_i_245_n_0),
        .I2(\IOBUS_ADDR_OBUF[5]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_182_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_183
       (.I0(memory_reg_bram_3_n_67),
        .I1(memory_reg_bram_2_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_67),
        .O(registers_reg_r1_0_31_0_5_i_183_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_184
       (.I0(memory_reg_bram_7_n_67),
        .I1(memory_reg_bram_6_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_67),
        .O(registers_reg_r1_0_31_0_5_i_184_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_185
       (.I0(memory_reg_bram_11_n_67),
        .I1(memory_reg_bram_10_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_67),
        .O(registers_reg_r1_0_31_0_5_i_185_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_186
       (.I0(memory_reg_bram_15_n_67),
        .I1(memory_reg_bram_14_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_67),
        .O(registers_reg_r1_0_31_0_5_i_186_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_187
       (.I0(memory_reg_bram_3_n_66),
        .I1(memory_reg_bram_2_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_66),
        .O(registers_reg_r1_0_31_0_5_i_187_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_188
       (.I0(memory_reg_bram_7_n_66),
        .I1(memory_reg_bram_6_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_66),
        .O(registers_reg_r1_0_31_0_5_i_188_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_189
       (.I0(memory_reg_bram_11_n_66),
        .I1(memory_reg_bram_10_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_66),
        .O(registers_reg_r1_0_31_0_5_i_189_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_190
       (.I0(memory_reg_bram_15_n_66),
        .I1(memory_reg_bram_14_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_66),
        .O(registers_reg_r1_0_31_0_5_i_190_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    registers_reg_r1_0_31_0_5_i_191
       (.I0(srcB[1]),
        .I1(srcB[2]),
        .I2(\alu/p_0_in [3]),
        .I3(\IOBUS_ADDR_OBUF[21]_inst_i_18_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_191_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_192
       (.I0(registers_reg_r1_0_31_0_5_i_246_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_247_n_0),
        .O(memory_reg_mux_sel_a_pos_0_19),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_194
       (.I0(registers_reg_r1_0_31_0_5_i_248_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_249_n_0),
        .O(registers_reg_r1_0_31_0_5_i_194_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_195
       (.I0(registers_reg_r1_0_31_0_5_i_250_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_251_n_0),
        .O(registers_reg_r1_0_31_0_5_i_195_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_196
       (.I0(registers_reg_r1_0_31_0_5_i_252_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_253_n_0),
        .O(registers_reg_r1_0_31_0_5_i_196_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_197
       (.I0(registers_reg_r1_0_31_0_5_i_254_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_255_n_0),
        .O(registers_reg_r1_0_31_0_5_i_197_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_198
       (.I0(registers_reg_r1_0_31_0_5_i_256_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_257_n_0),
        .O(registers_reg_r1_0_31_0_5_i_198_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_199
       (.I0(registers_reg_r1_0_31_0_5_i_258_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_259_n_0),
        .O(registers_reg_r1_0_31_0_5_i_199_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF8B00)) 
    registers_reg_r1_0_31_0_5_i_2
       (.I0(ioBuffer[1]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(registers_reg_r1_0_31_0_5_i_20_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(registers_reg_r1_0_31_0_5_i_21_n_0),
        .O(wd[1]));
  LUT6 #(
    .INIT(64'hF4F7F7F7F4F7C4C4)) 
    registers_reg_r1_0_31_0_5_i_20
       (.I0(registers_reg_r1_0_31_0_5_i_58_n_0),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(p_4_in[1]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(registers_reg_r1_0_31_0_5_i_60_n_0),
        .O(registers_reg_r1_0_31_0_5_i_20_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_200
       (.I0(registers_reg_r1_0_31_0_5_i_260_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_261_n_0),
        .O(registers_reg_r1_0_31_0_5_i_200_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_201
       (.I0(registers_reg_r1_0_31_0_5_i_262_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_263_n_0),
        .O(registers_reg_r1_0_31_0_5_i_201_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_202
       (.I0(registers_reg_r1_0_31_0_5_i_264_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_265_n_0),
        .O(registers_reg_r1_0_31_0_5_i_202_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_203
       (.I0(registers_reg_r1_0_31_0_5_i_266_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_267_n_0),
        .O(registers_reg_r1_0_31_0_5_i_203_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_204
       (.I0(memory_reg_bram_3_n_19),
        .I1(memory_reg_bram_2_n_19),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_19),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_19),
        .O(registers_reg_r1_0_31_0_5_i_204_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_205
       (.I0(memory_reg_bram_7_n_19),
        .I1(memory_reg_bram_6_n_19),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_19),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_19),
        .O(registers_reg_r1_0_31_0_5_i_205_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_206
       (.I0(memory_reg_bram_11_n_19),
        .I1(memory_reg_bram_10_n_19),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_19),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_19),
        .O(registers_reg_r1_0_31_0_5_i_206_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_207
       (.I0(memory_reg_bram_15_n_19),
        .I1(memory_reg_bram_14_n_19),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_19),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_19),
        .O(registers_reg_r1_0_31_0_5_i_207_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_208
       (.I0(registers_reg_r1_0_31_0_5_i_268_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_269_n_0),
        .O(registers_reg_r1_0_31_0_5_i_208_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_209
       (.I0(registers_reg_r1_0_31_0_5_i_270_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_271_n_0),
        .O(registers_reg_r1_0_31_0_5_i_209_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_0_5_i_21
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[0]),
        .I2(IOBUS_ADDR_OBUF[1]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_21_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_210
       (.I0(registers_reg_r1_0_31_0_5_i_272_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_273_n_0),
        .O(registers_reg_r1_0_31_0_5_i_210_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_211
       (.I0(registers_reg_r1_0_31_0_5_i_274_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_275_n_0),
        .O(registers_reg_r1_0_31_0_5_i_211_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_212
       (.I0(registers_reg_r1_0_31_0_5_i_276_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_277_n_0),
        .O(registers_reg_r1_0_31_0_5_i_212_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_213
       (.I0(registers_reg_r1_0_31_0_5_i_278_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_279_n_0),
        .O(registers_reg_r1_0_31_0_5_i_213_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_214
       (.I0(memory_reg_bram_3_n_16),
        .I1(memory_reg_bram_2_n_16),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_16),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_16),
        .O(registers_reg_r1_0_31_0_5_i_214_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_215
       (.I0(memory_reg_bram_7_n_16),
        .I1(memory_reg_bram_6_n_16),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_16),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_16),
        .O(registers_reg_r1_0_31_0_5_i_215_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_216
       (.I0(memory_reg_bram_11_n_16),
        .I1(memory_reg_bram_10_n_16),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_16),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_16),
        .O(registers_reg_r1_0_31_0_5_i_216_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_217
       (.I0(memory_reg_bram_15_n_16),
        .I1(memory_reg_bram_14_n_16),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_16),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_16),
        .O(registers_reg_r1_0_31_0_5_i_217_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_218
       (.I0(registers_reg_r1_0_31_0_5_i_280_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_281_n_0),
        .O(registers_reg_r1_0_31_0_5_i_218_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_219
       (.I0(registers_reg_r1_0_31_0_5_i_282_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_283_n_0),
        .O(registers_reg_r1_0_31_0_5_i_219_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'h000005053F300505)) 
    registers_reg_r1_0_31_0_5_i_22
       (.I0(registers_reg_r1_0_31_0_5_i_61_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_62_n_0),
        .I2(IOBUS_ADDR_OBUF[1]),
        .I3(p_3_in[0]),
        .I4(IOBUS_ADDR_OBUF[0]),
        .I5(memory_reg_mux_sel_b_pos_0_1[6]),
        .O(registers_reg_r1_0_31_0_5_i_22_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_220
       (.I0(registers_reg_r1_0_31_0_5_i_284_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_285_n_0),
        .O(registers_reg_r1_0_31_0_5_i_220_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_221
       (.I0(registers_reg_r1_0_31_0_5_i_286_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_287_n_0),
        .O(registers_reg_r1_0_31_0_5_i_221_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_222
       (.I0(registers_reg_r1_0_31_0_5_i_288_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_289_n_0),
        .O(registers_reg_r1_0_31_0_5_i_222_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_223
       (.I0(registers_reg_r1_0_31_0_5_i_290_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_291_n_0),
        .O(registers_reg_r1_0_31_0_5_i_223_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_224
       (.I0(memory_reg_bram_3_n_33),
        .I1(memory_reg_bram_2_n_33),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_33),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_33),
        .O(registers_reg_r1_0_31_0_5_i_224_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_225
       (.I0(memory_reg_bram_7_n_33),
        .I1(memory_reg_bram_6_n_33),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_33),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_33),
        .O(registers_reg_r1_0_31_0_5_i_225_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_226
       (.I0(memory_reg_bram_11_n_33),
        .I1(memory_reg_bram_10_n_33),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_33),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_33),
        .O(registers_reg_r1_0_31_0_5_i_226_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_227
       (.I0(memory_reg_bram_15_n_33),
        .I1(memory_reg_bram_14_n_33),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_33),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_33),
        .O(registers_reg_r1_0_31_0_5_i_227_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_228
       (.I0(registers_reg_r1_0_31_0_5_i_292_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_293_n_0),
        .O(memory_reg_mux_sel_a_pos_0_23),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  LUT6 #(
    .INIT(64'h000000B800000000)) 
    registers_reg_r1_0_31_0_5_i_23
       (.I0(memory_reg_mux_sel_a_pos_0_7),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_18_0),
        .I3(IOBUS_ADDR_OBUF[0]),
        .I4(memory_reg_mux_sel_b_pos_0_1[6]),
        .I5(IOBUS_ADDR_OBUF[1]),
        .O(registers_reg_r1_0_31_0_5_i_23_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_230
       (.I0(registers_reg_r1_0_31_0_5_i_294_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_295_n_0),
        .O(registers_reg_r1_0_31_0_5_i_230_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_231
       (.I0(registers_reg_r1_0_31_0_5_i_296_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_297_n_0),
        .O(registers_reg_r1_0_31_0_5_i_231_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_232
       (.I0(registers_reg_r1_0_31_0_5_i_298_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_299_n_0),
        .O(registers_reg_r1_0_31_0_5_i_232_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_233
       (.I0(registers_reg_r1_0_31_0_5_i_300_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_301_n_0),
        .O(registers_reg_r1_0_31_0_5_i_233_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    registers_reg_r1_0_31_0_5_i_234
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[5]),
        .O(registers_reg_r1_0_31_0_5_i_234_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_235
       (.I0(registers_reg_r1_0_31_0_5_i_302_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_303_n_0),
        .O(registers_reg_r1_0_31_0_5_i_235_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_236
       (.I0(registers_reg_r1_0_31_0_5_i_304_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_305_n_0),
        .O(registers_reg_r1_0_31_0_5_i_236_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_237
       (.I0(registers_reg_r1_0_31_0_5_i_306_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_307_n_0),
        .O(registers_reg_r1_0_31_0_5_i_237_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_238
       (.I0(registers_reg_r1_0_31_0_5_i_308_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_309_n_0),
        .O(registers_reg_r1_0_31_0_5_i_238_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_239
       (.I0(registers_reg_r1_0_31_0_5_i_310_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_311_n_0),
        .O(registers_reg_r1_0_31_0_5_i_239_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_0_5_i_24
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(Q[0]),
        .I2(IOBUS_ADDR_OBUF[0]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_24_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_240
       (.I0(registers_reg_r1_0_31_0_5_i_312_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_313_n_0),
        .O(registers_reg_r1_0_31_0_5_i_240_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_241
       (.I0(memory_reg_bram_3_n_15),
        .I1(memory_reg_bram_2_n_15),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_15),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_15),
        .O(registers_reg_r1_0_31_0_5_i_241_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_242
       (.I0(memory_reg_bram_7_n_15),
        .I1(memory_reg_bram_6_n_15),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_15),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_15),
        .O(registers_reg_r1_0_31_0_5_i_242_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_243
       (.I0(memory_reg_bram_11_n_15),
        .I1(memory_reg_bram_10_n_15),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_15),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_15),
        .O(registers_reg_r1_0_31_0_5_i_243_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_244
       (.I0(memory_reg_bram_15_n_15),
        .I1(memory_reg_bram_14_n_15),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_15),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_15),
        .O(registers_reg_r1_0_31_0_5_i_244_n_0));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    registers_reg_r1_0_31_0_5_i_245
       (.I0(\IOBUS_ADDR_OBUF[4]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(data0[4]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_245_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_246
       (.I0(registers_reg_r1_0_31_0_5_i_314_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_315_n_0),
        .O(registers_reg_r1_0_31_0_5_i_246_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_247
       (.I0(registers_reg_r1_0_31_0_5_i_316_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_317_n_0),
        .O(registers_reg_r1_0_31_0_5_i_247_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_248
       (.I0(memory_reg_bram_3_n_18),
        .I1(memory_reg_bram_2_n_18),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_18),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_18),
        .O(registers_reg_r1_0_31_0_5_i_248_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_249
       (.I0(memory_reg_bram_7_n_18),
        .I1(memory_reg_bram_6_n_18),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_18),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_18),
        .O(registers_reg_r1_0_31_0_5_i_249_n_0));
  LUT6 #(
    .INIT(64'h000005053F300505)) 
    registers_reg_r1_0_31_0_5_i_25
       (.I0(registers_reg_r1_0_31_0_5_i_67_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_68_n_0),
        .I2(IOBUS_ADDR_OBUF[1]),
        .I3(p_3_in[3]),
        .I4(IOBUS_ADDR_OBUF[0]),
        .I5(memory_reg_mux_sel_b_pos_0_1[6]),
        .O(registers_reg_r1_0_31_0_5_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_250
       (.I0(memory_reg_bram_11_n_18),
        .I1(memory_reg_bram_10_n_18),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_18),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_18),
        .O(registers_reg_r1_0_31_0_5_i_250_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_251
       (.I0(memory_reg_bram_15_n_18),
        .I1(memory_reg_bram_14_n_18),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_18),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_18),
        .O(registers_reg_r1_0_31_0_5_i_251_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_252
       (.I0(memory_reg_bram_3_n_34),
        .I1(memory_reg_bram_2_n_34),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_34),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_34),
        .O(registers_reg_r1_0_31_0_5_i_252_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_253
       (.I0(memory_reg_bram_7_n_34),
        .I1(memory_reg_bram_6_n_34),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_34),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_34),
        .O(registers_reg_r1_0_31_0_5_i_253_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_254
       (.I0(memory_reg_bram_11_n_34),
        .I1(memory_reg_bram_10_n_34),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_34),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_34),
        .O(registers_reg_r1_0_31_0_5_i_254_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_255
       (.I0(memory_reg_bram_15_n_34),
        .I1(memory_reg_bram_14_n_34),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_34),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_34),
        .O(registers_reg_r1_0_31_0_5_i_255_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_256
       (.I0(memory_reg_bram_3_n_35),
        .I1(memory_reg_bram_2_n_35),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_35),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_35),
        .O(registers_reg_r1_0_31_0_5_i_256_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_257
       (.I0(memory_reg_bram_7_n_35),
        .I1(memory_reg_bram_6_n_35),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_35),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_35),
        .O(registers_reg_r1_0_31_0_5_i_257_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_258
       (.I0(memory_reg_bram_11_n_35),
        .I1(memory_reg_bram_10_n_35),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_35),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_35),
        .O(registers_reg_r1_0_31_0_5_i_258_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_259
       (.I0(memory_reg_bram_15_n_35),
        .I1(memory_reg_bram_14_n_35),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_35),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_35),
        .O(registers_reg_r1_0_31_0_5_i_259_n_0));
  LUT6 #(
    .INIT(64'h000000B800000000)) 
    registers_reg_r1_0_31_0_5_i_26
       (.I0(memory_reg_mux_sel_a_pos_0_8),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_18_23_i_7_0),
        .I3(IOBUS_ADDR_OBUF[0]),
        .I4(memory_reg_mux_sel_b_pos_0_1[6]),
        .I5(IOBUS_ADDR_OBUF[1]),
        .O(registers_reg_r1_0_31_0_5_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_260
       (.I0(memory_reg_bram_3_n_11),
        .I1(memory_reg_bram_2_n_11),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_11),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_11),
        .O(registers_reg_r1_0_31_0_5_i_260_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_261
       (.I0(memory_reg_bram_7_n_11),
        .I1(memory_reg_bram_6_n_11),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_11),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_11),
        .O(registers_reg_r1_0_31_0_5_i_261_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_262
       (.I0(memory_reg_bram_11_n_11),
        .I1(memory_reg_bram_10_n_11),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_11),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_11),
        .O(registers_reg_r1_0_31_0_5_i_262_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_263
       (.I0(memory_reg_bram_15_n_11),
        .I1(memory_reg_bram_14_n_11),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_11),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_11),
        .O(registers_reg_r1_0_31_0_5_i_263_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_264
       (.I0(memory_reg_bram_3_n_27),
        .I1(memory_reg_bram_2_n_27),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_27),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_27),
        .O(registers_reg_r1_0_31_0_5_i_264_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_265
       (.I0(memory_reg_bram_7_n_27),
        .I1(memory_reg_bram_6_n_27),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_27),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_27),
        .O(registers_reg_r1_0_31_0_5_i_265_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_266
       (.I0(memory_reg_bram_11_n_27),
        .I1(memory_reg_bram_10_n_27),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_27),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_27),
        .O(registers_reg_r1_0_31_0_5_i_266_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_267
       (.I0(memory_reg_bram_15_n_27),
        .I1(memory_reg_bram_14_n_27),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_27),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_27),
        .O(registers_reg_r1_0_31_0_5_i_267_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_268
       (.I0(memory_reg_bram_3_n_32),
        .I1(memory_reg_bram_2_n_32),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_32),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_32),
        .O(registers_reg_r1_0_31_0_5_i_268_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_269
       (.I0(memory_reg_bram_7_n_32),
        .I1(memory_reg_bram_6_n_32),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_32),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_32),
        .O(registers_reg_r1_0_31_0_5_i_269_n_0));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    registers_reg_r1_0_31_0_5_i_27
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[2]),
        .I2(\IOBUS_ADDR_OBUF[3]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[3]_inst_i_3_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_270
       (.I0(memory_reg_bram_11_n_32),
        .I1(memory_reg_bram_10_n_32),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_32),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_32),
        .O(registers_reg_r1_0_31_0_5_i_270_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_271
       (.I0(memory_reg_bram_15_n_32),
        .I1(memory_reg_bram_14_n_32),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_32),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_32),
        .O(registers_reg_r1_0_31_0_5_i_271_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_272
       (.I0(memory_reg_bram_3_n_8),
        .I1(memory_reg_bram_2_n_8),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_8),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_8),
        .O(registers_reg_r1_0_31_0_5_i_272_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_273
       (.I0(memory_reg_bram_7_n_8),
        .I1(memory_reg_bram_6_n_8),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_8),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_8),
        .O(registers_reg_r1_0_31_0_5_i_273_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_274
       (.I0(memory_reg_bram_11_n_8),
        .I1(memory_reg_bram_10_n_8),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_8),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_8),
        .O(registers_reg_r1_0_31_0_5_i_274_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_275
       (.I0(memory_reg_bram_15_n_8),
        .I1(memory_reg_bram_14_n_8),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_8),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_8),
        .O(registers_reg_r1_0_31_0_5_i_275_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_276
       (.I0(memory_reg_bram_3_n_24),
        .I1(memory_reg_bram_2_n_24),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_24),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_24),
        .O(registers_reg_r1_0_31_0_5_i_276_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_277
       (.I0(memory_reg_bram_7_n_24),
        .I1(memory_reg_bram_6_n_24),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_24),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_24),
        .O(registers_reg_r1_0_31_0_5_i_277_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_278
       (.I0(memory_reg_bram_11_n_24),
        .I1(memory_reg_bram_10_n_24),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_24),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_24),
        .O(registers_reg_r1_0_31_0_5_i_278_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_279
       (.I0(memory_reg_bram_15_n_24),
        .I1(memory_reg_bram_14_n_24),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_24),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_24),
        .O(registers_reg_r1_0_31_0_5_i_279_n_0));
  LUT6 #(
    .INIT(64'h00000000CFC0A0A0)) 
    registers_reg_r1_0_31_0_5_i_28
       (.I0(p_3_in[2]),
        .I1(registers_reg_r1_0_31_0_5_i_73_n_0),
        .I2(IOBUS_ADDR_OBUF[0]),
        .I3(p_4_in[2]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(memory_reg_mux_sel_b_pos_0_1[6]),
        .O(registers_reg_r1_0_31_0_5_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_280
       (.I0(memory_reg_bram_3_n_25),
        .I1(memory_reg_bram_2_n_25),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_25),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_25),
        .O(registers_reg_r1_0_31_0_5_i_280_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_281
       (.I0(memory_reg_bram_7_n_25),
        .I1(memory_reg_bram_6_n_25),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_25),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_25),
        .O(registers_reg_r1_0_31_0_5_i_281_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_282
       (.I0(memory_reg_bram_11_n_25),
        .I1(memory_reg_bram_10_n_25),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_25),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_25),
        .O(registers_reg_r1_0_31_0_5_i_282_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_283
       (.I0(memory_reg_bram_15_n_25),
        .I1(memory_reg_bram_14_n_25),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_25),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_25),
        .O(registers_reg_r1_0_31_0_5_i_283_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_284
       (.I0(memory_reg_bram_3_n_9),
        .I1(memory_reg_bram_2_n_9),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_9),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_9),
        .O(registers_reg_r1_0_31_0_5_i_284_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_285
       (.I0(memory_reg_bram_7_n_9),
        .I1(memory_reg_bram_6_n_9),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_9),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_9),
        .O(registers_reg_r1_0_31_0_5_i_285_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_286
       (.I0(memory_reg_bram_11_n_9),
        .I1(memory_reg_bram_10_n_9),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_9),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_9),
        .O(registers_reg_r1_0_31_0_5_i_286_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_287
       (.I0(memory_reg_bram_15_n_9),
        .I1(memory_reg_bram_14_n_9),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_9),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_9),
        .O(registers_reg_r1_0_31_0_5_i_287_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_288
       (.I0(memory_reg_bram_3_n_17),
        .I1(memory_reg_bram_2_n_17),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_17),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_17),
        .O(registers_reg_r1_0_31_0_5_i_288_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_289
       (.I0(memory_reg_bram_7_n_17),
        .I1(memory_reg_bram_6_n_17),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_17),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_17),
        .O(registers_reg_r1_0_31_0_5_i_289_n_0));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    registers_reg_r1_0_31_0_5_i_29
       (.I0(IOBUS_ADDR_OBUF[0]),
        .I1(IOBUS_ADDR_OBUF[1]),
        .I2(memory_reg_mux_sel_a_pos_0_2),
        .I3(registers_reg_r1_0_31_12_17_i_13_0),
        .I4(registers_reg_r1_0_31_0_5_i_5_0),
        .I5(registers_reg_r1_0_31_0_5_i_77_n_0),
        .O(registers_reg_r1_0_31_0_5_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_290
       (.I0(memory_reg_bram_11_n_17),
        .I1(memory_reg_bram_10_n_17),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_17),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_17),
        .O(registers_reg_r1_0_31_0_5_i_290_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_291
       (.I0(memory_reg_bram_15_n_17),
        .I1(memory_reg_bram_14_n_17),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_17),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_17),
        .O(registers_reg_r1_0_31_0_5_i_291_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_292
       (.I0(registers_reg_r1_0_31_0_5_i_318_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_319_n_0),
        .O(registers_reg_r1_0_31_0_5_i_292_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_293
       (.I0(registers_reg_r1_0_31_0_5_i_320_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_321_n_0),
        .O(registers_reg_r1_0_31_0_5_i_293_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_294
       (.I0(memory_reg_bram_3_n_14),
        .I1(memory_reg_bram_2_n_14),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_14),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_14),
        .O(registers_reg_r1_0_31_0_5_i_294_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_295
       (.I0(memory_reg_bram_7_n_14),
        .I1(memory_reg_bram_6_n_14),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_14),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_14),
        .O(registers_reg_r1_0_31_0_5_i_295_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_296
       (.I0(memory_reg_bram_11_n_14),
        .I1(memory_reg_bram_10_n_14),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_14),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_14),
        .O(registers_reg_r1_0_31_0_5_i_296_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_297
       (.I0(memory_reg_bram_15_n_14),
        .I1(memory_reg_bram_14_n_14),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_14),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_14),
        .O(registers_reg_r1_0_31_0_5_i_297_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_298
       (.I0(memory_reg_bram_3_n_30),
        .I1(memory_reg_bram_2_n_30),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_30),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_30),
        .O(registers_reg_r1_0_31_0_5_i_298_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_299
       (.I0(memory_reg_bram_7_n_30),
        .I1(memory_reg_bram_6_n_30),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_30),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_30),
        .O(registers_reg_r1_0_31_0_5_i_299_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_0_5_i_3
       (.I0(ioBuffer[0]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_0_5_i_22_n_0),
        .I4(registers_reg_r1_0_31_0_5_i_23_n_0),
        .I5(registers_reg_r1_0_31_0_5_i_24_n_0),
        .O(wd[0]));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    registers_reg_r1_0_31_0_5_i_30
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[1]),
        .I2(registers_reg_r1_0_31_0_5_i_78_n_0),
        .I3(registers_reg_r1_0_31_0_5_i_79_n_0),
        .I4(\IOBUS_ADDR_OBUF[2]_inst_i_5_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_300
       (.I0(memory_reg_bram_11_n_30),
        .I1(memory_reg_bram_10_n_30),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_30),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_30),
        .O(registers_reg_r1_0_31_0_5_i_300_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_301
       (.I0(memory_reg_bram_15_n_30),
        .I1(memory_reg_bram_14_n_30),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_30),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_30),
        .O(registers_reg_r1_0_31_0_5_i_301_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_302
       (.I0(memory_reg_bram_3_n_31),
        .I1(memory_reg_bram_2_n_31),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_31),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_31),
        .O(registers_reg_r1_0_31_0_5_i_302_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_303
       (.I0(memory_reg_bram_7_n_31),
        .I1(memory_reg_bram_6_n_31),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_31),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_31),
        .O(registers_reg_r1_0_31_0_5_i_303_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_304
       (.I0(memory_reg_bram_11_n_31),
        .I1(memory_reg_bram_10_n_31),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_31),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_31),
        .O(registers_reg_r1_0_31_0_5_i_304_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_305
       (.I0(memory_reg_bram_15_n_31),
        .I1(memory_reg_bram_14_n_31),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_31),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_31),
        .O(registers_reg_r1_0_31_0_5_i_305_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_306
       (.I0(memory_reg_bram_3_n_7),
        .I1(memory_reg_bram_2_n_7),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_7),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_7),
        .O(registers_reg_r1_0_31_0_5_i_306_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_307
       (.I0(memory_reg_bram_7_n_7),
        .I1(memory_reg_bram_6_n_7),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_7),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_7),
        .O(registers_reg_r1_0_31_0_5_i_307_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_308
       (.I0(memory_reg_bram_11_n_7),
        .I1(memory_reg_bram_10_n_7),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_7),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_7),
        .O(registers_reg_r1_0_31_0_5_i_308_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_309
       (.I0(memory_reg_bram_15_n_7),
        .I1(memory_reg_bram_14_n_7),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_7),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_7),
        .O(registers_reg_r1_0_31_0_5_i_309_n_0));
  LUT6 #(
    .INIT(64'hF4F7F7F7F4F7C4C4)) 
    registers_reg_r1_0_31_0_5_i_31
       (.I0(registers_reg_r1_0_31_0_5_i_80_n_0),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(p_4_in[5]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(registers_reg_r1_0_31_0_5_i_82_n_0),
        .O(registers_reg_r1_0_31_0_5_i_31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_310
       (.I0(memory_reg_bram_3_n_23),
        .I1(memory_reg_bram_2_n_23),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_23),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_23),
        .O(registers_reg_r1_0_31_0_5_i_310_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_311
       (.I0(memory_reg_bram_7_n_23),
        .I1(memory_reg_bram_6_n_23),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_23),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_23),
        .O(registers_reg_r1_0_31_0_5_i_311_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_312
       (.I0(memory_reg_bram_11_n_23),
        .I1(memory_reg_bram_10_n_23),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_23),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_23),
        .O(registers_reg_r1_0_31_0_5_i_312_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_313
       (.I0(memory_reg_bram_15_n_23),
        .I1(memory_reg_bram_14_n_23),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_23),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_23),
        .O(registers_reg_r1_0_31_0_5_i_313_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_314
       (.I0(memory_reg_bram_3_n_26),
        .I1(memory_reg_bram_2_n_26),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_26),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_26),
        .O(registers_reg_r1_0_31_0_5_i_314_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_315
       (.I0(memory_reg_bram_7_n_26),
        .I1(memory_reg_bram_6_n_26),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_26),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_26),
        .O(registers_reg_r1_0_31_0_5_i_315_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_316
       (.I0(memory_reg_bram_11_n_26),
        .I1(memory_reg_bram_10_n_26),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_26),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_26),
        .O(registers_reg_r1_0_31_0_5_i_316_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_317
       (.I0(memory_reg_bram_15_n_26),
        .I1(memory_reg_bram_14_n_26),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_26),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_26),
        .O(registers_reg_r1_0_31_0_5_i_317_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_318
       (.I0(memory_reg_bram_3_n_22),
        .I1(memory_reg_bram_2_n_22),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_22),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_22),
        .O(registers_reg_r1_0_31_0_5_i_318_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_319
       (.I0(memory_reg_bram_7_n_22),
        .I1(memory_reg_bram_6_n_22),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_22),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_22),
        .O(registers_reg_r1_0_31_0_5_i_319_n_0));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8A008A)) 
    registers_reg_r1_0_31_0_5_i_32
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[5]_inst_i_5_n_0 ),
        .I2(registers_reg_r1_0_31_0_5_i_83_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[5]_inst_i_2_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_320
       (.I0(memory_reg_bram_11_n_22),
        .I1(memory_reg_bram_10_n_22),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_22),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_22),
        .O(registers_reg_r1_0_31_0_5_i_320_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_321
       (.I0(memory_reg_bram_15_n_22),
        .I1(memory_reg_bram_14_n_22),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_22),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_22),
        .O(registers_reg_r1_0_31_0_5_i_321_n_0));
  LUT6 #(
    .INIT(64'h000005053F300505)) 
    registers_reg_r1_0_31_0_5_i_34
       (.I0(registers_reg_r1_0_31_0_5_i_84_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_85_n_0),
        .I2(IOBUS_ADDR_OBUF[1]),
        .I3(p_3_in[4]),
        .I4(IOBUS_ADDR_OBUF[0]),
        .I5(memory_reg_mux_sel_b_pos_0_1[6]),
        .O(registers_reg_r1_0_31_0_5_i_34_n_0));
  LUT6 #(
    .INIT(64'h000000B800000000)) 
    registers_reg_r1_0_31_0_5_i_35
       (.I0(memory_reg_mux_sel_a_pos_0_9),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_18_23_i_13_0),
        .I3(IOBUS_ADDR_OBUF[0]),
        .I4(memory_reg_mux_sel_b_pos_0_1[6]),
        .I5(IOBUS_ADDR_OBUF[1]),
        .O(registers_reg_r1_0_31_0_5_i_35_n_0));
  LUT6 #(
    .INIT(64'hFEAAFEFEAAAAAAAA)) 
    registers_reg_r1_0_31_0_5_i_36
       (.I0(registers_reg_r1_0_31_0_5_i_7_0),
        .I1(\IOBUS_ADDR_OBUF[4]_inst_i_2_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[4]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[4]_inst_i_4_n_0 ),
        .I4(registers_reg_r1_0_31_0_5_i_90_n_0),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_36_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_37
       (.I0(registers_reg_r1_0_31_0_5_i_91_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_92_n_0),
        .O(registers_reg_r1_0_31_0_5_i_37_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_38
       (.I0(registers_reg_r1_0_31_0_5_i_93_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_94_n_0),
        .O(registers_reg_r1_0_31_0_5_i_38_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_39
       (.I0(registers_reg_r1_0_31_0_5_i_95_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_96_n_0),
        .O(registers_reg_r1_0_31_0_5_i_39_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_0_5_i_4
       (.I0(ioBuffer[3]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_0_5_i_25_n_0),
        .I4(registers_reg_r1_0_31_0_5_i_26_n_0),
        .I5(registers_reg_r1_0_31_0_5_i_27_n_0),
        .O(wd[3]));
  MUXF7 registers_reg_r1_0_31_0_5_i_40
       (.I0(registers_reg_r1_0_31_0_5_i_97_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_98_n_0),
        .O(registers_reg_r1_0_31_0_5_i_40_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_41
       (.I0(registers_reg_r1_0_31_0_5_i_99_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_100_n_0),
        .O(registers_reg_r1_0_31_0_5_i_41_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_42
       (.I0(registers_reg_r1_0_31_0_5_i_101_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_102_n_0),
        .O(registers_reg_r1_0_31_0_5_i_42_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_43
       (.I0(registers_reg_r1_0_31_0_5_i_103_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_104_n_0),
        .O(registers_reg_r1_0_31_0_5_i_43_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_44
       (.I0(registers_reg_r1_0_31_0_5_i_105_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_106_n_0),
        .O(registers_reg_r1_0_31_0_5_i_44_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_45
       (.I0(registers_reg_r1_0_31_0_5_i_107_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_108_n_0),
        .O(registers_reg_r1_0_31_0_5_i_45_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_46
       (.I0(registers_reg_r1_0_31_0_5_i_109_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_110_n_0),
        .O(registers_reg_r1_0_31_0_5_i_46_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_47
       (.I0(registers_reg_r1_0_31_0_5_i_111_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_112_n_0),
        .O(registers_reg_r1_0_31_0_5_i_47_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_48
       (.I0(registers_reg_r1_0_31_0_5_i_113_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_114_n_0),
        .O(registers_reg_r1_0_31_0_5_i_48_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_49
       (.I0(registers_reg_r1_0_31_0_5_i_115_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_116_n_0),
        .O(registers_reg_r1_0_31_0_5_i_49_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_0_5_i_5
       (.I0(ioBuffer[2]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_0_5_i_28_n_0),
        .I4(registers_reg_r1_0_31_0_5_i_29_n_0),
        .I5(registers_reg_r1_0_31_0_5_i_30_n_0),
        .O(wd[2]));
  MUXF7 registers_reg_r1_0_31_0_5_i_50
       (.I0(registers_reg_r1_0_31_0_5_i_117_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_118_n_0),
        .O(registers_reg_r1_0_31_0_5_i_50_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_51
       (.I0(registers_reg_r1_0_31_0_5_i_119_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_120_n_0),
        .O(registers_reg_r1_0_31_0_5_i_51_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_52
       (.I0(registers_reg_r1_0_31_0_5_i_121_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_122_n_0),
        .O(registers_reg_r1_0_31_0_5_i_52_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_53
       (.I0(registers_reg_r1_0_31_0_5_i_123_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_124_n_0),
        .O(registers_reg_r1_0_31_0_5_i_53_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_54
       (.I0(registers_reg_r1_0_31_0_5_i_125_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_126_n_0),
        .O(registers_reg_r1_0_31_0_5_i_54_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_55
       (.I0(registers_reg_r1_0_31_0_5_i_127_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_128_n_0),
        .O(registers_reg_r1_0_31_0_5_i_55_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_0_5_i_56
       (.I0(registers_reg_r1_0_31_0_5_i_129_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_130_n_0),
        .O(registers_reg_r1_0_31_0_5_i_56_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    registers_reg_r1_0_31_0_5_i_57
       (.I0(registers_reg_r1_0_31_0_5_i_131_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_132_n_0),
        .I2(registers_reg_r1_0_31_0_5_i_133_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_n_0),
        .I4(registers_reg_r1_0_31_0_5_i_134_n_0),
        .O(memory_reg_mux_sel_b_pos_0_6));
  LUT6 #(
    .INIT(64'hABFFABABA800A8A8)) 
    registers_reg_r1_0_31_0_5_i_58
       (.I0(registers_reg_r1_0_31_0_5_i_135_n_0),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_2_n_0 ),
        .I2(registers_reg_r1_0_31_0_5_i_136_n_0),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_7_n_0 ),
        .I5(p_3_in[1]),
        .O(registers_reg_r1_0_31_0_5_i_58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_0_5_i_59
       (.I0(memory_reg_mux_sel_a_pos_0_26),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_0_5_i_20_1),
        .O(p_4_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8B00)) 
    registers_reg_r1_0_31_0_5_i_6
       (.I0(ioBuffer[5]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(registers_reg_r1_0_31_0_5_i_31_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(registers_reg_r1_0_31_0_5_i_32_n_0),
        .I5(registers_reg_r1_0_31_0_5),
        .O(wd[5]));
  LUT4 #(
    .INIT(16'hABFB)) 
    registers_reg_r1_0_31_0_5_i_60
       (.I0(registers_reg_r1_0_31_0_5_i_77_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_20_0),
        .I2(registers_reg_r1_0_31_12_17_i_13_0),
        .I3(memory_reg_mux_sel_a_pos_0_1),
        .O(registers_reg_r1_0_31_0_5_i_60_n_0));
  LUT4 #(
    .INIT(16'hABFB)) 
    registers_reg_r1_0_31_0_5_i_61
       (.I0(registers_reg_r1_0_31_0_5_i_77_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_22_0),
        .I2(registers_reg_r1_0_31_12_17_i_13_0),
        .I3(memory_reg_mux_sel_a_pos_0_0),
        .O(registers_reg_r1_0_31_0_5_i_61_n_0));
  LUT4 #(
    .INIT(16'hFF47)) 
    registers_reg_r1_0_31_0_5_i_62
       (.I0(memory_reg_mux_sel_a_pos_0_10),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_6_11_i_15_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_0_5_i_62_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_0_5_i_63
       (.I0(memory_reg_mux_sel_a_pos_0_18),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_0_5_i_22_1),
        .O(p_3_in[0]));
  MUXF8 registers_reg_r1_0_31_0_5_i_64
       (.I0(registers_reg_r1_0_31_0_5_i_148_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_149_n_0),
        .O(memory_reg_mux_sel_a_pos_0_7),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  LUT4 #(
    .INIT(16'hABFB)) 
    registers_reg_r1_0_31_0_5_i_67
       (.I0(registers_reg_r1_0_31_0_5_i_77_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_25_0),
        .I2(registers_reg_r1_0_31_12_17_i_13_0),
        .I3(memory_reg_mux_sel_a_pos_0_3),
        .O(registers_reg_r1_0_31_0_5_i_67_n_0));
  LUT4 #(
    .INIT(16'hFF47)) 
    registers_reg_r1_0_31_0_5_i_68
       (.I0(memory_reg_mux_sel_a_pos_0_13),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_6_11_i_18_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_0_5_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_0_5_i_69
       (.I0(memory_reg_mux_sel_a_pos_0_21),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_0_5_i_25_1),
        .O(p_3_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_0_5_i_7
       (.I0(ioBuffer[4]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_0_5_i_34_n_0),
        .I4(registers_reg_r1_0_31_0_5_i_35_n_0),
        .I5(registers_reg_r1_0_31_0_5_i_36_n_0),
        .O(wd[4]));
  MUXF8 registers_reg_r1_0_31_0_5_i_70
       (.I0(registers_reg_r1_0_31_0_5_i_156_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_157_n_0),
        .O(memory_reg_mux_sel_a_pos_0_8),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_0_5_i_72
       (.I0(memory_reg_mux_sel_a_pos_0_20),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_6_11_i_51_0),
        .O(p_3_in[2]));
  LUT4 #(
    .INIT(16'h00B8)) 
    registers_reg_r1_0_31_0_5_i_73
       (.I0(memory_reg_mux_sel_a_pos_0_12),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_6_11_i_20_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_0_5_i_73_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_0_5_i_74
       (.I0(memory_reg_mux_sel_a_pos_0_27),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_18_23_i_20_0),
        .O(p_4_in[2]));
  MUXF8 registers_reg_r1_0_31_0_5_i_75
       (.I0(registers_reg_r1_0_31_0_5_i_164_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_165_n_0),
        .O(memory_reg_mux_sel_a_pos_0_2),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    registers_reg_r1_0_31_0_5_i_77
       (.I0(memory_reg_mux_sel_b_pos_0_1[6]),
        .I1(registers_reg_r1_0_31_6_11_i_23_n_0),
        .O(registers_reg_r1_0_31_0_5_i_77_n_0));
  LUT6 #(
    .INIT(64'h0000000075FF7575)) 
    registers_reg_r1_0_31_0_5_i_78
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[2]_inst_i_6_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I5(registers_reg_r1_0_31_0_5_i_166_n_0),
        .O(registers_reg_r1_0_31_0_5_i_78_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFBBAAAAA)) 
    registers_reg_r1_0_31_0_5_i_79
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(result0_carry_i_10_n_0),
        .I2(srcB[2]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(registers_reg_r1_0_31_0_5_i_79_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_8
       (.I0(registers_reg_r1_0_31_0_5_i_37_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_38_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[12]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hABFFABABA800A8A8)) 
    registers_reg_r1_0_31_0_5_i_80
       (.I0(registers_reg_r1_0_31_0_5_i_167_n_0),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_2_n_0 ),
        .I2(registers_reg_r1_0_31_0_5_i_136_n_0),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_7_n_0 ),
        .I5(p_3_in[5]),
        .O(registers_reg_r1_0_31_0_5_i_80_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_0_5_i_81
       (.I0(memory_reg_mux_sel_a_pos_0_28),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_0_5_i_31_1),
        .O(p_4_in[5]));
  LUT4 #(
    .INIT(16'hABFB)) 
    registers_reg_r1_0_31_0_5_i_82
       (.I0(registers_reg_r1_0_31_0_5_i_77_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_31_0),
        .I2(registers_reg_r1_0_31_12_17_i_13_0),
        .I3(memory_reg_mux_sel_a_pos_0_5),
        .O(registers_reg_r1_0_31_0_5_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B000B0B)) 
    registers_reg_r1_0_31_0_5_i_83
       (.I0(\IOBUS_ADDR_OBUF[5]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[5]_inst_i_9_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[6]_inst_i_10_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I5(registers_reg_r1_0_31_0_5_i_173_n_0),
        .O(registers_reg_r1_0_31_0_5_i_83_n_0));
  LUT4 #(
    .INIT(16'hABFB)) 
    registers_reg_r1_0_31_0_5_i_84
       (.I0(registers_reg_r1_0_31_0_5_i_77_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_34_0),
        .I2(registers_reg_r1_0_31_12_17_i_13_0),
        .I3(memory_reg_mux_sel_a_pos_0_4),
        .O(registers_reg_r1_0_31_0_5_i_84_n_0));
  LUT4 #(
    .INIT(16'hFF47)) 
    registers_reg_r1_0_31_0_5_i_85
       (.I0(memory_reg_mux_sel_a_pos_0_14),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_9_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_0_5_i_85_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_0_5_i_86
       (.I0(memory_reg_mux_sel_a_pos_0_22),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_0_5_i_34_1),
        .O(p_3_in[4]));
  MUXF8 registers_reg_r1_0_31_0_5_i_87
       (.I0(registers_reg_r1_0_31_0_5_i_180_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_181_n_0),
        .O(memory_reg_mux_sel_a_pos_0_9),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_0_5_i_9
       (.I0(registers_reg_r1_0_31_0_5_i_39_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_40_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[11]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF000B0B0B)) 
    registers_reg_r1_0_31_0_5_i_90
       (.I0(\IOBUS_ADDR_OBUF[5]_inst_i_10_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[4]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[4]_inst_i_10_n_0 ),
        .I5(registers_reg_r1_0_31_0_5_i_182_n_0),
        .O(registers_reg_r1_0_31_0_5_i_90_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_91
       (.I0(memory_reg_bram_3_n_48),
        .I1(memory_reg_bram_2_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_48),
        .O(registers_reg_r1_0_31_0_5_i_91_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_92
       (.I0(memory_reg_bram_7_n_48),
        .I1(memory_reg_bram_6_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_48),
        .O(registers_reg_r1_0_31_0_5_i_92_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_93
       (.I0(memory_reg_bram_11_n_48),
        .I1(memory_reg_bram_10_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_48),
        .O(registers_reg_r1_0_31_0_5_i_93_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_94
       (.I0(memory_reg_bram_15_n_48),
        .I1(memory_reg_bram_14_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_48),
        .O(registers_reg_r1_0_31_0_5_i_94_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_95
       (.I0(memory_reg_bram_3_n_49),
        .I1(memory_reg_bram_2_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_49),
        .O(registers_reg_r1_0_31_0_5_i_95_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_96
       (.I0(memory_reg_bram_7_n_49),
        .I1(memory_reg_bram_6_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_49),
        .O(registers_reg_r1_0_31_0_5_i_96_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_97
       (.I0(memory_reg_bram_11_n_49),
        .I1(memory_reg_bram_10_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_49),
        .O(registers_reg_r1_0_31_0_5_i_97_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_98
       (.I0(memory_reg_bram_15_n_49),
        .I1(memory_reg_bram_14_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_49),
        .O(registers_reg_r1_0_31_0_5_i_98_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_0_5_i_99
       (.I0(memory_reg_bram_3_n_50),
        .I1(memory_reg_bram_2_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_50),
        .O(registers_reg_r1_0_31_0_5_i_99_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    registers_reg_r1_0_31_12_17_i_1
       (.I0(memory_reg_mux_sel_b_pos_0_0),
        .I1(ioBuffer[13]),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(registers_reg_r1_0_31_12_17_i_7_n_0),
        .I4(registers_reg_r1_0_31_12_17_i_8_n_0),
        .O(wd[13]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    registers_reg_r1_0_31_12_17_i_10
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[6]),
        .I2(\IOBUS_ADDR_OBUF[12]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_12_17_i_10_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    registers_reg_r1_0_31_12_17_i_11
       (.I0(registers_reg_r1_0_31_6_11_i_33_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_26_n_0),
        .I2(IOBUS_ADDR_OBUF[0]),
        .I3(registers_reg_r1_0_31_12_17_i_27_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(registers_reg_r1_0_31_12_17_i_28_n_0),
        .O(registers_reg_r1_0_31_12_17_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    registers_reg_r1_0_31_12_17_i_12
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[9]),
        .I2(\IOBUS_ADDR_OBUF[15]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_12_17_i_12_n_0));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    registers_reg_r1_0_31_12_17_i_13
       (.I0(registers_reg_r1_0_31_12_17_i_29_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_30_n_0),
        .I2(registers_reg_r1_0_31_6_11_i_33_n_0),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(registers_reg_r1_0_31_12_17_i_31_n_0),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_12_17_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    registers_reg_r1_0_31_12_17_i_14
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[8]),
        .I2(\IOBUS_ADDR_OBUF[14]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_12_17_i_14_n_0));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    registers_reg_r1_0_31_12_17_i_15
       (.I0(IOBUS_ADDR_OBUF[0]),
        .I1(IOBUS_ADDR_OBUF[1]),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(p_4_in[7]),
        .I4(memory_reg_mux_sel_b_pos_0_1[5]),
        .I5(p_5_in),
        .O(registers_reg_r1_0_31_12_17_i_15_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_12_17_i_16
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_12_17_i_35_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_12_17_i_16_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_12_17_i_17
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[11]),
        .I2(IOBUS_ADDR_OBUF[17]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_12_17_i_17_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_12_17_i_18
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_12_17_i_36_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_12_17_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    registers_reg_r1_0_31_12_17_i_19
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[10]),
        .I2(\IOBUS_ADDR_OBUF[16]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_12_17_i_19_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    registers_reg_r1_0_31_12_17_i_2
       (.I0(memory_reg_mux_sel_b_pos_0_0),
        .I1(ioBuffer[12]),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(registers_reg_r1_0_31_12_17_i_9_n_0),
        .I4(registers_reg_r1_0_31_12_17_i_10_n_0),
        .O(wd[12]));
  LUT6 #(
    .INIT(64'hCDCFCDCDCDCFCFCF)) 
    registers_reg_r1_0_31_12_17_i_20
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_70_n_0),
        .I3(memory_reg_mux_sel_a_pos_0_15),
        .I4(registers_reg_r1_0_31_12_17_i_13_0),
        .I5(registers_reg_r1_0_31_12_17_i_7_0),
        .O(registers_reg_r1_0_31_12_17_i_20_n_0));
  LUT5 #(
    .INIT(32'hEE45FFEF)) 
    registers_reg_r1_0_31_12_17_i_21
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(p_3_in[5]),
        .O(registers_reg_r1_0_31_12_17_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hF4FE)) 
    registers_reg_r1_0_31_12_17_i_22
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(registers_reg_r1_0_31_6_11_i_69_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(p_4_in[5]),
        .O(registers_reg_r1_0_31_12_17_i_22_n_0));
  LUT6 #(
    .INIT(64'hCDCFCDCDCDCFCFCF)) 
    registers_reg_r1_0_31_12_17_i_23
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_70_n_0),
        .I3(memory_reg_mux_sel_a_pos_0_14),
        .I4(registers_reg_r1_0_31_12_17_i_13_0),
        .I5(registers_reg_r1_0_31_12_17_i_9_0),
        .O(registers_reg_r1_0_31_12_17_i_23_n_0));
  LUT5 #(
    .INIT(32'hEE45FFEF)) 
    registers_reg_r1_0_31_12_17_i_24
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(p_3_in[4]),
        .O(registers_reg_r1_0_31_12_17_i_24_n_0));
  LUT6 #(
    .INIT(64'hFF47FF47FFFFFF00)) 
    registers_reg_r1_0_31_12_17_i_25
       (.I0(memory_reg_mux_sel_a_pos_0_9),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_18_23_i_13_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(registers_reg_r1_0_31_6_11_i_69_n_0),
        .I5(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_12_17_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hF4FE)) 
    registers_reg_r1_0_31_12_17_i_26
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(registers_reg_r1_0_31_6_11_i_69_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(p_4_in[7]),
        .O(registers_reg_r1_0_31_12_17_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hABBB)) 
    registers_reg_r1_0_31_12_17_i_27
       (.I0(memory_reg_mux_sel_b_pos_0_1[6]),
        .I1(registers_reg_r1_0_31_6_11_i_70_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_1[5]),
        .I3(p_5_in),
        .O(registers_reg_r1_0_31_12_17_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h3F3F0777)) 
    registers_reg_r1_0_31_12_17_i_28
       (.I0(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_23_n_0),
        .I2(p_3_in[7]),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[6]),
        .O(registers_reg_r1_0_31_12_17_i_28_n_0));
  LUT6 #(
    .INIT(64'hCDCFCDCDCDCFCFCF)) 
    registers_reg_r1_0_31_12_17_i_29
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_70_n_0),
        .I3(memory_reg_mux_sel_a_pos_0_16),
        .I4(registers_reg_r1_0_31_12_17_i_13_0),
        .I5(registers_reg_r1_0_31_12_17_i_13_1),
        .O(registers_reg_r1_0_31_12_17_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    registers_reg_r1_0_31_12_17_i_3
       (.I0(memory_reg_mux_sel_b_pos_0_0),
        .I1(ioBuffer[15]),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(registers_reg_r1_0_31_12_17_i_11_n_0),
        .I4(registers_reg_r1_0_31_12_17_i_12_n_0),
        .O(wd[15]));
  LUT5 #(
    .INIT(32'hEE45FFEF)) 
    registers_reg_r1_0_31_12_17_i_30
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(p_3_in[6]),
        .O(registers_reg_r1_0_31_12_17_i_30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hF4FE)) 
    registers_reg_r1_0_31_12_17_i_31
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(registers_reg_r1_0_31_6_11_i_69_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(p_4_in[6]),
        .O(registers_reg_r1_0_31_12_17_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    registers_reg_r1_0_31_12_17_i_32
       (.I0(memory_reg_mux_sel_b_pos_0_1[6]),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .O(registers_reg_r1_0_31_12_17_i_32_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_12_17_i_33
       (.I0(memory_reg_mux_sel_a_pos_0_31),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_15_0),
        .O(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h47)) 
    registers_reg_r1_0_31_12_17_i_34
       (.I0(p_4_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[5]),
        .I2(p_3_in[7]),
        .O(registers_reg_r1_0_31_12_17_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    registers_reg_r1_0_31_12_17_i_35
       (.I0(registers_reg_r1_0_31_12_17_i_43_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(p_4_in[1]),
        .I3(registers_reg_r1_0_31_6_11_i_23_n_0),
        .O(registers_reg_r1_0_31_12_17_i_35_n_0));
  LUT6 #(
    .INIT(64'h4700FF00FF00FF00)) 
    registers_reg_r1_0_31_12_17_i_36
       (.I0(memory_reg_mux_sel_a_pos_0_7),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_18_0),
        .I3(registers_reg_r1_0_31_12_17_i_43_n_0),
        .I4(memory_reg_mux_sel_b_pos_0_1[6]),
        .I5(registers_reg_r1_0_31_6_11_i_23_n_0),
        .O(registers_reg_r1_0_31_12_17_i_36_n_0));
  MUXF8 registers_reg_r1_0_31_12_17_i_37
       (.I0(registers_reg_r1_0_31_12_17_i_44_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_45_n_0),
        .O(memory_reg_mux_sel_a_pos_0_15),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_12_17_i_39
       (.I0(registers_reg_r1_0_31_12_17_i_46_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_47_n_0),
        .O(memory_reg_mux_sel_a_pos_0_16),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    registers_reg_r1_0_31_12_17_i_4
       (.I0(memory_reg_mux_sel_b_pos_0_0),
        .I1(ioBuffer[14]),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(registers_reg_r1_0_31_12_17_i_13_n_0),
        .I4(registers_reg_r1_0_31_12_17_i_14_n_0),
        .O(wd[14]));
  MUXF8 registers_reg_r1_0_31_12_17_i_41
       (.I0(registers_reg_r1_0_31_12_17_i_48_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_49_n_0),
        .O(memory_reg_mux_sel_a_pos_0_31),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFFDDCF)) 
    registers_reg_r1_0_31_12_17_i_43
       (.I0(p_3_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[7]),
        .O(registers_reg_r1_0_31_12_17_i_43_n_0));
  MUXF7 registers_reg_r1_0_31_12_17_i_44
       (.I0(registers_reg_r1_0_31_12_17_i_50_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_51_n_0),
        .O(registers_reg_r1_0_31_12_17_i_44_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_12_17_i_45
       (.I0(registers_reg_r1_0_31_12_17_i_52_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_53_n_0),
        .O(registers_reg_r1_0_31_12_17_i_45_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_12_17_i_46
       (.I0(registers_reg_r1_0_31_12_17_i_54_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_55_n_0),
        .O(registers_reg_r1_0_31_12_17_i_46_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_12_17_i_47
       (.I0(registers_reg_r1_0_31_12_17_i_56_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_57_n_0),
        .O(registers_reg_r1_0_31_12_17_i_47_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_12_17_i_48
       (.I0(registers_reg_r1_0_31_12_17_i_58_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_59_n_0),
        .O(registers_reg_r1_0_31_12_17_i_48_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_12_17_i_49
       (.I0(registers_reg_r1_0_31_12_17_i_60_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_61_n_0),
        .O(registers_reg_r1_0_31_12_17_i_49_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_12_17_i_5
       (.I0(ioBuffer[17]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_12_17_i_16_n_0),
        .I5(registers_reg_r1_0_31_12_17_i_17_n_0),
        .O(wd[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_50
       (.I0(memory_reg_bram_3_n_6),
        .I1(memory_reg_bram_2_n_6),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_6),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_6),
        .O(registers_reg_r1_0_31_12_17_i_50_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_51
       (.I0(memory_reg_bram_7_n_6),
        .I1(memory_reg_bram_6_n_6),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_6),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_6),
        .O(registers_reg_r1_0_31_12_17_i_51_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_52
       (.I0(memory_reg_bram_11_n_6),
        .I1(memory_reg_bram_10_n_6),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_6),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_6),
        .O(registers_reg_r1_0_31_12_17_i_52_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_53
       (.I0(memory_reg_bram_15_n_6),
        .I1(memory_reg_bram_14_n_6),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_6),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_6),
        .O(registers_reg_r1_0_31_12_17_i_53_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_54
       (.I0(memory_reg_bram_3_n_5),
        .I1(memory_reg_bram_2_n_5),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_5),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_5),
        .O(registers_reg_r1_0_31_12_17_i_54_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_55
       (.I0(memory_reg_bram_7_n_5),
        .I1(memory_reg_bram_6_n_5),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_5),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_5),
        .O(registers_reg_r1_0_31_12_17_i_55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_56
       (.I0(memory_reg_bram_11_n_5),
        .I1(memory_reg_bram_10_n_5),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_5),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_5),
        .O(registers_reg_r1_0_31_12_17_i_56_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_57
       (.I0(memory_reg_bram_15_n_5),
        .I1(memory_reg_bram_14_n_5),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_5),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_5),
        .O(registers_reg_r1_0_31_12_17_i_57_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_58
       (.I0(memory_reg_bram_3_n_4),
        .I1(memory_reg_bram_2_n_4),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_4),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_4),
        .O(registers_reg_r1_0_31_12_17_i_58_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_59
       (.I0(memory_reg_bram_7_n_4),
        .I1(memory_reg_bram_6_n_4),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_4),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_4),
        .O(registers_reg_r1_0_31_12_17_i_59_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_12_17_i_6
       (.I0(ioBuffer[16]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_12_17_i_18_n_0),
        .I5(registers_reg_r1_0_31_12_17_i_19_n_0),
        .O(wd[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_60
       (.I0(memory_reg_bram_11_n_4),
        .I1(memory_reg_bram_10_n_4),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_4),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_4),
        .O(registers_reg_r1_0_31_12_17_i_60_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_12_17_i_61
       (.I0(memory_reg_bram_15_n_4),
        .I1(memory_reg_bram_14_n_4),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_4),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_4),
        .O(registers_reg_r1_0_31_12_17_i_61_n_0));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    registers_reg_r1_0_31_12_17_i_7
       (.I0(registers_reg_r1_0_31_12_17_i_20_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_21_n_0),
        .I2(registers_reg_r1_0_31_6_11_i_33_n_0),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(registers_reg_r1_0_31_12_17_i_22_n_0),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_12_17_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    registers_reg_r1_0_31_12_17_i_8
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[7]),
        .I2(\IOBUS_ADDR_OBUF[13]_inst_i_2_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_12_17_i_8_n_0));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    registers_reg_r1_0_31_12_17_i_9
       (.I0(registers_reg_r1_0_31_12_17_i_23_n_0),
        .I1(registers_reg_r1_0_31_12_17_i_24_n_0),
        .I2(registers_reg_r1_0_31_6_11_i_33_n_0),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(registers_reg_r1_0_31_12_17_i_25_n_0),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_12_17_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_18_23_i_1
       (.I0(ioBuffer[19]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_18_23_i_7_n_0),
        .I5(registers_reg_r1_0_31_18_23_i_8_n_0),
        .O(wd[19]));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_18_23_i_10
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[12]),
        .I2(IOBUS_ADDR_OBUF[18]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_18_23_i_10_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_18_23_i_11
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_18_23_i_21_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_18_23_i_11_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_18_23_i_12
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[15]),
        .I2(IOBUS_ADDR_OBUF[21]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_18_23_i_12_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_18_23_i_13
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_18_23_i_22_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_18_23_i_13_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_18_23_i_14
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[14]),
        .I2(IOBUS_ADDR_OBUF[20]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_18_23_i_14_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_18_23_i_15
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_18_23_i_23_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_18_23_i_15_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_18_23_i_16
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[17]),
        .I2(IOBUS_ADDR_OBUF[23]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_18_23_i_16_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_18_23_i_17
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_18_23_i_24_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_18_23_i_17_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_18_23_i_18
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[16]),
        .I2(IOBUS_ADDR_OBUF[22]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_18_23_i_18_n_0));
  LUT6 #(
    .INIT(64'h4700FF00FF00FF00)) 
    registers_reg_r1_0_31_18_23_i_19
       (.I0(memory_reg_mux_sel_a_pos_0_8),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_18_23_i_7_0),
        .I3(registers_reg_r1_0_31_12_17_i_43_n_0),
        .I4(memory_reg_mux_sel_b_pos_0_1[6]),
        .I5(registers_reg_r1_0_31_6_11_i_23_n_0),
        .O(registers_reg_r1_0_31_18_23_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_18_23_i_2
       (.I0(ioBuffer[18]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_18_23_i_9_n_0),
        .I5(registers_reg_r1_0_31_18_23_i_10_n_0),
        .O(wd[18]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    registers_reg_r1_0_31_18_23_i_20
       (.I0(registers_reg_r1_0_31_12_17_i_43_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(p_4_in[2]),
        .I3(registers_reg_r1_0_31_6_11_i_23_n_0),
        .O(registers_reg_r1_0_31_18_23_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    registers_reg_r1_0_31_18_23_i_21
       (.I0(registers_reg_r1_0_31_12_17_i_43_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(p_4_in[5]),
        .I3(registers_reg_r1_0_31_6_11_i_23_n_0),
        .O(registers_reg_r1_0_31_18_23_i_21_n_0));
  LUT6 #(
    .INIT(64'h4700FF00FF00FF00)) 
    registers_reg_r1_0_31_18_23_i_22
       (.I0(memory_reg_mux_sel_a_pos_0_9),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_18_23_i_13_0),
        .I3(registers_reg_r1_0_31_12_17_i_43_n_0),
        .I4(memory_reg_mux_sel_b_pos_0_1[6]),
        .I5(registers_reg_r1_0_31_6_11_i_23_n_0),
        .O(registers_reg_r1_0_31_18_23_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    registers_reg_r1_0_31_18_23_i_23
       (.I0(registers_reg_r1_0_31_12_17_i_43_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_70_n_0),
        .O(registers_reg_r1_0_31_18_23_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    registers_reg_r1_0_31_18_23_i_24
       (.I0(registers_reg_r1_0_31_12_17_i_43_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(p_4_in[6]),
        .I3(registers_reg_r1_0_31_6_11_i_23_n_0),
        .O(registers_reg_r1_0_31_18_23_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_18_23_i_3
       (.I0(ioBuffer[21]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_18_23_i_11_n_0),
        .I5(registers_reg_r1_0_31_18_23_i_12_n_0),
        .O(wd[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_18_23_i_4
       (.I0(ioBuffer[20]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_18_23_i_13_n_0),
        .I5(registers_reg_r1_0_31_18_23_i_14_n_0),
        .O(wd[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_18_23_i_5
       (.I0(ioBuffer[23]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_18_23_i_15_n_0),
        .I5(registers_reg_r1_0_31_18_23_i_16_n_0),
        .O(wd[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_18_23_i_6
       (.I0(ioBuffer[22]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_18_23_i_17_n_0),
        .I5(registers_reg_r1_0_31_18_23_i_18_n_0),
        .O(wd[22]));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_18_23_i_7
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_18_23_i_19_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_18_23_i_7_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_18_23_i_8
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[13]),
        .I2(IOBUS_ADDR_OBUF[19]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_18_23_i_8_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_18_23_i_9
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_18_23_i_20_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_18_23_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_24_29_i_1
       (.I0(ioBuffer[25]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_24_29_i_7_n_0),
        .I5(registers_reg_r1_0_31_24_29_i_8_n_0),
        .O(wd[25]));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_24_29_i_10
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[18]),
        .I2(IOBUS_ADDR_OBUF[24]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_24_29_i_10_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_24_29_i_11
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_24_29_i_21_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_24_29_i_11_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_24_29_i_12
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[21]),
        .I2(IOBUS_ADDR_OBUF[27]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_24_29_i_12_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_24_29_i_13
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_24_29_i_22_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_24_29_i_13_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_24_29_i_14
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[20]),
        .I2(IOBUS_ADDR_OBUF[26]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_24_29_i_14_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_24_29_i_15
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_24_29_i_23_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_24_29_i_15_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_24_29_i_16
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[23]),
        .I2(IOBUS_ADDR_OBUF[29]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_24_29_i_16_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_24_29_i_17
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_24_29_i_24_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_24_29_i_17_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_24_29_i_18
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[22]),
        .I2(IOBUS_ADDR_OBUF[28]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_24_29_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFF1103FFFFDDCF)) 
    registers_reg_r1_0_31_24_29_i_19
       (.I0(p_3_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[7]),
        .I5(registers_reg_r1_0_31_0_5_i_135_n_0),
        .O(registers_reg_r1_0_31_24_29_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_24_29_i_2
       (.I0(ioBuffer[24]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_24_29_i_9_n_0),
        .I5(registers_reg_r1_0_31_24_29_i_10_n_0),
        .O(wd[24]));
  LUT6 #(
    .INIT(64'hFFFFDDCFFFFF1103)) 
    registers_reg_r1_0_31_24_29_i_20
       (.I0(p_3_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[7]),
        .I5(registers_reg_r1_0_31_0_5_i_62_n_0),
        .O(registers_reg_r1_0_31_24_29_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFDDCFFFFF1103)) 
    registers_reg_r1_0_31_24_29_i_21
       (.I0(p_3_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[7]),
        .I5(registers_reg_r1_0_31_0_5_i_68_n_0),
        .O(registers_reg_r1_0_31_24_29_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFF1103FFFFDDCF)) 
    registers_reg_r1_0_31_24_29_i_22
       (.I0(p_3_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[7]),
        .I5(registers_reg_r1_0_31_0_5_i_73_n_0),
        .O(registers_reg_r1_0_31_24_29_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFF1103FFFFDDCF)) 
    registers_reg_r1_0_31_24_29_i_23
       (.I0(p_3_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[7]),
        .I5(registers_reg_r1_0_31_0_5_i_167_n_0),
        .O(registers_reg_r1_0_31_24_29_i_23_n_0));
  LUT6 #(
    .INIT(64'hFFFFDDCFFFFF1103)) 
    registers_reg_r1_0_31_24_29_i_24
       (.I0(p_3_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[7]),
        .I5(registers_reg_r1_0_31_0_5_i_85_n_0),
        .O(registers_reg_r1_0_31_24_29_i_24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_24_29_i_3
       (.I0(ioBuffer[27]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_24_29_i_11_n_0),
        .I5(registers_reg_r1_0_31_24_29_i_12_n_0),
        .O(wd[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_24_29_i_4
       (.I0(ioBuffer[26]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_24_29_i_13_n_0),
        .I5(registers_reg_r1_0_31_24_29_i_14_n_0),
        .O(wd[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_24_29_i_5
       (.I0(ioBuffer[29]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_24_29_i_15_n_0),
        .I5(registers_reg_r1_0_31_24_29_i_16_n_0),
        .O(wd[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_24_29_i_6
       (.I0(ioBuffer[28]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_24_29_i_17_n_0),
        .I5(registers_reg_r1_0_31_24_29_i_18_n_0),
        .O(wd[28]));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_24_29_i_7
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_24_29_i_19_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_24_29_i_7_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_24_29_i_8
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[19]),
        .I2(IOBUS_ADDR_OBUF[25]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_24_29_i_8_n_0));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_24_29_i_9
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_24_29_i_20_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_24_29_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_30_31__0_i_1
       (.I0(ioBuffer[31]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_30_31__0_i_2_n_0),
        .I5(registers_reg_r1_0_31_30_31__0_i_3_n_0),
        .O(wd[31]));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_30_31__0_i_2
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_30_31__0_i_4_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_30_31__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h4444FFF444444444)) 
    registers_reg_r1_0_31_30_31__0_i_3
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[25]),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_2_n_0 ),
        .I3(registers_reg_r1_0_31_30_31__0_i_5_n_0),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_7_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_30_31__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFDDCFFFFF1103)) 
    registers_reg_r1_0_31_30_31__0_i_4
       (.I0(p_3_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[7]),
        .I5(registers_reg_r1_0_31_6_11_i_26_n_0),
        .O(registers_reg_r1_0_31_30_31__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    registers_reg_r1_0_31_30_31__0_i_5
       (.I0(registers_reg_r1_0_31_30_31__0_i_6_n_0),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_5_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_6_n_0 ),
        .O(registers_reg_r1_0_31_30_31__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_30_31__0_i_6
       (.I0(\IOBUS_ADDR_OBUF[29]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[29]_inst_i_8_n_0 ),
        .I2(srcB[1]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_11_n_0 ),
        .I4(srcB[2]),
        .I5(\IOBUS_ADDR_OBUF[31]_inst_i_10_n_0 ),
        .O(registers_reg_r1_0_31_30_31__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_30_31_i_1
       (.I0(ioBuffer[30]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_12_17_i_15_n_0),
        .I4(registers_reg_r1_0_31_30_31_i_2_n_0),
        .I5(registers_reg_r1_0_31_30_31_i_3_n_0),
        .O(wd[30]));
  LUT6 #(
    .INIT(64'h30305050000000FF)) 
    registers_reg_r1_0_31_30_31_i_2
       (.I0(registers_reg_r1_0_31_12_17_i_34_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_26_n_0),
        .I2(registers_reg_r1_0_31_12_17_i_32_n_0),
        .I3(registers_reg_r1_0_31_30_31_i_4_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_30_31_i_2_n_0));
  LUT4 #(
    .INIT(16'hF444)) 
    registers_reg_r1_0_31_30_31_i_3
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[24]),
        .I2(IOBUS_ADDR_OBUF[30]),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_30_31_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF1103FFFFDDCF)) 
    registers_reg_r1_0_31_30_31_i_4
       (.I0(p_3_in[7]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .I4(memory_reg_mux_sel_b_pos_0_1[7]),
        .I5(registers_reg_r1_0_31_6_11_i_62_n_0),
        .O(registers_reg_r1_0_31_30_31_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B0B080)) 
    registers_reg_r1_0_31_6_11_i_1
       (.I0(ioBuffer[7]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_0),
        .I3(registers_reg_r1_0_31_6_11_i_7_n_0),
        .I4(registers_reg_r1_0_31_6_11_i_8_n_0),
        .I5(registers_reg_r1_0_31_6_11_i_9_n_0),
        .O(wd[7]));
  LUT6 #(
    .INIT(64'hF4F7F7F7F4F7C4C4)) 
    registers_reg_r1_0_31_6_11_i_10
       (.I0(registers_reg_r1_0_31_6_11_i_29_n_0),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(p_4_in[6]),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(registers_reg_r1_0_31_6_11_i_31_n_0),
        .O(registers_reg_r1_0_31_6_11_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_100
       (.I0(memory_reg_bram_15_n_28),
        .I1(memory_reg_bram_14_n_28),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_28),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_28),
        .O(registers_reg_r1_0_31_6_11_i_100_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_101
       (.I0(memory_reg_bram_3_n_12),
        .I1(memory_reg_bram_2_n_12),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_12),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_12),
        .O(registers_reg_r1_0_31_6_11_i_101_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_102
       (.I0(memory_reg_bram_7_n_12),
        .I1(memory_reg_bram_6_n_12),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_12),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_12),
        .O(registers_reg_r1_0_31_6_11_i_102_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_103
       (.I0(memory_reg_bram_11_n_12),
        .I1(memory_reg_bram_10_n_12),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_12),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_12),
        .O(registers_reg_r1_0_31_6_11_i_103_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_104
       (.I0(memory_reg_bram_15_n_12),
        .I1(memory_reg_bram_14_n_12),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_12),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_12),
        .O(registers_reg_r1_0_31_6_11_i_104_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_105
       (.I0(memory_reg_bram_3_n_20),
        .I1(memory_reg_bram_2_n_20),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_20),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_20),
        .O(registers_reg_r1_0_31_6_11_i_105_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_106
       (.I0(memory_reg_bram_7_n_20),
        .I1(memory_reg_bram_6_n_20),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_20),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_20),
        .O(registers_reg_r1_0_31_6_11_i_106_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_107
       (.I0(memory_reg_bram_11_n_20),
        .I1(memory_reg_bram_10_n_20),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_20),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_20),
        .O(registers_reg_r1_0_31_6_11_i_107_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_108
       (.I0(memory_reg_bram_15_n_20),
        .I1(memory_reg_bram_14_n_20),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_20),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_20),
        .O(registers_reg_r1_0_31_6_11_i_108_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_109
       (.I0(registers_reg_r1_0_31_6_11_i_123_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_124_n_0),
        .O(registers_reg_r1_0_31_6_11_i_109_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8A008A)) 
    registers_reg_r1_0_31_6_11_i_11
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[6]_inst_i_5_n_0 ),
        .I2(registers_reg_r1_0_31_6_11_i_32_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[6]_inst_i_2_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_11_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_110
       (.I0(registers_reg_r1_0_31_6_11_i_125_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_126_n_0),
        .O(registers_reg_r1_0_31_6_11_i_110_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_111
       (.I0(memory_reg_bram_3_n_13),
        .I1(memory_reg_bram_2_n_13),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_13),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_13),
        .O(registers_reg_r1_0_31_6_11_i_111_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_112
       (.I0(memory_reg_bram_7_n_13),
        .I1(memory_reg_bram_6_n_13),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_13),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_13),
        .O(registers_reg_r1_0_31_6_11_i_112_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_113
       (.I0(memory_reg_bram_11_n_13),
        .I1(memory_reg_bram_10_n_13),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_13),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_13),
        .O(registers_reg_r1_0_31_6_11_i_113_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_114
       (.I0(memory_reg_bram_15_n_13),
        .I1(memory_reg_bram_14_n_13),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_13),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_13),
        .O(registers_reg_r1_0_31_6_11_i_114_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_115
       (.I0(memory_reg_bram_3_n_29),
        .I1(memory_reg_bram_2_n_29),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_29),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_29),
        .O(registers_reg_r1_0_31_6_11_i_115_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_116
       (.I0(memory_reg_bram_7_n_29),
        .I1(memory_reg_bram_6_n_29),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_29),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_29),
        .O(registers_reg_r1_0_31_6_11_i_116_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_117
       (.I0(memory_reg_bram_11_n_29),
        .I1(memory_reg_bram_10_n_29),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_29),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_29),
        .O(registers_reg_r1_0_31_6_11_i_117_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_118
       (.I0(memory_reg_bram_15_n_29),
        .I1(memory_reg_bram_14_n_29),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_29),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_29),
        .O(registers_reg_r1_0_31_6_11_i_118_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_119
       (.I0(memory_reg_bram_3_n_10),
        .I1(memory_reg_bram_2_n_10),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_10),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_10),
        .O(registers_reg_r1_0_31_6_11_i_119_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_120
       (.I0(memory_reg_bram_7_n_10),
        .I1(memory_reg_bram_6_n_10),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_10),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_10),
        .O(registers_reg_r1_0_31_6_11_i_120_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_121
       (.I0(memory_reg_bram_11_n_10),
        .I1(memory_reg_bram_10_n_10),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_10),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_10),
        .O(registers_reg_r1_0_31_6_11_i_121_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_122
       (.I0(memory_reg_bram_15_n_10),
        .I1(memory_reg_bram_14_n_10),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_10),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_10),
        .O(registers_reg_r1_0_31_6_11_i_122_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_123
       (.I0(memory_reg_bram_3_n_21),
        .I1(memory_reg_bram_2_n_21),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_21),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_21),
        .O(registers_reg_r1_0_31_6_11_i_123_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_124
       (.I0(memory_reg_bram_7_n_21),
        .I1(memory_reg_bram_6_n_21),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_21),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_21),
        .O(registers_reg_r1_0_31_6_11_i_124_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_125
       (.I0(memory_reg_bram_11_n_21),
        .I1(memory_reg_bram_10_n_21),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_21),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_21),
        .O(registers_reg_r1_0_31_6_11_i_125_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_126
       (.I0(memory_reg_bram_15_n_21),
        .I1(memory_reg_bram_14_n_21),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_21),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_21),
        .O(registers_reg_r1_0_31_6_11_i_126_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    registers_reg_r1_0_31_6_11_i_13
       (.I0(registers_reg_r1_0_31_6_11_i_33_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_34_n_0),
        .I2(IOBUS_ADDR_OBUF[0]),
        .I3(registers_reg_r1_0_31_6_11_i_35_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(registers_reg_r1_0_31_6_11_i_36_n_0),
        .O(registers_reg_r1_0_31_6_11_i_13_n_0));
  LUT6 #(
    .INIT(64'h4444F4FF44444444)) 
    registers_reg_r1_0_31_6_11_i_14
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[3]),
        .I2(registers_reg_r1_0_31_6_11_i_37_n_0),
        .I3(\IOBUS_ADDR_OBUF[9]_inst_i_4_n_0 ),
        .I4(registers_reg_r1_0_31_6_11_i_38_n_0),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_14_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    registers_reg_r1_0_31_6_11_i_15
       (.I0(registers_reg_r1_0_31_6_11_i_33_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_39_n_0),
        .I2(IOBUS_ADDR_OBUF[0]),
        .I3(registers_reg_r1_0_31_6_11_i_40_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(registers_reg_r1_0_31_6_11_i_41_n_0),
        .O(registers_reg_r1_0_31_6_11_i_15_n_0));
  LUT6 #(
    .INIT(64'hAA2AAA2AAA2AA020)) 
    registers_reg_r1_0_31_6_11_i_16
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[8]_inst_i_6_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I3(registers_reg_r1_0_31_6_11_i_42_n_0),
        .I4(registers_reg_r1_0_31_6_11_i_43_n_0),
        .I5(registers_reg_r1_0_31_6_11_i_44_n_0),
        .O(registers_reg_r1_0_31_6_11_i_16_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    registers_reg_r1_0_31_6_11_i_18
       (.I0(registers_reg_r1_0_31_6_11_i_33_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_45_n_0),
        .I2(IOBUS_ADDR_OBUF[0]),
        .I3(registers_reg_r1_0_31_6_11_i_46_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(registers_reg_r1_0_31_6_11_i_47_n_0),
        .O(registers_reg_r1_0_31_6_11_i_18_n_0));
  LUT6 #(
    .INIT(64'h4444F4FF44444444)) 
    registers_reg_r1_0_31_6_11_i_19
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[5]),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_2_n_0 ),
        .I3(registers_reg_r1_0_31_6_11_i_48_n_0),
        .I4(registers_reg_r1_0_31_6_11_i_49_n_0),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8B00)) 
    registers_reg_r1_0_31_6_11_i_2
       (.I0(ioBuffer[6]),
        .I1(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I2(registers_reg_r1_0_31_6_11_i_10_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_0),
        .I4(registers_reg_r1_0_31_6_11_i_11_n_0),
        .I5(registers_reg_r1_0_31_6_11),
        .O(wd[6]));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    registers_reg_r1_0_31_6_11_i_20
       (.I0(registers_reg_r1_0_31_6_11_i_50_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_51_n_0),
        .I2(registers_reg_r1_0_31_6_11_i_33_n_0),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(registers_reg_r1_0_31_6_11_i_52_n_0),
        .I5(IOBUS_ADDR_OBUF[0]),
        .O(registers_reg_r1_0_31_6_11_i_20_n_0));
  LUT6 #(
    .INIT(64'h4444FFF444444444)) 
    registers_reg_r1_0_31_6_11_i_21
       (.I0(memory_reg_mux_sel_b_pos_0_7),
        .I1(PCP4[4]),
        .I2(registers_reg_r1_0_31_6_11_i_53_n_0),
        .I3(registers_reg_r1_0_31_6_11_i_54_n_0),
        .I4(\IOBUS_ADDR_OBUF[10]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_6_11_i_22
       (.I0(memory_reg_mux_sel_a_pos_0_17),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_6_11_i_7_0),
        .O(registers_reg_r1_0_31_6_11_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    registers_reg_r1_0_31_6_11_i_23
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .O(registers_reg_r1_0_31_6_11_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_6_11_i_24
       (.I0(memory_reg_mux_sel_a_pos_0_30),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_6_11_i_7_1),
        .O(p_4_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_6_11_i_25
       (.I0(memory_reg_mux_sel_a_pos_0_25),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_28_0),
        .O(p_3_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    registers_reg_r1_0_31_6_11_i_26
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(p_5_in),
        .O(registers_reg_r1_0_31_6_11_i_26_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    registers_reg_r1_0_31_6_11_i_28
       (.I0(\IOBUS_ADDR_OBUF[8]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[7]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[7]_inst_i_7_n_0 ),
        .I5(registers_reg_r1_0_31_6_11_i_61_n_0),
        .O(registers_reg_r1_0_31_6_11_i_28_n_0));
  LUT6 #(
    .INIT(64'hABFFABABA800A8A8)) 
    registers_reg_r1_0_31_6_11_i_29
       (.I0(registers_reg_r1_0_31_6_11_i_62_n_0),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_2_n_0 ),
        .I2(registers_reg_r1_0_31_0_5_i_136_n_0),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_6_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[1]_inst_i_7_n_0 ),
        .I5(p_3_in[6]),
        .O(registers_reg_r1_0_31_6_11_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    registers_reg_r1_0_31_6_11_i_3
       (.I0(memory_reg_mux_sel_b_pos_0_0),
        .I1(ioBuffer[9]),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(registers_reg_r1_0_31_6_11_i_13_n_0),
        .I4(registers_reg_r1_0_31_6_11_i_14_n_0),
        .O(wd[9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_6_11_i_30
       (.I0(memory_reg_mux_sel_a_pos_0_29),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_6_11_i_10_1),
        .O(p_4_in[6]));
  LUT4 #(
    .INIT(16'hABFB)) 
    registers_reg_r1_0_31_6_11_i_31
       (.I0(registers_reg_r1_0_31_0_5_i_77_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_10_0),
        .I2(registers_reg_r1_0_31_12_17_i_13_0),
        .I3(memory_reg_mux_sel_a_pos_0_6),
        .O(registers_reg_r1_0_31_6_11_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B000B0B)) 
    registers_reg_r1_0_31_6_11_i_32
       (.I0(\IOBUS_ADDR_OBUF[7]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[6]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[6]_inst_i_10_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I5(registers_reg_r1_0_31_6_11_i_68_n_0),
        .O(registers_reg_r1_0_31_6_11_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    registers_reg_r1_0_31_6_11_i_33
       (.I0(registers_reg_r1_0_31_6_11_i_23_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(p_5_in),
        .O(registers_reg_r1_0_31_6_11_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hF4FE)) 
    registers_reg_r1_0_31_6_11_i_34
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(registers_reg_r1_0_31_6_11_i_69_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(p_4_in[1]),
        .O(registers_reg_r1_0_31_6_11_i_34_n_0));
  LUT6 #(
    .INIT(64'hCDCFCDCDCDCFCFCF)) 
    registers_reg_r1_0_31_6_11_i_35
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_70_n_0),
        .I3(memory_reg_mux_sel_a_pos_0_11),
        .I4(registers_reg_r1_0_31_12_17_i_13_0),
        .I5(registers_reg_r1_0_31_6_11_i_13_0),
        .O(registers_reg_r1_0_31_6_11_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hEE45FFEF)) 
    registers_reg_r1_0_31_6_11_i_36
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(p_3_in[1]),
        .O(registers_reg_r1_0_31_6_11_i_36_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    registers_reg_r1_0_31_6_11_i_37
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[9]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[9]_inst_i_7_n_0 ),
        .I5(registers_reg_r1_0_31_6_11_i_73_n_0),
        .O(registers_reg_r1_0_31_6_11_i_37_n_0));
  LUT6 #(
    .INIT(64'h000000004F4FFF4F)) 
    registers_reg_r1_0_31_6_11_i_38
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_12_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(registers_reg_r1_0_31_6_11_i_74_n_0),
        .I5(\IOBUS_ADDR_OBUF[9]_inst_i_5_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_38_n_0));
  LUT6 #(
    .INIT(64'hFF47FF47FFFFFF00)) 
    registers_reg_r1_0_31_6_11_i_39
       (.I0(memory_reg_mux_sel_a_pos_0_7),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_18_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(registers_reg_r1_0_31_6_11_i_69_n_0),
        .I5(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_6_11_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    registers_reg_r1_0_31_6_11_i_4
       (.I0(memory_reg_mux_sel_b_pos_0_0),
        .I1(ioBuffer[8]),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(registers_reg_r1_0_31_6_11_i_15_n_0),
        .I4(registers_reg_r1_0_31_6_11_i_16_n_0),
        .I5(registers_reg_r1_0_31_6_11_0),
        .O(wd[8]));
  LUT6 #(
    .INIT(64'hCDCFCDCDCDCFCFCF)) 
    registers_reg_r1_0_31_6_11_i_40
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_70_n_0),
        .I3(memory_reg_mux_sel_a_pos_0_10),
        .I4(registers_reg_r1_0_31_12_17_i_13_0),
        .I5(registers_reg_r1_0_31_6_11_i_15_0),
        .O(registers_reg_r1_0_31_6_11_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hEE45FFEF)) 
    registers_reg_r1_0_31_6_11_i_41
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(p_3_in[0]),
        .O(registers_reg_r1_0_31_6_11_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    registers_reg_r1_0_31_6_11_i_42
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I1(srcA[8]),
        .I2(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I3(data1[8]),
        .O(registers_reg_r1_0_31_6_11_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hA880)) 
    registers_reg_r1_0_31_6_11_i_43
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(srcB[8]),
        .I3(srcA[8]),
        .O(registers_reg_r1_0_31_6_11_i_43_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    registers_reg_r1_0_31_6_11_i_44
       (.I0(\IOBUS_ADDR_OBUF[9]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[8]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[8]_inst_i_7_n_0 ),
        .I5(registers_reg_r1_0_31_6_11_i_75_n_0),
        .O(registers_reg_r1_0_31_6_11_i_44_n_0));
  LUT6 #(
    .INIT(64'hFF47FF47FFFFFF00)) 
    registers_reg_r1_0_31_6_11_i_45
       (.I0(memory_reg_mux_sel_a_pos_0_8),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_18_23_i_7_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(registers_reg_r1_0_31_6_11_i_69_n_0),
        .I5(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_6_11_i_45_n_0));
  LUT6 #(
    .INIT(64'hCDCFCDCDCDCFCFCF)) 
    registers_reg_r1_0_31_6_11_i_46
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_70_n_0),
        .I3(memory_reg_mux_sel_a_pos_0_13),
        .I4(registers_reg_r1_0_31_12_17_i_13_0),
        .I5(registers_reg_r1_0_31_6_11_i_18_0),
        .O(registers_reg_r1_0_31_6_11_i_46_n_0));
  LUT5 #(
    .INIT(32'hEE45FFEF)) 
    registers_reg_r1_0_31_6_11_i_47
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(p_3_in[3]),
        .O(registers_reg_r1_0_31_6_11_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h40545555)) 
    registers_reg_r1_0_31_6_11_i_48
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(\alu/p_0_in [11]),
        .I2(result0_carry__1_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_48_n_0));
  LUT6 #(
    .INIT(64'h000000005D5DFF5D)) 
    registers_reg_r1_0_31_6_11_i_49
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_11_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[11]_inst_i_10_n_0 ),
        .I5(registers_reg_r1_0_31_6_11_i_76_n_0),
        .O(registers_reg_r1_0_31_6_11_i_49_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    registers_reg_r1_0_31_6_11_i_5
       (.I0(memory_reg_mux_sel_b_pos_0_0),
        .I1(ioBuffer[11]),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(registers_reg_r1_0_31_6_11_i_18_n_0),
        .I4(registers_reg_r1_0_31_6_11_i_19_n_0),
        .O(wd[11]));
  LUT6 #(
    .INIT(64'hCDCFCDCDCDCFCFCF)) 
    registers_reg_r1_0_31_6_11_i_50
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[6]),
        .I2(registers_reg_r1_0_31_6_11_i_70_n_0),
        .I3(memory_reg_mux_sel_a_pos_0_12),
        .I4(registers_reg_r1_0_31_12_17_i_13_0),
        .I5(registers_reg_r1_0_31_6_11_i_20_0),
        .O(registers_reg_r1_0_31_6_11_i_50_n_0));
  LUT5 #(
    .INIT(32'hEE45FFEF)) 
    registers_reg_r1_0_31_6_11_i_51
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(memory_reg_mux_sel_b_pos_0_1[7]),
        .I2(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[6]),
        .I4(p_3_in[2]),
        .O(registers_reg_r1_0_31_6_11_i_51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hF4FE)) 
    registers_reg_r1_0_31_6_11_i_52
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(registers_reg_r1_0_31_6_11_i_69_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(p_4_in[2]),
        .O(registers_reg_r1_0_31_6_11_i_52_n_0));
  LUT5 #(
    .INIT(32'hFEEAAAAA)) 
    registers_reg_r1_0_31_6_11_i_53
       (.I0(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .I1(srcA[10]),
        .I2(srcB[10]),
        .I3(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[31]_inst_i_9_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_53_n_0));
  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    registers_reg_r1_0_31_6_11_i_54
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_7_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[10]_inst_i_8_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[10]_inst_i_7_n_0 ),
        .I5(registers_reg_r1_0_31_6_11_i_77_n_0),
        .O(registers_reg_r1_0_31_6_11_i_54_n_0));
  MUXF8 registers_reg_r1_0_31_6_11_i_55
       (.I0(registers_reg_r1_0_31_6_11_i_78_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_79_n_0),
        .O(memory_reg_mux_sel_a_pos_0_17),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_6_11_i_57
       (.I0(registers_reg_r1_0_31_6_11_i_80_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_81_n_0),
        .O(memory_reg_mux_sel_a_pos_0_30),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_6_11_i_59
       (.I0(registers_reg_r1_0_31_6_11_i_82_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_83_n_0),
        .O(memory_reg_mux_sel_a_pos_0_25),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    registers_reg_r1_0_31_6_11_i_6
       (.I0(memory_reg_mux_sel_b_pos_0_0),
        .I1(ioBuffer[10]),
        .I2(IOBUS_WR_OBUF_inst_i_2_n_0),
        .I3(registers_reg_r1_0_31_6_11_i_20_n_0),
        .I4(registers_reg_r1_0_31_6_11_i_21_n_0),
        .O(wd[10]));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    registers_reg_r1_0_31_6_11_i_61
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[8]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(registers_reg_r1_0_31_6_11_i_84_n_0),
        .I4(\IOBUS_ADDR_OBUF[7]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_61_n_0));
  LUT4 #(
    .INIT(16'h00B8)) 
    registers_reg_r1_0_31_6_11_i_62
       (.I0(memory_reg_mux_sel_a_pos_0_16),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_13_1),
        .I3(memory_reg_mux_sel_b_pos_0_1[5]),
        .O(registers_reg_r1_0_31_6_11_i_62_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    registers_reg_r1_0_31_6_11_i_63
       (.I0(memory_reg_mux_sel_a_pos_0_24),
        .I1(registers_reg_r1_0_31_12_17_i_13_0),
        .I2(registers_reg_r1_0_31_12_17_i_30_0),
        .O(p_3_in[6]));
  MUXF8 registers_reg_r1_0_31_6_11_i_64
       (.I0(registers_reg_r1_0_31_6_11_i_87_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_88_n_0),
        .O(memory_reg_mux_sel_a_pos_0_29),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 registers_reg_r1_0_31_6_11_i_67
       (.I0(registers_reg_r1_0_31_6_11_i_89_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_90_n_0),
        .O(memory_reg_mux_sel_a_pos_0_6),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    registers_reg_r1_0_31_6_11_i_68
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[7]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .I3(registers_reg_r1_0_31_6_11_i_91_n_0),
        .I4(\IOBUS_ADDR_OBUF[6]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hB)) 
    registers_reg_r1_0_31_6_11_i_69
       (.I0(memory_reg_mux_sel_b_pos_0_1[7]),
        .I1(p_3_in[7]),
        .O(registers_reg_r1_0_31_6_11_i_69_n_0));
  LUT6 #(
    .INIT(64'h0505440400004404)) 
    registers_reg_r1_0_31_6_11_i_7
       (.I0(IOBUS_ADDR_OBUF[0]),
        .I1(registers_reg_r1_0_31_6_11_i_22_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_1[6]),
        .I3(registers_reg_r1_0_31_6_11_i_23_n_0),
        .I4(IOBUS_ADDR_OBUF[1]),
        .I5(p_4_in[7]),
        .O(registers_reg_r1_0_31_6_11_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    registers_reg_r1_0_31_6_11_i_70
       (.I0(p_4_in[7]),
        .I1(registers_reg_r1_0_31_6_11_i_23_n_0),
        .O(registers_reg_r1_0_31_6_11_i_70_n_0));
  MUXF8 registers_reg_r1_0_31_6_11_i_71
       (.I0(registers_reg_r1_0_31_6_11_i_92_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_93_n_0),
        .O(memory_reg_mux_sel_a_pos_0_11),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    registers_reg_r1_0_31_6_11_i_73
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[9]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(registers_reg_r1_0_31_6_11_i_94_n_0),
        .I4(\IOBUS_ADDR_OBUF[10]_inst_i_10_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_73_n_0));
  LUT6 #(
    .INIT(64'h74FF74FF00FFFFFF)) 
    registers_reg_r1_0_31_6_11_i_74
       (.I0(\IOBUS_ADDR_OBUF[11]_inst_i_12_n_0 ),
        .I1(srcB[2]),
        .I2(\IOBUS_ADDR_OBUF[11]_inst_i_13_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[9]_inst_i_10_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[9]_inst_i_11_n_0 ),
        .I5(srcB[1]),
        .O(registers_reg_r1_0_31_6_11_i_74_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    registers_reg_r1_0_31_6_11_i_75
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[8]_inst_i_9_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(registers_reg_r1_0_31_6_11_i_95_n_0),
        .I4(\IOBUS_ADDR_OBUF[9]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_75_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h8B00FFFF)) 
    registers_reg_r1_0_31_6_11_i_76
       (.I0(data1[11]),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(result0_carry__1_i_9_n_0),
        .I3(\IOBUS_ADDR_OBUF[27]_inst_i_11_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[27]_inst_i_6_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_76_n_0));
  LUT6 #(
    .INIT(64'hAAEFAAAAAAEFAAEF)) 
    registers_reg_r1_0_31_6_11_i_77
       (.I0(\IOBUS_ADDR_OBUF[10]_inst_i_5_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[10]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[1]_inst_i_3_n_0 ),
        .I3(registers_reg_r1_0_31_6_11_i_96_n_0),
        .I4(\IOBUS_ADDR_OBUF[10]_inst_i_9_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_4_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_77_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_78
       (.I0(registers_reg_r1_0_31_6_11_i_97_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_98_n_0),
        .O(registers_reg_r1_0_31_6_11_i_78_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_79
       (.I0(registers_reg_r1_0_31_6_11_i_99_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_100_n_0),
        .O(registers_reg_r1_0_31_6_11_i_79_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT5 #(
    .INIT(32'h00404440)) 
    registers_reg_r1_0_31_6_11_i_8
       (.I0(memory_reg_mux_sel_b_pos_0_1[6]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(p_3_in[7]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(registers_reg_r1_0_31_6_11_i_26_n_0),
        .O(registers_reg_r1_0_31_6_11_i_8_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_80
       (.I0(registers_reg_r1_0_31_6_11_i_101_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_102_n_0),
        .O(registers_reg_r1_0_31_6_11_i_80_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_81
       (.I0(registers_reg_r1_0_31_6_11_i_103_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_104_n_0),
        .O(registers_reg_r1_0_31_6_11_i_81_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_82
       (.I0(registers_reg_r1_0_31_6_11_i_105_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_106_n_0),
        .O(registers_reg_r1_0_31_6_11_i_82_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_83
       (.I0(registers_reg_r1_0_31_6_11_i_107_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_108_n_0),
        .O(registers_reg_r1_0_31_6_11_i_83_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    registers_reg_r1_0_31_6_11_i_84
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[7]),
        .O(registers_reg_r1_0_31_6_11_i_84_n_0));
  MUXF8 registers_reg_r1_0_31_6_11_i_85
       (.I0(registers_reg_r1_0_31_6_11_i_109_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_110_n_0),
        .O(memory_reg_mux_sel_a_pos_0_24),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_87
       (.I0(registers_reg_r1_0_31_6_11_i_111_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_112_n_0),
        .O(registers_reg_r1_0_31_6_11_i_87_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_88
       (.I0(registers_reg_r1_0_31_6_11_i_113_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_114_n_0),
        .O(registers_reg_r1_0_31_6_11_i_88_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_89
       (.I0(registers_reg_r1_0_31_6_11_i_115_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_116_n_0),
        .O(registers_reg_r1_0_31_6_11_i_89_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    registers_reg_r1_0_31_6_11_i_9
       (.I0(registers_reg_r1_0_31_6_11_i_1_0),
        .I1(registers_reg_r1_0_31_6_11_i_28_n_0),
        .I2(\IOBUS_ADDR_OBUF[7]_inst_i_4_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[7]_inst_i_5_n_0 ),
        .I4(\IOBUS_ADDR_OBUF[7]_inst_i_6_n_0 ),
        .I5(\IOBUS_ADDR_OBUF[27]_inst_i_12_n_0 ),
        .O(registers_reg_r1_0_31_6_11_i_9_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_90
       (.I0(registers_reg_r1_0_31_6_11_i_117_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_118_n_0),
        .O(registers_reg_r1_0_31_6_11_i_90_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    registers_reg_r1_0_31_6_11_i_91
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[6]),
        .O(registers_reg_r1_0_31_6_11_i_91_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_92
       (.I0(registers_reg_r1_0_31_6_11_i_119_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_120_n_0),
        .O(registers_reg_r1_0_31_6_11_i_92_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 registers_reg_r1_0_31_6_11_i_93
       (.I0(registers_reg_r1_0_31_6_11_i_121_n_0),
        .I1(registers_reg_r1_0_31_6_11_i_122_n_0),
        .O(registers_reg_r1_0_31_6_11_i_93_n_0),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    registers_reg_r1_0_31_6_11_i_94
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[9]),
        .O(registers_reg_r1_0_31_6_11_i_94_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    registers_reg_r1_0_31_6_11_i_95
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[8]),
        .O(registers_reg_r1_0_31_6_11_i_95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    registers_reg_r1_0_31_6_11_i_96
       (.I0(\IOBUS_ADDR_OBUF[31]_inst_i_13_n_0 ),
        .I1(\IOBUS_ADDR_OBUF[31]_inst_i_8_n_0 ),
        .I2(data0[10]),
        .O(registers_reg_r1_0_31_6_11_i_96_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_97
       (.I0(memory_reg_bram_3_n_28),
        .I1(memory_reg_bram_2_n_28),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_28),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_28),
        .O(registers_reg_r1_0_31_6_11_i_97_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_98
       (.I0(memory_reg_bram_7_n_28),
        .I1(memory_reg_bram_6_n_28),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_28),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_28),
        .O(registers_reg_r1_0_31_6_11_i_98_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r1_0_31_6_11_i_99
       (.I0(memory_reg_bram_11_n_28),
        .I1(memory_reg_bram_10_n_28),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_28),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_28),
        .O(registers_reg_r1_0_31_6_11_i_99_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_1
       (.I0(registers_reg_r2_0_31_0_5_i_6_n_0),
        .I1(registers_reg_r2_0_31_0_5_i_7_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_n_0),
        .I3(registers_reg_r2_0_31_0_5_i_8_n_0),
        .I4(memory_reg_mux_sel_b_pos_1_n_0),
        .I5(registers_reg_r2_0_31_0_5_i_9_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_10
       (.I0(memory_reg_bram_15_n_44),
        .I1(memory_reg_bram_14_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_44),
        .O(registers_reg_r2_0_31_0_5_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_11
       (.I0(memory_reg_bram_11_n_44),
        .I1(memory_reg_bram_10_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_44),
        .O(registers_reg_r2_0_31_0_5_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_12
       (.I0(memory_reg_bram_7_n_44),
        .I1(memory_reg_bram_6_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_44),
        .O(registers_reg_r2_0_31_0_5_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_13
       (.I0(memory_reg_bram_3_n_44),
        .I1(memory_reg_bram_2_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_44),
        .O(registers_reg_r2_0_31_0_5_i_13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_14
       (.I0(memory_reg_bram_15_n_45),
        .I1(memory_reg_bram_14_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_45),
        .O(registers_reg_r2_0_31_0_5_i_14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_15
       (.I0(memory_reg_bram_11_n_45),
        .I1(memory_reg_bram_10_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_45),
        .O(registers_reg_r2_0_31_0_5_i_15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_16
       (.I0(memory_reg_bram_7_n_45),
        .I1(memory_reg_bram_6_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_45),
        .O(registers_reg_r2_0_31_0_5_i_16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_17
       (.I0(memory_reg_bram_3_n_45),
        .I1(memory_reg_bram_2_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_45),
        .O(registers_reg_r2_0_31_0_5_i_17_n_0));
  MUXF7 registers_reg_r2_0_31_0_5_i_18
       (.I0(registers_reg_r2_0_31_0_5_i_22_n_0),
        .I1(registers_reg_r2_0_31_0_5_i_23_n_0),
        .O(registers_reg_r2_0_31_0_5_i_18_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r2_0_31_0_5_i_19
       (.I0(registers_reg_r2_0_31_0_5_i_24_n_0),
        .I1(registers_reg_r2_0_31_0_5_i_25_n_0),
        .O(registers_reg_r2_0_31_0_5_i_19_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_2
       (.I0(registers_reg_r2_0_31_0_5_i_10_n_0),
        .I1(registers_reg_r2_0_31_0_5_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_n_0),
        .I3(registers_reg_r2_0_31_0_5_i_12_n_0),
        .I4(memory_reg_mux_sel_b_pos_1_n_0),
        .I5(registers_reg_r2_0_31_0_5_i_13_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[16]));
  MUXF7 registers_reg_r2_0_31_0_5_i_20
       (.I0(registers_reg_r2_0_31_0_5_i_26_n_0),
        .I1(registers_reg_r2_0_31_0_5_i_27_n_0),
        .O(registers_reg_r2_0_31_0_5_i_20_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 registers_reg_r2_0_31_0_5_i_21
       (.I0(registers_reg_r2_0_31_0_5_i_28_n_0),
        .I1(registers_reg_r2_0_31_0_5_i_29_n_0),
        .O(registers_reg_r2_0_31_0_5_i_21_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_22
       (.I0(memory_reg_bram_3_n_46),
        .I1(memory_reg_bram_2_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_46),
        .O(registers_reg_r2_0_31_0_5_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_23
       (.I0(memory_reg_bram_7_n_46),
        .I1(memory_reg_bram_6_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_46),
        .O(registers_reg_r2_0_31_0_5_i_23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_24
       (.I0(memory_reg_bram_11_n_46),
        .I1(memory_reg_bram_10_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_46),
        .O(registers_reg_r2_0_31_0_5_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_25
       (.I0(memory_reg_bram_15_n_46),
        .I1(memory_reg_bram_14_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_46),
        .O(registers_reg_r2_0_31_0_5_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_26
       (.I0(memory_reg_bram_3_n_47),
        .I1(memory_reg_bram_2_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_47),
        .O(registers_reg_r2_0_31_0_5_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_27
       (.I0(memory_reg_bram_7_n_47),
        .I1(memory_reg_bram_6_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_47),
        .O(registers_reg_r2_0_31_0_5_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_28
       (.I0(memory_reg_bram_11_n_47),
        .I1(memory_reg_bram_10_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_47),
        .O(registers_reg_r2_0_31_0_5_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_29
       (.I0(memory_reg_bram_15_n_47),
        .I1(memory_reg_bram_14_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_47),
        .O(registers_reg_r2_0_31_0_5_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_3
       (.I0(registers_reg_r2_0_31_0_5_i_14_n_0),
        .I1(registers_reg_r2_0_31_0_5_i_15_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_n_0),
        .I3(registers_reg_r2_0_31_0_5_i_16_n_0),
        .I4(memory_reg_mux_sel_b_pos_1_n_0),
        .I5(registers_reg_r2_0_31_0_5_i_17_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[15]));
  MUXF8 registers_reg_r2_0_31_0_5_i_4
       (.I0(registers_reg_r2_0_31_0_5_i_18_n_0),
        .I1(registers_reg_r2_0_31_0_5_i_19_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[14]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 registers_reg_r2_0_31_0_5_i_5
       (.I0(registers_reg_r2_0_31_0_5_i_20_n_0),
        .I1(registers_reg_r2_0_31_0_5_i_21_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[13]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_6
       (.I0(memory_reg_bram_15_n_43),
        .I1(memory_reg_bram_14_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_43),
        .O(registers_reg_r2_0_31_0_5_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_7
       (.I0(memory_reg_bram_11_n_43),
        .I1(memory_reg_bram_10_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_43),
        .O(registers_reg_r2_0_31_0_5_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_8
       (.I0(memory_reg_bram_7_n_43),
        .I1(memory_reg_bram_6_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_43),
        .O(registers_reg_r2_0_31_0_5_i_8_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    registers_reg_r2_0_31_0_5_i_9
       (.I0(memory_reg_bram_3_n_43),
        .I1(memory_reg_bram_2_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_43),
        .O(registers_reg_r2_0_31_0_5_i_9_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    result0_carry__0_i_1
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[7]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(JALR0_carry_i_7_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    result0_carry__0_i_10
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[5]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(result0_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hFEC23E02)) 
    result0_carry__0_i_11
       (.I0(Q[7]),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[20]),
        .I4(DIADI[4]),
        .O(srcB[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h04)) 
    result0_carry__0_i_12
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[7]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(srcA[7]));
  LUT5 #(
    .INIT(32'hFEC23E02)) 
    result0_carry__0_i_13
       (.I0(Q[6]),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[19]),
        .I4(DIADI[3]),
        .O(srcB[6]));
  LUT5 #(
    .INIT(32'hF3EEC022)) 
    result0_carry__0_i_14
       (.I0(Q[5]),
        .I1(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I2(DIADI[2]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[18]),
        .O(srcB[5]));
  LUT6 #(
    .INIT(64'hC050C05FCF50CF5F)) 
    result0_carry__0_i_15
       (.I0(memory_reg_mux_sel_b_pos_0_1[17]),
        .I1(memory_reg_bram_0_i_35_n_0),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[4]),
        .I5(memory_reg_mux_sel_b_pos_0_1[4]),
        .O(\alu/p_0_in [4]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__0_i_2
       (.I0(result0_carry__0_i_9_n_0),
        .O(JALR0_carry_i_7_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__0_i_3
       (.I0(result0_carry__0_i_10_n_0),
        .O(JALR0_carry_i_7_0[1]));
  LUT3 #(
    .INIT(8'h04)) 
    result0_carry__0_i_4
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[4]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(JALR0_carry_i_7_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__0_i_5
       (.I0(srcB[7]),
        .I1(srcA[7]),
        .O(\PC_COUNT_reg[7]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__0_i_6
       (.I0(srcB[6]),
        .I1(result0_carry__0_i_9_n_0),
        .O(\PC_COUNT_reg[7]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__0_i_7
       (.I0(srcB[5]),
        .I1(result0_carry__0_i_10_n_0),
        .O(\PC_COUNT_reg[7]_4 [1]));
  LUT4 #(
    .INIT(16'h3363)) 
    result0_carry__0_i_8
       (.I0(result0_carry_i_11_n_0),
        .I1(\alu/p_0_in [4]),
        .I2(RF_RS10[4]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .O(\PC_COUNT_reg[7]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    result0_carry__0_i_9
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[6]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(result0_carry__0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__1_i_1
       (.I0(result0_carry__1_i_9_n_0),
        .O(result0_carry__1_i_9_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    result0_carry__1_i_10
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[9]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(result0_carry__1_i_10_n_0));
  LUT6 #(
    .INIT(64'hD0DF00F0D0DF0FFF)) 
    result0_carry__1_i_11
       (.I0(RF_RS20[8]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[24]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I5(Q[11]),
        .O(\alu/p_0_in [11]));
  LUT6 #(
    .INIT(64'h0CFF0C00FFAA00AA)) 
    result0_carry__1_i_12
       (.I0(Q[10]),
        .I1(RF_RS20[7]),
        .I2(memory_reg_mux_sel_b_pos_0_9),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[23]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[10]));
  LUT6 #(
    .INIT(64'h0CFF0C00FFAA00AA)) 
    result0_carry__1_i_13
       (.I0(Q[9]),
        .I1(RF_RS20[6]),
        .I2(memory_reg_mux_sel_b_pos_0_9),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[22]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[9]));
  LUT6 #(
    .INIT(64'h0CFF0C00FFAA00AA)) 
    result0_carry__1_i_14
       (.I0(Q[8]),
        .I1(RF_RS20[5]),
        .I2(memory_reg_mux_sel_b_pos_0_9),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[21]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h04)) 
    result0_carry__1_i_15
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[8]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(srcA[8]));
  LUT3 #(
    .INIT(8'h04)) 
    result0_carry__1_i_2
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[10]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(result0_carry__1_i_9_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__1_i_3
       (.I0(result0_carry__1_i_10_n_0),
        .O(result0_carry__1_i_9_0[1]));
  LUT3 #(
    .INIT(8'h04)) 
    result0_carry__1_i_4
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[8]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(result0_carry__1_i_9_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__1_i_5
       (.I0(\alu/p_0_in [11]),
        .I1(result0_carry__1_i_9_n_0),
        .O(\PC_COUNT_reg[11] [3]));
  LUT4 #(
    .INIT(16'hCC9C)) 
    result0_carry__1_i_6
       (.I0(result0_carry_i_11_n_0),
        .I1(srcB[10]),
        .I2(RF_RS10[10]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .O(\PC_COUNT_reg[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__1_i_7
       (.I0(srcB[9]),
        .I1(result0_carry__1_i_10_n_0),
        .O(\PC_COUNT_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__1_i_8
       (.I0(srcB[8]),
        .I1(srcA[8]),
        .O(\PC_COUNT_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    result0_carry__1_i_9
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[11]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(result0_carry__1_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__2_i_1
       (.I0(result0_carry__2_i_9_n_0),
        .O(result0_carry__2_i_9_0[2]));
  LUT4 #(
    .INIT(16'h7477)) 
    result0_carry__2_i_10
       (.I0(memory_reg_mux_sel_b_pos_0_1[7]),
        .I1(result0_carry_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[14]),
        .O(result0_carry__2_i_10_n_0));
  LUT4 #(
    .INIT(16'h7477)) 
    result0_carry__2_i_11
       (.I0(memory_reg_mux_sel_b_pos_0_1[6]),
        .I1(result0_carry_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[13]),
        .O(result0_carry__2_i_11_n_0));
  MUXF8 result0_carry__2_i_12
       (.I0(result0_carry__2_i_18_n_0),
        .I1(result0_carry__2_i_19_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[5]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT6 #(
    .INIT(64'hD0DF00F0D0DF0FFF)) 
    result0_carry__2_i_13
       (.I0(RF_RS20[12]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[24]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I5(Q[15]),
        .O(\alu/p_0_in [15]));
  LUT6 #(
    .INIT(64'hD0DF00F0D0DF0FFF)) 
    result0_carry__2_i_14
       (.I0(RF_RS20[11]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[24]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I5(Q[14]),
        .O(\alu/p_0_in [14]));
  LUT6 #(
    .INIT(64'hD0DF00F0D0DF0FFF)) 
    result0_carry__2_i_15
       (.I0(RF_RS20[10]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[24]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I5(Q[13]),
        .O(\alu/p_0_in [13]));
  LUT6 #(
    .INIT(64'hD0DF00F0D0DF0FFF)) 
    result0_carry__2_i_16
       (.I0(RF_RS20[9]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I3(memory_reg_mux_sel_b_pos_0_1[24]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I5(Q[12]),
        .O(\alu/p_0_in [12]));
  MUXF8 result0_carry__2_i_17
       (.I0(result0_carry__2_i_20_n_0),
        .I1(result0_carry__2_i_21_n_0),
        .O(memory_reg_mux_sel_b_pos_0_1[7]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 result0_carry__2_i_18
       (.I0(result0_carry__2_i_22_n_0),
        .I1(result0_carry__2_i_23_n_0),
        .O(result0_carry__2_i_18_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 result0_carry__2_i_19
       (.I0(result0_carry__2_i_24_n_0),
        .I1(result0_carry__2_i_25_n_0),
        .O(result0_carry__2_i_19_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__2_i_2
       (.I0(result0_carry__2_i_10_n_0),
        .O(result0_carry__2_i_9_0[1]));
  MUXF7 result0_carry__2_i_20
       (.I0(result0_carry__2_i_26_n_0),
        .I1(result0_carry__2_i_27_n_0),
        .O(result0_carry__2_i_20_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 result0_carry__2_i_21
       (.I0(result0_carry__2_i_28_n_0),
        .I1(result0_carry__2_i_29_n_0),
        .O(result0_carry__2_i_21_n_0),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    result0_carry__2_i_22
       (.I0(memory_reg_bram_3_n_55),
        .I1(memory_reg_bram_2_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_55),
        .O(result0_carry__2_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    result0_carry__2_i_23
       (.I0(memory_reg_bram_7_n_55),
        .I1(memory_reg_bram_6_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_55),
        .O(result0_carry__2_i_23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    result0_carry__2_i_24
       (.I0(memory_reg_bram_11_n_55),
        .I1(memory_reg_bram_10_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_55),
        .O(result0_carry__2_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    result0_carry__2_i_25
       (.I0(memory_reg_bram_15_n_55),
        .I1(memory_reg_bram_14_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_55),
        .O(result0_carry__2_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    result0_carry__2_i_26
       (.I0(memory_reg_bram_3_n_53),
        .I1(memory_reg_bram_2_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_53),
        .O(result0_carry__2_i_26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    result0_carry__2_i_27
       (.I0(memory_reg_bram_7_n_53),
        .I1(memory_reg_bram_6_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_53),
        .O(result0_carry__2_i_27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    result0_carry__2_i_28
       (.I0(memory_reg_bram_11_n_53),
        .I1(memory_reg_bram_10_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_53),
        .O(result0_carry__2_i_28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    result0_carry__2_i_29
       (.I0(memory_reg_bram_15_n_53),
        .I1(memory_reg_bram_14_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_53),
        .O(result0_carry__2_i_29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__2_i_3
       (.I0(result0_carry__2_i_11_n_0),
        .O(result0_carry__2_i_9_0[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    result0_carry__2_i_4
       (.I0(memory_reg_mux_sel_b_pos_0_1[5]),
        .I1(result0_carry_i_11_n_0),
        .I2(RF_RS10[12]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .O(memory_reg_mux_sel_b_pos_0_8[8]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__2_i_5
       (.I0(result0_carry__2_i_9_n_0),
        .I1(\alu/p_0_in [15]),
        .O(\PC_COUNT_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__2_i_6
       (.I0(result0_carry__2_i_10_n_0),
        .I1(\alu/p_0_in [14]),
        .O(\PC_COUNT_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__2_i_7
       (.I0(result0_carry__2_i_11_n_0),
        .I1(\alu/p_0_in [13]),
        .O(\PC_COUNT_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__2_i_8
       (.I0(memory_reg_mux_sel_b_pos_0_8[8]),
        .I1(\alu/p_0_in [12]),
        .O(\PC_COUNT_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0BFB)) 
    result0_carry__2_i_9
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[15]),
        .I2(result0_carry_i_11_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[8]),
        .O(result0_carry__2_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__3_i_1
       (.I0(result0_carry__3_i_9_n_0),
        .O(result0_carry__3_i_9_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0BFB)) 
    result0_carry__3_i_10
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[18]),
        .I2(result0_carry_i_11_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[11]),
        .O(result0_carry__3_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0BFB)) 
    result0_carry__3_i_11
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[17]),
        .I2(result0_carry_i_11_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[10]),
        .O(result0_carry__3_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0BFB)) 
    result0_carry__3_i_12
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[16]),
        .I2(result0_carry_i_11_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[9]),
        .O(result0_carry__3_i_12_n_0));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__3_i_13
       (.I0(RF_RS20[16]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[19]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[19]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__3_i_14
       (.I0(RF_RS20[15]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[18]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[18]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__3_i_15
       (.I0(RF_RS20[14]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[17]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[17]));
  LUT6 #(
    .INIT(64'h2F2FFFF020200F00)) 
    result0_carry__3_i_16
       (.I0(RF_RS20[13]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I3(Q[16]),
        .I4(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I5(memory_reg_mux_sel_b_pos_0_1[24]),
        .O(srcB[16]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__3_i_2
       (.I0(result0_carry__3_i_10_n_0),
        .O(result0_carry__3_i_9_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__3_i_3
       (.I0(result0_carry__3_i_11_n_0),
        .O(result0_carry__3_i_9_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__3_i_4
       (.I0(result0_carry__3_i_12_n_0),
        .O(result0_carry__3_i_9_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__3_i_5
       (.I0(srcB[19]),
        .I1(result0_carry__3_i_9_n_0),
        .O(\PC_COUNT_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__3_i_6
       (.I0(srcB[18]),
        .I1(result0_carry__3_i_10_n_0),
        .O(\PC_COUNT_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__3_i_7
       (.I0(srcB[17]),
        .I1(result0_carry__3_i_11_n_0),
        .O(\PC_COUNT_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__3_i_8
       (.I0(srcB[16]),
        .I1(result0_carry__3_i_12_n_0),
        .O(\PC_COUNT_reg[19]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0DFD)) 
    result0_carry__3_i_9
       (.I0(RF_RS10[19]),
        .I1(memory_reg_mux_sel_b_pos_0_10),
        .I2(result0_carry_i_11_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[12]),
        .O(result0_carry__3_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__4_i_1
       (.I0(result0_carry__4_i_9_n_0),
        .O(result0_carry__4_i_9_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0BFB)) 
    result0_carry__4_i_10
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[22]),
        .I2(result0_carry_i_11_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[15]),
        .O(result0_carry__4_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0BFB)) 
    result0_carry__4_i_11
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[21]),
        .I2(result0_carry_i_11_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[14]),
        .O(result0_carry__4_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0BFB)) 
    result0_carry__4_i_12
       (.I0(memory_reg_mux_sel_b_pos_0_10),
        .I1(RF_RS10[20]),
        .I2(result0_carry_i_11_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_1[13]),
        .O(result0_carry__4_i_12_n_0));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__4_i_13
       (.I0(RF_RS20[20]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[23]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[23]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__4_i_14
       (.I0(RF_RS20[19]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[22]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[22]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__4_i_15
       (.I0(RF_RS20[18]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[21]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[21]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__4_i_16
       (.I0(RF_RS20[17]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[20]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[20]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__4_i_2
       (.I0(result0_carry__4_i_10_n_0),
        .O(result0_carry__4_i_9_0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__4_i_3
       (.I0(result0_carry__4_i_11_n_0),
        .O(result0_carry__4_i_9_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__4_i_4
       (.I0(result0_carry__4_i_12_n_0),
        .O(result0_carry__4_i_9_0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__4_i_5
       (.I0(srcB[23]),
        .I1(result0_carry__4_i_9_n_0),
        .O(\PC_COUNT_reg[23]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__4_i_6
       (.I0(srcB[22]),
        .I1(result0_carry__4_i_10_n_0),
        .O(\PC_COUNT_reg[23]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__4_i_7
       (.I0(srcB[21]),
        .I1(result0_carry__4_i_11_n_0),
        .O(\PC_COUNT_reg[23]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__4_i_8
       (.I0(srcB[20]),
        .I1(result0_carry__4_i_12_n_0),
        .O(\PC_COUNT_reg[23]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7477)) 
    result0_carry__4_i_9
       (.I0(memory_reg_mux_sel_b_pos_0_1[16]),
        .I1(result0_carry_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[23]),
        .O(result0_carry__4_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__5_i_1
       (.I0(result0_carry__5_i_9_n_0),
        .O(result0_carry__5_i_9_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7477)) 
    result0_carry__5_i_10
       (.I0(memory_reg_mux_sel_b_pos_0_1[19]),
        .I1(result0_carry_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[26]),
        .O(result0_carry__5_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7477)) 
    result0_carry__5_i_11
       (.I0(memory_reg_mux_sel_b_pos_0_1[18]),
        .I1(result0_carry_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[25]),
        .O(result0_carry__5_i_11_n_0));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__5_i_12
       (.I0(RF_RS20[24]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[27]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[27]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__5_i_13
       (.I0(RF_RS20[23]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[26]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[26]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__5_i_14
       (.I0(RF_RS20[22]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[25]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[25]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__5_i_15
       (.I0(RF_RS20[21]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[24]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[24]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__5_i_2
       (.I0(result0_carry__5_i_10_n_0),
        .O(result0_carry__5_i_9_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__5_i_3
       (.I0(result0_carry__5_i_11_n_0),
        .O(result0_carry__5_i_9_0[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    result0_carry__5_i_4
       (.I0(memory_reg_mux_sel_b_pos_0_1[17]),
        .I1(result0_carry_i_11_n_0),
        .I2(RF_RS10[24]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .O(memory_reg_mux_sel_b_pos_0_8[20]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__5_i_5
       (.I0(srcB[27]),
        .I1(result0_carry__5_i_9_n_0),
        .O(\PC_COUNT_reg[27] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__5_i_6
       (.I0(srcB[26]),
        .I1(result0_carry__5_i_10_n_0),
        .O(\PC_COUNT_reg[27] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__5_i_7
       (.I0(srcB[25]),
        .I1(result0_carry__5_i_11_n_0),
        .O(\PC_COUNT_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__5_i_8
       (.I0(srcB[24]),
        .I1(memory_reg_mux_sel_b_pos_0_8[20]),
        .O(\PC_COUNT_reg[27] [0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7477)) 
    result0_carry__5_i_9
       (.I0(memory_reg_mux_sel_b_pos_0_1[20]),
        .I1(result0_carry_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[27]),
        .O(result0_carry__5_i_9_n_0));
  LUT4 #(
    .INIT(16'h88B8)) 
    result0_carry__6_i_1
       (.I0(memory_reg_mux_sel_b_pos_0_1[23]),
        .I1(result0_carry_i_11_n_0),
        .I2(RF_RS10[30]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .O(memory_reg_mux_sel_b_pos_0_8[26]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__6_i_10
       (.I0(RF_RS20[27]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[30]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[30]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__6_i_11
       (.I0(RF_RS20[26]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[29]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[29]));
  LUT6 #(
    .INIT(64'h22F022F0F0FFF000)) 
    result0_carry__6_i_12
       (.I0(RF_RS20[25]),
        .I1(memory_reg_mux_sel_b_pos_0_9),
        .I2(memory_reg_mux_sel_b_pos_0_1[24]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[28]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[28]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__6_i_2
       (.I0(result0_carry__6_i_8_n_0),
        .O(result0_carry__6_i_8_0));
  LUT4 #(
    .INIT(16'h88B8)) 
    result0_carry__6_i_3
       (.I0(memory_reg_mux_sel_b_pos_0_1[21]),
        .I1(result0_carry_i_11_n_0),
        .I2(RF_RS10[28]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .O(memory_reg_mux_sel_b_pos_0_8[24]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry__6_i_4
       (.I0(result0_carry__6_i_9_n_0),
        .O(result0_carry__6_i_9_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__6_i_5
       (.I0(srcB[30]),
        .I1(memory_reg_mux_sel_b_pos_0_8[26]),
        .O(result0_carry__6_i_9_0[2]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__6_i_6
       (.I0(srcB[29]),
        .I1(result0_carry__6_i_8_n_0),
        .O(result0_carry__6_i_9_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__6_i_7
       (.I0(srcB[28]),
        .I1(memory_reg_mux_sel_b_pos_0_8[24]),
        .O(result0_carry__6_i_9_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7477)) 
    result0_carry__6_i_8
       (.I0(memory_reg_mux_sel_b_pos_0_1[22]),
        .I1(result0_carry_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[29]),
        .O(result0_carry__6_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry__6_i_9
       (.I0(i__carry__6_i_6_n_0),
        .I1(i__carry__6_i_7_n_0),
        .O(result0_carry__6_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry_i_1
       (.I0(result0_carry_i_9_n_0),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    result0_carry_i_10
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[2]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(result0_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    result0_carry_i_11
       (.I0(IR[6]),
        .I1(IR[3]),
        .I2(IR[4]),
        .I3(IR[0]),
        .I4(IR[1]),
        .I5(IR[2]),
        .O(result0_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    result0_carry_i_12
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[0]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(result0_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'hC050C05FCF50CF5F)) 
    result0_carry_i_13
       (.I0(memory_reg_mux_sel_b_pos_0_1[16]),
        .I1(memory_reg_bram_0_i_37_n_0),
        .I2(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(Q[3]),
        .I5(memory_reg_mux_sel_b_pos_0_1[3]),
        .O(\alu/p_0_in [3]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    result0_carry_i_14
       (.I0(memory_reg_mux_sel_b_pos_0_1[2]),
        .I1(Q[2]),
        .I2(IOBUS_OUT_OBUF[2]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[15]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[2]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    result0_carry_i_15
       (.I0(memory_reg_mux_sel_b_pos_0_1[1]),
        .I1(Q[1]),
        .I2(IOBUS_OUT_OBUF[1]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[14]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[1]));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    result0_carry_i_16
       (.I0(memory_reg_mux_sel_b_pos_0_1[0]),
        .I1(Q[0]),
        .I2(IOBUS_OUT_OBUF[0]),
        .I3(\IOBUS_ADDR_OBUF[30]_inst_i_11_n_0 ),
        .I4(memory_reg_mux_sel_b_pos_0_1[13]),
        .I5(\IOBUS_ADDR_OBUF[30]_inst_i_10_n_0 ),
        .O(srcB[0]));
  MUXF8 result0_carry_i_17
       (.I0(registers_reg_r1_0_31_0_5_i_131_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_132_n_0),
        .O(IR[0]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF8 result0_carry_i_18
       (.I0(registers_reg_r1_0_31_0_5_i_133_n_0),
        .I1(registers_reg_r1_0_31_0_5_i_134_n_0),
        .O(IR[1]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry_i_2
       (.I0(result0_carry_i_10_n_0),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h04)) 
    result0_carry_i_3
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[1]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(DI[1]));
  LUT1 #(
    .INIT(2'h1)) 
    result0_carry_i_4
       (.I0(result0_carry_i_12_n_0),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry_i_5
       (.I0(result0_carry_i_9_n_0),
        .I1(\alu/p_0_in [3]),
        .O(\PC_COUNT_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry_i_6
       (.I0(result0_carry_i_10_n_0),
        .I1(srcB[2]),
        .O(\PC_COUNT_reg[3] [2]));
  LUT4 #(
    .INIT(16'hFB04)) 
    result0_carry_i_7
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[1]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(srcB[1]),
        .O(\PC_COUNT_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    result0_carry_i_8
       (.I0(result0_carry_i_12_n_0),
        .I1(srcB[0]),
        .O(\PC_COUNT_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    result0_carry_i_9
       (.I0(result0_carry_i_11_n_0),
        .I1(RF_RS10[3]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .O(result0_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    result2_carry__0_i_1
       (.I0(\alu/p_0_in [15]),
        .I1(result0_carry__2_i_9_n_0),
        .I2(result0_carry__2_i_10_n_0),
        .I3(\alu/p_0_in [14]),
        .O(\PC_COUNT_reg[15] [3]));
  LUT4 #(
    .INIT(16'h444D)) 
    result2_carry__0_i_2
       (.I0(\alu/p_0_in [13]),
        .I1(result0_carry__2_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_8[8]),
        .I3(\alu/p_0_in [12]),
        .O(\PC_COUNT_reg[15] [2]));
  LUT6 #(
    .INIT(64'hCF8ECFCF0C0C0C0C)) 
    result2_carry__0_i_3
       (.I0(result0_carry_i_11_n_0),
        .I1(result0_carry__1_i_9_n_0),
        .I2(\alu/p_0_in [11]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .I4(RF_RS10[10]),
        .I5(srcB[10]),
        .O(\PC_COUNT_reg[15] [1]));
  LUT4 #(
    .INIT(16'h8E88)) 
    result2_carry__0_i_4
       (.I0(result0_carry__1_i_10_n_0),
        .I1(srcB[9]),
        .I2(srcA[8]),
        .I3(srcB[8]),
        .O(\PC_COUNT_reg[9] ));
  LUT4 #(
    .INIT(16'h9009)) 
    result2_carry__0_i_5
       (.I0(result0_carry__2_i_9_n_0),
        .I1(\alu/p_0_in [15]),
        .I2(result0_carry__2_i_10_n_0),
        .I3(\alu/p_0_in [14]),
        .O(\PC_COUNT_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h0990)) 
    result2_carry__0_i_6
       (.I0(result0_carry__2_i_11_n_0),
        .I1(\alu/p_0_in [13]),
        .I2(memory_reg_mux_sel_b_pos_0_8[8]),
        .I3(\alu/p_0_in [12]),
        .O(\PC_COUNT_reg[15]_1 [2]));
  LUT6 #(
    .INIT(64'h00410000C382C3C3)) 
    result2_carry__0_i_7
       (.I0(result0_carry_i_11_n_0),
        .I1(\alu/p_0_in [11]),
        .I2(result0_carry__1_i_9_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .I4(RF_RS10[10]),
        .I5(srcB[10]),
        .O(\PC_COUNT_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h6006)) 
    result2_carry__0_i_8
       (.I0(srcB[9]),
        .I1(result0_carry__1_i_10_n_0),
        .I2(srcA[8]),
        .I3(srcB[8]),
        .O(\PC_COUNT_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'hE8C0)) 
    result2_carry__1_i_1
       (.I0(result0_carry__4_i_10_n_0),
        .I1(result0_carry__4_i_9_n_0),
        .I2(srcB[23]),
        .I3(srcB[22]),
        .O(\PC_COUNT_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'hE888)) 
    result2_carry__1_i_2
       (.I0(result0_carry__4_i_11_n_0),
        .I1(srcB[21]),
        .I2(result0_carry__4_i_12_n_0),
        .I3(srcB[20]),
        .O(\PC_COUNT_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'hE8C0)) 
    result2_carry__1_i_3
       (.I0(result0_carry__3_i_10_n_0),
        .I1(result0_carry__3_i_9_n_0),
        .I2(srcB[19]),
        .I3(srcB[18]),
        .O(\PC_COUNT_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'hE8C0)) 
    result2_carry__1_i_4
       (.I0(result0_carry__3_i_12_n_0),
        .I1(result0_carry__3_i_11_n_0),
        .I2(srcB[17]),
        .I3(srcB[16]),
        .O(\PC_COUNT_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h0660)) 
    result2_carry__1_i_5
       (.I0(srcB[23]),
        .I1(result0_carry__4_i_9_n_0),
        .I2(result0_carry__4_i_10_n_0),
        .I3(srcB[22]),
        .O(\PC_COUNT_reg[23]_3 [3]));
  LUT4 #(
    .INIT(16'h0660)) 
    result2_carry__1_i_6
       (.I0(srcB[21]),
        .I1(result0_carry__4_i_11_n_0),
        .I2(result0_carry__4_i_12_n_0),
        .I3(srcB[20]),
        .O(\PC_COUNT_reg[23]_3 [2]));
  LUT4 #(
    .INIT(16'h0660)) 
    result2_carry__1_i_7
       (.I0(srcB[19]),
        .I1(result0_carry__3_i_9_n_0),
        .I2(result0_carry__3_i_10_n_0),
        .I3(srcB[18]),
        .O(\PC_COUNT_reg[23]_3 [1]));
  LUT4 #(
    .INIT(16'h0660)) 
    result2_carry__1_i_8
       (.I0(srcB[17]),
        .I1(result0_carry__3_i_11_n_0),
        .I2(result0_carry__3_i_12_n_0),
        .I3(srcB[16]),
        .O(\PC_COUNT_reg[23]_3 [0]));
  LUT4 #(
    .INIT(16'h40F4)) 
    result2_carry__2_i_1
       (.I0(memory_reg_mux_sel_b_pos_0_8[26]),
        .I1(srcB[30]),
        .I2(i__carry__6_i_6_n_0),
        .I3(i__carry__6_i_7_n_0),
        .O(\PC_COUNT_reg[30]_1 [3]));
  LUT4 #(
    .INIT(16'h8E88)) 
    result2_carry__2_i_2
       (.I0(result0_carry__6_i_8_n_0),
        .I1(srcB[29]),
        .I2(memory_reg_mux_sel_b_pos_0_8[24]),
        .I3(srcB[28]),
        .O(\PC_COUNT_reg[30]_1 [2]));
  LUT4 #(
    .INIT(16'hE888)) 
    result2_carry__2_i_3
       (.I0(result0_carry__5_i_9_n_0),
        .I1(srcB[27]),
        .I2(result0_carry__5_i_10_n_0),
        .I3(srcB[26]),
        .O(\PC_COUNT_reg[30]_1 [1]));
  LUT4 #(
    .INIT(16'h8E88)) 
    result2_carry__2_i_4
       (.I0(result0_carry__5_i_11_n_0),
        .I1(srcB[25]),
        .I2(memory_reg_mux_sel_b_pos_0_8[20]),
        .I3(srcB[24]),
        .O(\PC_COUNT_reg[30]_1 [0]));
  LUT3 #(
    .INIT(8'h82)) 
    result2_carry__2_i_5
       (.I0(result0_carry__6_i_9_n_0),
        .I1(memory_reg_mux_sel_b_pos_0_8[26]),
        .I2(srcB[30]),
        .O(\PC_COUNT_reg[30]_2 [3]));
  LUT4 #(
    .INIT(16'h6006)) 
    result2_carry__2_i_6
       (.I0(srcB[29]),
        .I1(result0_carry__6_i_8_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_8[24]),
        .I3(srcB[28]),
        .O(\PC_COUNT_reg[30]_2 [2]));
  LUT4 #(
    .INIT(16'h0660)) 
    result2_carry__2_i_7
       (.I0(srcB[27]),
        .I1(result0_carry__5_i_9_n_0),
        .I2(result0_carry__5_i_10_n_0),
        .I3(srcB[26]),
        .O(\PC_COUNT_reg[30]_2 [1]));
  LUT4 #(
    .INIT(16'h6006)) 
    result2_carry__2_i_8
       (.I0(srcB[25]),
        .I1(result0_carry__5_i_11_n_0),
        .I2(memory_reg_mux_sel_b_pos_0_8[20]),
        .I3(srcB[24]),
        .O(\PC_COUNT_reg[30]_2 [0]));
  LUT4 #(
    .INIT(16'hB230)) 
    result2_carry_i_1
       (.I0(result0_carry__0_i_9_n_0),
        .I1(srcA[7]),
        .I2(srcB[7]),
        .I3(srcB[6]),
        .O(\PC_COUNT_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hC0C0C0C0FCE8FCFC)) 
    result2_carry_i_2
       (.I0(result0_carry_i_11_n_0),
        .I1(result0_carry__0_i_10_n_0),
        .I2(srcB[5]),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .I4(RF_RS10[4]),
        .I5(\alu/p_0_in [4]),
        .O(\PC_COUNT_reg[7]_2 [2]));
  LUT4 #(
    .INIT(16'hD444)) 
    result2_carry_i_3
       (.I0(\alu/p_0_in [3]),
        .I1(result0_carry_i_9_n_0),
        .I2(result0_carry_i_10_n_0),
        .I3(srcB[2]),
        .O(\PC_COUNT_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hFEFFC8CCC8CCC8CC)) 
    result2_carry_i_4
       (.I0(result0_carry_i_11_n_0),
        .I1(srcB[1]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[1]),
        .I4(result0_carry_i_12_n_0),
        .I5(srcB[0]),
        .O(\PC_COUNT_reg[7]_2 [0]));
  LUT4 #(
    .INIT(16'h0990)) 
    result2_carry_i_5
       (.I0(srcB[7]),
        .I1(srcA[7]),
        .I2(result0_carry__0_i_9_n_0),
        .I3(srcB[6]),
        .O(\PC_COUNT_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h3C283C3C00140000)) 
    result2_carry_i_6
       (.I0(result0_carry_i_11_n_0),
        .I1(srcB[5]),
        .I2(result0_carry__0_i_10_n_0),
        .I3(memory_reg_mux_sel_b_pos_0_10),
        .I4(RF_RS10[4]),
        .I5(\alu/p_0_in [4]),
        .O(\PC_COUNT_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h0990)) 
    result2_carry_i_7
       (.I0(\alu/p_0_in [3]),
        .I1(result0_carry_i_9_n_0),
        .I2(srcB[2]),
        .I3(result0_carry_i_10_n_0),
        .O(\PC_COUNT_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'h0000363336330000)) 
    result2_carry_i_8
       (.I0(result0_carry_i_11_n_0),
        .I1(srcB[1]),
        .I2(memory_reg_mux_sel_b_pos_0_10),
        .I3(RF_RS10[1]),
        .I4(srcB[0]),
        .I5(result0_carry_i_12_n_0),
        .O(\PC_COUNT_reg[7]_1 [0]));
endmodule

(* NotValidForBitStream *)
module Otter_MCU
   (IOBUS_IN,
    RST,
    INTR,
    CLK,
    IOBUS_OUT,
    IOBUS_ADDR,
    IOBUS_WR);
  input [31:0]IOBUS_IN;
  input RST;
  input INTR;
  input CLK;
  output [31:0]IOBUS_OUT;
  output [31:0]IOBUS_ADDR;
  output IOBUS_WR;

  wire CLK;
  wire CLK_IBUF;
  wire CLK_IBUF_BUFG;
  wire [31:0]IOBUS_ADDR;
  wire [31:0]IOBUS_ADDR_OBUF;
  wire [31:0]IOBUS_IN;
  wire [31:0]IOBUS_IN_IBUF;
  wire [31:0]IOBUS_OUT;
  wire [31:0]IOBUS_OUT_OBUF;
  wire IOBUS_WR;
  wire IOBUS_WR_OBUF;
  wire [31:7]IR;
  wire [31:0]PC;
  wire [28:0]PCDIN;
  wire [31:1]PCP4;
  wire PCWrite;
  wire PLUS4_n_31;
  wire PLUS4_n_32;
  wire PLUS4_n_33;
  wire PLUS4_n_34;
  wire PLUS4_n_35;
  wire PROG_COUNT_n_2;
  wire PROG_COUNT_n_35;
  wire PROG_COUNT_n_36;
  wire PROG_COUNT_n_37;
  wire PROG_COUNT_n_38;
  wire PROG_COUNT_n_39;
  wire PROG_COUNT_n_40;
  wire PROG_COUNT_n_41;
  wire PROG_COUNT_n_42;
  wire PROG_COUNT_n_43;
  wire PROG_COUNT_n_44;
  wire PROG_COUNT_n_45;
  wire PROG_COUNT_n_46;
  wire PROG_COUNT_n_47;
  wire PROG_COUNT_n_48;
  wire PROG_COUNT_n_49;
  wire PROG_COUNT_n_50;
  wire [1:0]PS;
  wire [31:0]RF_RS10;
  wire [31:0]RF_RS20;
  wire RST;
  wire RST_IBUF;
  wire State_Machine_n_3;
  wire State_Machine_n_6;
  wire br_addr_gen_n_32;
  wire br_addr_gen_n_33;
  wire br_addr_gen_n_34;
  wire br_addr_gen_n_35;
  wire br_addr_gen_n_36;
  wire br_addr_gen_n_37;
  wire br_addr_gen_n_38;
  wire br_addr_gen_n_39;
  wire br_addr_gen_n_40;
  wire br_addr_gen_n_41;
  wire br_addr_gen_n_42;
  wire br_addr_gen_n_43;
  wire br_addr_gen_n_44;
  wire br_addr_gen_n_45;
  wire br_addr_gen_n_46;
  wire br_addr_gen_n_47;
  wire br_addr_gen_n_48;
  wire br_addr_gen_n_49;
  wire br_addr_gen_n_50;
  wire br_addr_gen_n_51;
  wire br_addr_gen_n_52;
  wire br_addr_gen_n_53;
  wire br_addr_gen_n_54;
  wire br_addr_gen_n_55;
  wire br_addr_gen_n_56;
  wire br_addr_gen_n_57;
  wire br_eq;
  wire br_lt;
  wire br_ltu;
  wire [28:28]branch;
  wire [31:0]data0;
  wire [31:0]data1;
  wire data8;
  wire data9;
  wire [28:28]jal;
  wire [31:0]jalr;
  wire memRDEN1;
  wire memRDEN2;
  wire otter_memory_n_100;
  wire otter_memory_n_101;
  wire otter_memory_n_104;
  wire otter_memory_n_105;
  wire otter_memory_n_106;
  wire otter_memory_n_107;
  wire otter_memory_n_108;
  wire otter_memory_n_109;
  wire otter_memory_n_137;
  wire otter_memory_n_138;
  wire otter_memory_n_139;
  wire otter_memory_n_140;
  wire otter_memory_n_141;
  wire otter_memory_n_143;
  wire otter_memory_n_144;
  wire otter_memory_n_145;
  wire otter_memory_n_146;
  wire otter_memory_n_147;
  wire otter_memory_n_148;
  wire otter_memory_n_149;
  wire otter_memory_n_150;
  wire otter_memory_n_151;
  wire otter_memory_n_152;
  wire otter_memory_n_153;
  wire otter_memory_n_154;
  wire otter_memory_n_155;
  wire otter_memory_n_156;
  wire otter_memory_n_157;
  wire otter_memory_n_158;
  wire otter_memory_n_159;
  wire otter_memory_n_160;
  wire otter_memory_n_161;
  wire otter_memory_n_162;
  wire otter_memory_n_163;
  wire otter_memory_n_164;
  wire otter_memory_n_165;
  wire otter_memory_n_166;
  wire otter_memory_n_167;
  wire otter_memory_n_168;
  wire otter_memory_n_169;
  wire otter_memory_n_170;
  wire otter_memory_n_171;
  wire otter_memory_n_172;
  wire otter_memory_n_173;
  wire otter_memory_n_174;
  wire otter_memory_n_175;
  wire otter_memory_n_176;
  wire otter_memory_n_177;
  wire otter_memory_n_178;
  wire otter_memory_n_179;
  wire otter_memory_n_180;
  wire otter_memory_n_181;
  wire otter_memory_n_182;
  wire otter_memory_n_183;
  wire otter_memory_n_184;
  wire otter_memory_n_185;
  wire otter_memory_n_186;
  wire otter_memory_n_187;
  wire otter_memory_n_188;
  wire otter_memory_n_189;
  wire otter_memory_n_190;
  wire otter_memory_n_191;
  wire otter_memory_n_192;
  wire otter_memory_n_193;
  wire otter_memory_n_194;
  wire otter_memory_n_195;
  wire otter_memory_n_196;
  wire otter_memory_n_197;
  wire otter_memory_n_198;
  wire otter_memory_n_199;
  wire otter_memory_n_200;
  wire otter_memory_n_201;
  wire otter_memory_n_202;
  wire otter_memory_n_203;
  wire otter_memory_n_204;
  wire otter_memory_n_205;
  wire otter_memory_n_206;
  wire otter_memory_n_207;
  wire otter_memory_n_208;
  wire otter_memory_n_209;
  wire otter_memory_n_210;
  wire otter_memory_n_211;
  wire otter_memory_n_212;
  wire otter_memory_n_213;
  wire otter_memory_n_214;
  wire otter_memory_n_215;
  wire otter_memory_n_216;
  wire otter_memory_n_217;
  wire otter_memory_n_218;
  wire otter_memory_n_219;
  wire otter_memory_n_220;
  wire otter_memory_n_221;
  wire otter_memory_n_222;
  wire otter_memory_n_223;
  wire otter_memory_n_224;
  wire otter_memory_n_225;
  wire otter_memory_n_226;
  wire otter_memory_n_227;
  wire otter_memory_n_228;
  wire otter_memory_n_229;
  wire otter_memory_n_230;
  wire otter_memory_n_231;
  wire otter_memory_n_232;
  wire otter_memory_n_233;
  wire otter_memory_n_234;
  wire otter_memory_n_235;
  wire otter_memory_n_236;
  wire otter_memory_n_237;
  wire otter_memory_n_238;
  wire otter_memory_n_239;
  wire otter_memory_n_240;
  wire otter_memory_n_241;
  wire otter_memory_n_242;
  wire otter_memory_n_243;
  wire otter_memory_n_244;
  wire otter_memory_n_245;
  wire otter_memory_n_246;
  wire otter_memory_n_247;
  wire otter_memory_n_248;
  wire otter_memory_n_249;
  wire otter_memory_n_250;
  wire otter_memory_n_251;
  wire otter_memory_n_252;
  wire otter_memory_n_253;
  wire otter_memory_n_254;
  wire otter_memory_n_255;
  wire otter_memory_n_256;
  wire otter_memory_n_257;
  wire otter_memory_n_258;
  wire otter_memory_n_259;
  wire otter_memory_n_260;
  wire otter_memory_n_261;
  wire otter_memory_n_262;
  wire otter_memory_n_263;
  wire otter_memory_n_264;
  wire otter_memory_n_265;
  wire otter_memory_n_266;
  wire otter_memory_n_267;
  wire otter_memory_n_268;
  wire otter_memory_n_269;
  wire otter_memory_n_270;
  wire otter_memory_n_271;
  wire otter_memory_n_272;
  wire otter_memory_n_273;
  wire otter_memory_n_274;
  wire otter_memory_n_275;
  wire otter_memory_n_276;
  wire otter_memory_n_277;
  wire otter_memory_n_278;
  wire otter_memory_n_279;
  wire otter_memory_n_280;
  wire otter_memory_n_281;
  wire otter_memory_n_282;
  wire otter_memory_n_283;
  wire otter_memory_n_284;
  wire otter_memory_n_285;
  wire otter_memory_n_286;
  wire otter_memory_n_287;
  wire otter_memory_n_288;
  wire otter_memory_n_289;
  wire otter_memory_n_290;
  wire otter_memory_n_291;
  wire otter_memory_n_292;
  wire otter_memory_n_293;
  wire otter_memory_n_294;
  wire otter_memory_n_295;
  wire otter_memory_n_296;
  wire otter_memory_n_297;
  wire otter_memory_n_298;
  wire otter_memory_n_299;
  wire otter_memory_n_300;
  wire otter_memory_n_301;
  wire otter_memory_n_302;
  wire otter_memory_n_303;
  wire otter_memory_n_304;
  wire otter_memory_n_305;
  wire otter_memory_n_306;
  wire otter_memory_n_307;
  wire otter_memory_n_308;
  wire otter_memory_n_309;
  wire otter_memory_n_310;
  wire otter_memory_n_311;
  wire otter_memory_n_312;
  wire otter_memory_n_313;
  wire otter_memory_n_314;
  wire otter_memory_n_315;
  wire otter_memory_n_316;
  wire otter_memory_n_317;
  wire otter_memory_n_318;
  wire otter_memory_n_319;
  wire otter_memory_n_320;
  wire otter_memory_n_321;
  wire otter_memory_n_322;
  wire otter_memory_n_323;
  wire otter_memory_n_324;
  wire otter_memory_n_325;
  wire otter_memory_n_326;
  wire otter_memory_n_327;
  wire otter_memory_n_328;
  wire otter_memory_n_329;
  wire otter_memory_n_330;
  wire otter_memory_n_331;
  wire otter_memory_n_332;
  wire otter_memory_n_333;
  wire otter_memory_n_334;
  wire otter_memory_n_335;
  wire otter_memory_n_336;
  wire otter_memory_n_337;
  wire otter_memory_n_338;
  wire otter_memory_n_339;
  wire otter_memory_n_340;
  wire otter_memory_n_341;
  wire otter_memory_n_342;
  wire otter_memory_n_343;
  wire otter_memory_n_344;
  wire otter_memory_n_345;
  wire otter_memory_n_346;
  wire otter_memory_n_347;
  wire otter_memory_n_348;
  wire otter_memory_n_349;
  wire otter_memory_n_350;
  wire otter_memory_n_351;
  wire otter_memory_n_352;
  wire otter_memory_n_353;
  wire otter_memory_n_354;
  wire otter_memory_n_67;
  wire otter_memory_n_93;
  wire otter_memory_n_94;
  wire otter_memory_n_95;
  wire otter_memory_n_96;
  wire otter_memory_n_97;
  wire otter_memory_n_98;
  wire otter_memory_n_99;
  wire regWrite;
  wire registers_n_106;
  wire registers_n_107;
  wire registers_n_108;
  wire registers_n_109;
  wire registers_n_110;
  wire registers_n_111;
  wire registers_n_112;
  wire registers_n_113;
  wire registers_n_114;
  wire registers_n_115;
  wire registers_n_116;
  wire registers_n_117;
  wire registers_n_118;
  wire registers_n_119;
  wire registers_n_120;
  wire registers_n_121;
  wire registers_n_122;
  wire registers_n_123;
  wire registers_n_124;
  wire registers_n_125;
  wire registers_n_126;
  wire registers_n_127;
  wire registers_n_128;
  wire registers_n_129;
  wire registers_n_130;
  wire registers_n_131;
  wire registers_n_132;
  wire registers_n_133;
  wire registers_n_134;
  wire registers_n_135;
  wire registers_n_136;
  wire registers_n_137;
  wire registers_n_138;
  wire registers_n_139;
  wire registers_n_140;
  wire registers_n_141;
  wire registers_n_166;
  wire registers_n_167;
  wire registers_n_168;
  wire registers_n_169;
  wire registers_n_170;
  wire registers_n_171;
  wire registers_n_172;
  wire registers_n_173;
  wire registers_n_174;
  wire registers_n_175;
  wire registers_n_176;
  wire registers_n_177;
  wire registers_n_178;
  wire registers_n_179;
  wire registers_n_180;
  wire registers_n_181;
  wire registers_n_61;
  wire registers_n_62;
  wire registers_n_63;
  wire registers_n_64;
  wire registers_n_65;
  wire registers_n_66;
  wire registers_n_67;
  wire registers_n_68;
  wire registers_n_69;
  wire registers_n_70;
  wire registers_n_71;
  wire registers_n_72;
  wire registers_n_73;
  wire registers_n_74;
  wire registers_n_75;
  wire registers_n_76;
  wire registers_n_82;
  wire registers_n_83;
  wire registers_n_84;
  wire registers_n_85;
  wire registers_n_86;
  wire registers_n_87;
  wire registers_n_88;
  wire registers_n_89;
  wire registers_n_90;
  wire registers_reg_r1_0_31_0_5_i_139_n_0;
  wire registers_reg_r1_0_31_0_5_i_140_n_0;
  wire registers_reg_r1_0_31_0_5_i_142_n_0;
  wire registers_reg_r1_0_31_0_5_i_145_n_0;
  wire registers_reg_r1_0_31_0_5_i_147_n_0;
  wire registers_reg_r1_0_31_0_5_i_150_n_0;
  wire registers_reg_r1_0_31_0_5_i_153_n_0;
  wire registers_reg_r1_0_31_0_5_i_155_n_0;
  wire registers_reg_r1_0_31_0_5_i_159_n_0;
  wire registers_reg_r1_0_31_0_5_i_161_n_0;
  wire registers_reg_r1_0_31_0_5_i_163_n_0;
  wire registers_reg_r1_0_31_0_5_i_170_n_0;
  wire registers_reg_r1_0_31_0_5_i_171_n_0;
  wire registers_reg_r1_0_31_0_5_i_174_n_0;
  wire registers_reg_r1_0_31_0_5_i_177_n_0;
  wire registers_reg_r1_0_31_0_5_i_179_n_0;
  wire registers_reg_r1_0_31_0_5_i_193_n_0;
  wire registers_reg_r1_0_31_0_5_i_229_n_0;
  wire registers_reg_r1_0_31_0_5_i_65_n_0;
  wire registers_reg_r1_0_31_0_5_i_66_n_0;
  wire registers_reg_r1_0_31_0_5_i_71_n_0;
  wire registers_reg_r1_0_31_0_5_i_76_n_0;
  wire registers_reg_r1_0_31_0_5_i_88_n_0;
  wire registers_reg_r1_0_31_12_17_i_38_n_0;
  wire registers_reg_r1_0_31_12_17_i_40_n_0;
  wire registers_reg_r1_0_31_12_17_i_42_n_0;
  wire registers_reg_r1_0_31_6_11_i_56_n_0;
  wire registers_reg_r1_0_31_6_11_i_58_n_0;
  wire registers_reg_r1_0_31_6_11_i_60_n_0;
  wire registers_reg_r1_0_31_6_11_i_65_n_0;
  wire registers_reg_r1_0_31_6_11_i_66_n_0;
  wire registers_reg_r1_0_31_6_11_i_72_n_0;
  wire registers_reg_r1_0_31_6_11_i_86_n_0;
  wire reset;
  wire [30:0]rs1;
  wire [30:0]srcA;
  wire [31:0]wd;

initial begin
 $sdf_annotate("sim_time_synth.sdf",,,,"tool_control");
end
  BUFG CLK_IBUF_BUFG_inst
       (.I(CLK_IBUF),
        .O(CLK_IBUF_BUFG));
  IBUF CLK_IBUF_inst
       (.I(CLK),
        .O(CLK_IBUF));
  OBUF \IOBUS_ADDR_OBUF[0]_inst 
       (.I(IOBUS_ADDR_OBUF[0]),
        .O(IOBUS_ADDR[0]));
  OBUF \IOBUS_ADDR_OBUF[10]_inst 
       (.I(IOBUS_ADDR_OBUF[10]),
        .O(IOBUS_ADDR[10]));
  OBUF \IOBUS_ADDR_OBUF[11]_inst 
       (.I(IOBUS_ADDR_OBUF[11]),
        .O(IOBUS_ADDR[11]));
  OBUF \IOBUS_ADDR_OBUF[12]_inst 
       (.I(IOBUS_ADDR_OBUF[12]),
        .O(IOBUS_ADDR[12]));
  OBUF \IOBUS_ADDR_OBUF[13]_inst 
       (.I(IOBUS_ADDR_OBUF[13]),
        .O(IOBUS_ADDR[13]));
  OBUF \IOBUS_ADDR_OBUF[14]_inst 
       (.I(IOBUS_ADDR_OBUF[14]),
        .O(IOBUS_ADDR[14]));
  OBUF \IOBUS_ADDR_OBUF[15]_inst 
       (.I(IOBUS_ADDR_OBUF[15]),
        .O(IOBUS_ADDR[15]));
  OBUF \IOBUS_ADDR_OBUF[16]_inst 
       (.I(IOBUS_ADDR_OBUF[16]),
        .O(IOBUS_ADDR[16]));
  OBUF \IOBUS_ADDR_OBUF[17]_inst 
       (.I(IOBUS_ADDR_OBUF[17]),
        .O(IOBUS_ADDR[17]));
  OBUF \IOBUS_ADDR_OBUF[18]_inst 
       (.I(IOBUS_ADDR_OBUF[18]),
        .O(IOBUS_ADDR[18]));
  OBUF \IOBUS_ADDR_OBUF[19]_inst 
       (.I(IOBUS_ADDR_OBUF[19]),
        .O(IOBUS_ADDR[19]));
  OBUF \IOBUS_ADDR_OBUF[1]_inst 
       (.I(IOBUS_ADDR_OBUF[1]),
        .O(IOBUS_ADDR[1]));
  OBUF \IOBUS_ADDR_OBUF[20]_inst 
       (.I(IOBUS_ADDR_OBUF[20]),
        .O(IOBUS_ADDR[20]));
  OBUF \IOBUS_ADDR_OBUF[21]_inst 
       (.I(IOBUS_ADDR_OBUF[21]),
        .O(IOBUS_ADDR[21]));
  OBUF \IOBUS_ADDR_OBUF[22]_inst 
       (.I(IOBUS_ADDR_OBUF[22]),
        .O(IOBUS_ADDR[22]));
  OBUF \IOBUS_ADDR_OBUF[23]_inst 
       (.I(IOBUS_ADDR_OBUF[23]),
        .O(IOBUS_ADDR[23]));
  OBUF \IOBUS_ADDR_OBUF[24]_inst 
       (.I(IOBUS_ADDR_OBUF[24]),
        .O(IOBUS_ADDR[24]));
  OBUF \IOBUS_ADDR_OBUF[25]_inst 
       (.I(IOBUS_ADDR_OBUF[25]),
        .O(IOBUS_ADDR[25]));
  OBUF \IOBUS_ADDR_OBUF[26]_inst 
       (.I(IOBUS_ADDR_OBUF[26]),
        .O(IOBUS_ADDR[26]));
  OBUF \IOBUS_ADDR_OBUF[27]_inst 
       (.I(IOBUS_ADDR_OBUF[27]),
        .O(IOBUS_ADDR[27]));
  OBUF \IOBUS_ADDR_OBUF[28]_inst 
       (.I(IOBUS_ADDR_OBUF[28]),
        .O(IOBUS_ADDR[28]));
  OBUF \IOBUS_ADDR_OBUF[29]_inst 
       (.I(IOBUS_ADDR_OBUF[29]),
        .O(IOBUS_ADDR[29]));
  OBUF \IOBUS_ADDR_OBUF[2]_inst 
       (.I(IOBUS_ADDR_OBUF[2]),
        .O(IOBUS_ADDR[2]));
  OBUF \IOBUS_ADDR_OBUF[30]_inst 
       (.I(IOBUS_ADDR_OBUF[30]),
        .O(IOBUS_ADDR[30]));
  OBUF \IOBUS_ADDR_OBUF[31]_inst 
       (.I(IOBUS_ADDR_OBUF[31]),
        .O(IOBUS_ADDR[31]));
  OBUF \IOBUS_ADDR_OBUF[3]_inst 
       (.I(IOBUS_ADDR_OBUF[3]),
        .O(IOBUS_ADDR[3]));
  OBUF \IOBUS_ADDR_OBUF[4]_inst 
       (.I(IOBUS_ADDR_OBUF[4]),
        .O(IOBUS_ADDR[4]));
  OBUF \IOBUS_ADDR_OBUF[5]_inst 
       (.I(IOBUS_ADDR_OBUF[5]),
        .O(IOBUS_ADDR[5]));
  OBUF \IOBUS_ADDR_OBUF[6]_inst 
       (.I(IOBUS_ADDR_OBUF[6]),
        .O(IOBUS_ADDR[6]));
  OBUF \IOBUS_ADDR_OBUF[7]_inst 
       (.I(IOBUS_ADDR_OBUF[7]),
        .O(IOBUS_ADDR[7]));
  OBUF \IOBUS_ADDR_OBUF[8]_inst 
       (.I(IOBUS_ADDR_OBUF[8]),
        .O(IOBUS_ADDR[8]));
  OBUF \IOBUS_ADDR_OBUF[9]_inst 
       (.I(IOBUS_ADDR_OBUF[9]),
        .O(IOBUS_ADDR[9]));
  IBUF \IOBUS_IN_IBUF[0]_inst 
       (.I(IOBUS_IN[0]),
        .O(IOBUS_IN_IBUF[0]));
  IBUF \IOBUS_IN_IBUF[10]_inst 
       (.I(IOBUS_IN[10]),
        .O(IOBUS_IN_IBUF[10]));
  IBUF \IOBUS_IN_IBUF[11]_inst 
       (.I(IOBUS_IN[11]),
        .O(IOBUS_IN_IBUF[11]));
  IBUF \IOBUS_IN_IBUF[12]_inst 
       (.I(IOBUS_IN[12]),
        .O(IOBUS_IN_IBUF[12]));
  IBUF \IOBUS_IN_IBUF[13]_inst 
       (.I(IOBUS_IN[13]),
        .O(IOBUS_IN_IBUF[13]));
  IBUF \IOBUS_IN_IBUF[14]_inst 
       (.I(IOBUS_IN[14]),
        .O(IOBUS_IN_IBUF[14]));
  IBUF \IOBUS_IN_IBUF[15]_inst 
       (.I(IOBUS_IN[15]),
        .O(IOBUS_IN_IBUF[15]));
  IBUF \IOBUS_IN_IBUF[16]_inst 
       (.I(IOBUS_IN[16]),
        .O(IOBUS_IN_IBUF[16]));
  IBUF \IOBUS_IN_IBUF[17]_inst 
       (.I(IOBUS_IN[17]),
        .O(IOBUS_IN_IBUF[17]));
  IBUF \IOBUS_IN_IBUF[18]_inst 
       (.I(IOBUS_IN[18]),
        .O(IOBUS_IN_IBUF[18]));
  IBUF \IOBUS_IN_IBUF[19]_inst 
       (.I(IOBUS_IN[19]),
        .O(IOBUS_IN_IBUF[19]));
  IBUF \IOBUS_IN_IBUF[1]_inst 
       (.I(IOBUS_IN[1]),
        .O(IOBUS_IN_IBUF[1]));
  IBUF \IOBUS_IN_IBUF[20]_inst 
       (.I(IOBUS_IN[20]),
        .O(IOBUS_IN_IBUF[20]));
  IBUF \IOBUS_IN_IBUF[21]_inst 
       (.I(IOBUS_IN[21]),
        .O(IOBUS_IN_IBUF[21]));
  IBUF \IOBUS_IN_IBUF[22]_inst 
       (.I(IOBUS_IN[22]),
        .O(IOBUS_IN_IBUF[22]));
  IBUF \IOBUS_IN_IBUF[23]_inst 
       (.I(IOBUS_IN[23]),
        .O(IOBUS_IN_IBUF[23]));
  IBUF \IOBUS_IN_IBUF[24]_inst 
       (.I(IOBUS_IN[24]),
        .O(IOBUS_IN_IBUF[24]));
  IBUF \IOBUS_IN_IBUF[25]_inst 
       (.I(IOBUS_IN[25]),
        .O(IOBUS_IN_IBUF[25]));
  IBUF \IOBUS_IN_IBUF[26]_inst 
       (.I(IOBUS_IN[26]),
        .O(IOBUS_IN_IBUF[26]));
  IBUF \IOBUS_IN_IBUF[27]_inst 
       (.I(IOBUS_IN[27]),
        .O(IOBUS_IN_IBUF[27]));
  IBUF \IOBUS_IN_IBUF[28]_inst 
       (.I(IOBUS_IN[28]),
        .O(IOBUS_IN_IBUF[28]));
  IBUF \IOBUS_IN_IBUF[29]_inst 
       (.I(IOBUS_IN[29]),
        .O(IOBUS_IN_IBUF[29]));
  IBUF \IOBUS_IN_IBUF[2]_inst 
       (.I(IOBUS_IN[2]),
        .O(IOBUS_IN_IBUF[2]));
  IBUF \IOBUS_IN_IBUF[30]_inst 
       (.I(IOBUS_IN[30]),
        .O(IOBUS_IN_IBUF[30]));
  IBUF \IOBUS_IN_IBUF[31]_inst 
       (.I(IOBUS_IN[31]),
        .O(IOBUS_IN_IBUF[31]));
  IBUF \IOBUS_IN_IBUF[3]_inst 
       (.I(IOBUS_IN[3]),
        .O(IOBUS_IN_IBUF[3]));
  IBUF \IOBUS_IN_IBUF[4]_inst 
       (.I(IOBUS_IN[4]),
        .O(IOBUS_IN_IBUF[4]));
  IBUF \IOBUS_IN_IBUF[5]_inst 
       (.I(IOBUS_IN[5]),
        .O(IOBUS_IN_IBUF[5]));
  IBUF \IOBUS_IN_IBUF[6]_inst 
       (.I(IOBUS_IN[6]),
        .O(IOBUS_IN_IBUF[6]));
  IBUF \IOBUS_IN_IBUF[7]_inst 
       (.I(IOBUS_IN[7]),
        .O(IOBUS_IN_IBUF[7]));
  IBUF \IOBUS_IN_IBUF[8]_inst 
       (.I(IOBUS_IN[8]),
        .O(IOBUS_IN_IBUF[8]));
  IBUF \IOBUS_IN_IBUF[9]_inst 
       (.I(IOBUS_IN[9]),
        .O(IOBUS_IN_IBUF[9]));
  OBUF \IOBUS_OUT_OBUF[0]_inst 
       (.I(IOBUS_OUT_OBUF[0]),
        .O(IOBUS_OUT[0]));
  OBUF \IOBUS_OUT_OBUF[10]_inst 
       (.I(IOBUS_OUT_OBUF[10]),
        .O(IOBUS_OUT[10]));
  OBUF \IOBUS_OUT_OBUF[11]_inst 
       (.I(IOBUS_OUT_OBUF[11]),
        .O(IOBUS_OUT[11]));
  OBUF \IOBUS_OUT_OBUF[12]_inst 
       (.I(IOBUS_OUT_OBUF[12]),
        .O(IOBUS_OUT[12]));
  OBUF \IOBUS_OUT_OBUF[13]_inst 
       (.I(IOBUS_OUT_OBUF[13]),
        .O(IOBUS_OUT[13]));
  OBUF \IOBUS_OUT_OBUF[14]_inst 
       (.I(IOBUS_OUT_OBUF[14]),
        .O(IOBUS_OUT[14]));
  OBUF \IOBUS_OUT_OBUF[15]_inst 
       (.I(IOBUS_OUT_OBUF[15]),
        .O(IOBUS_OUT[15]));
  OBUF \IOBUS_OUT_OBUF[16]_inst 
       (.I(IOBUS_OUT_OBUF[16]),
        .O(IOBUS_OUT[16]));
  OBUF \IOBUS_OUT_OBUF[17]_inst 
       (.I(IOBUS_OUT_OBUF[17]),
        .O(IOBUS_OUT[17]));
  OBUF \IOBUS_OUT_OBUF[18]_inst 
       (.I(IOBUS_OUT_OBUF[18]),
        .O(IOBUS_OUT[18]));
  OBUF \IOBUS_OUT_OBUF[19]_inst 
       (.I(IOBUS_OUT_OBUF[19]),
        .O(IOBUS_OUT[19]));
  OBUF \IOBUS_OUT_OBUF[1]_inst 
       (.I(IOBUS_OUT_OBUF[1]),
        .O(IOBUS_OUT[1]));
  OBUF \IOBUS_OUT_OBUF[20]_inst 
       (.I(IOBUS_OUT_OBUF[20]),
        .O(IOBUS_OUT[20]));
  OBUF \IOBUS_OUT_OBUF[21]_inst 
       (.I(IOBUS_OUT_OBUF[21]),
        .O(IOBUS_OUT[21]));
  OBUF \IOBUS_OUT_OBUF[22]_inst 
       (.I(IOBUS_OUT_OBUF[22]),
        .O(IOBUS_OUT[22]));
  OBUF \IOBUS_OUT_OBUF[23]_inst 
       (.I(IOBUS_OUT_OBUF[23]),
        .O(IOBUS_OUT[23]));
  OBUF \IOBUS_OUT_OBUF[24]_inst 
       (.I(IOBUS_OUT_OBUF[24]),
        .O(IOBUS_OUT[24]));
  OBUF \IOBUS_OUT_OBUF[25]_inst 
       (.I(IOBUS_OUT_OBUF[25]),
        .O(IOBUS_OUT[25]));
  OBUF \IOBUS_OUT_OBUF[26]_inst 
       (.I(IOBUS_OUT_OBUF[26]),
        .O(IOBUS_OUT[26]));
  OBUF \IOBUS_OUT_OBUF[27]_inst 
       (.I(IOBUS_OUT_OBUF[27]),
        .O(IOBUS_OUT[27]));
  OBUF \IOBUS_OUT_OBUF[28]_inst 
       (.I(IOBUS_OUT_OBUF[28]),
        .O(IOBUS_OUT[28]));
  OBUF \IOBUS_OUT_OBUF[29]_inst 
       (.I(IOBUS_OUT_OBUF[29]),
        .O(IOBUS_OUT[29]));
  OBUF \IOBUS_OUT_OBUF[2]_inst 
       (.I(IOBUS_OUT_OBUF[2]),
        .O(IOBUS_OUT[2]));
  OBUF \IOBUS_OUT_OBUF[30]_inst 
       (.I(IOBUS_OUT_OBUF[30]),
        .O(IOBUS_OUT[30]));
  OBUF \IOBUS_OUT_OBUF[31]_inst 
       (.I(IOBUS_OUT_OBUF[31]),
        .O(IOBUS_OUT[31]));
  OBUF \IOBUS_OUT_OBUF[3]_inst 
       (.I(IOBUS_OUT_OBUF[3]),
        .O(IOBUS_OUT[3]));
  OBUF \IOBUS_OUT_OBUF[4]_inst 
       (.I(IOBUS_OUT_OBUF[4]),
        .O(IOBUS_OUT[4]));
  OBUF \IOBUS_OUT_OBUF[5]_inst 
       (.I(IOBUS_OUT_OBUF[5]),
        .O(IOBUS_OUT[5]));
  OBUF \IOBUS_OUT_OBUF[6]_inst 
       (.I(IOBUS_OUT_OBUF[6]),
        .O(IOBUS_OUT[6]));
  OBUF \IOBUS_OUT_OBUF[7]_inst 
       (.I(IOBUS_OUT_OBUF[7]),
        .O(IOBUS_OUT[7]));
  OBUF \IOBUS_OUT_OBUF[8]_inst 
       (.I(IOBUS_OUT_OBUF[8]),
        .O(IOBUS_OUT[8]));
  OBUF \IOBUS_OUT_OBUF[9]_inst 
       (.I(IOBUS_OUT_OBUF[9]),
        .O(IOBUS_OUT[9]));
  OBUF IOBUS_WR_OBUF_inst
       (.I(IOBUS_WR_OBUF),
        .O(IOBUS_WR));
  add4adder PLUS4
       (.PCP4(PCP4),
        .\PC_COUNT_reg[2] (PLUS4_n_31),
        .\PC_COUNT_reg[8] (PLUS4_n_32),
        .\PC_COUNT_reg[8]_0 (PLUS4_n_33),
        .\PC_COUNT_reg[8]_1 (PLUS4_n_34),
        .\PC_COUNT_reg[8]_2 (PLUS4_n_35),
        .Q(PC[31:1]),
        .S(PROG_COUNT_n_2),
        .registers_reg_r1_0_31_6_11_i_4(otter_memory_n_107));
  program_counter PROG_COUNT
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .D({PCDIN[28],PCDIN[0]}),
        .E(PCWrite),
        .\FSM_sequential_PS_reg[0] (PROG_COUNT_n_35),
        .\FSM_sequential_PS_reg[0]_0 (PROG_COUNT_n_36),
        .\FSM_sequential_PS_reg[0]_1 (PROG_COUNT_n_37),
        .\FSM_sequential_PS_reg[0]_10 (PROG_COUNT_n_46),
        .\FSM_sequential_PS_reg[0]_11 (PROG_COUNT_n_47),
        .\FSM_sequential_PS_reg[0]_12 (PROG_COUNT_n_48),
        .\FSM_sequential_PS_reg[0]_13 (PROG_COUNT_n_49),
        .\FSM_sequential_PS_reg[0]_14 (PROG_COUNT_n_50),
        .\FSM_sequential_PS_reg[0]_2 (PROG_COUNT_n_38),
        .\FSM_sequential_PS_reg[0]_3 (PROG_COUNT_n_39),
        .\FSM_sequential_PS_reg[0]_4 (PROG_COUNT_n_40),
        .\FSM_sequential_PS_reg[0]_5 (PROG_COUNT_n_41),
        .\FSM_sequential_PS_reg[0]_6 (PROG_COUNT_n_42),
        .\FSM_sequential_PS_reg[0]_7 (PROG_COUNT_n_43),
        .\FSM_sequential_PS_reg[0]_8 (PROG_COUNT_n_44),
        .\FSM_sequential_PS_reg[0]_9 (PROG_COUNT_n_45),
        .IR(IR[31:25]),
        .O(branch),
        .PCP4({PCP4[31:29],PCP4[27:1]}),
        .\PC_COUNT_reg[12]_0 ({br_addr_gen_n_32,br_addr_gen_n_33}),
        .\PC_COUNT_reg[12]_1 ({br_addr_gen_n_45,br_addr_gen_n_46}),
        .\PC_COUNT_reg[16]_0 ({br_addr_gen_n_41,br_addr_gen_n_42,br_addr_gen_n_43,br_addr_gen_n_44}),
        .\PC_COUNT_reg[16]_1 ({br_addr_gen_n_47,br_addr_gen_n_48,br_addr_gen_n_49,br_addr_gen_n_50}),
        .\PC_COUNT_reg[1]_0 (otter_memory_n_104),
        .\PC_COUNT_reg[1]_1 (otter_memory_n_105),
        .\PC_COUNT_reg[20]_0 ({br_addr_gen_n_38,br_addr_gen_n_39,br_addr_gen_n_40}),
        .\PC_COUNT_reg[20]_1 ({br_addr_gen_n_51,br_addr_gen_n_52,br_addr_gen_n_53}),
        .\PC_COUNT_reg[28]_0 (jal),
        .\PC_COUNT_reg[31]_0 (otter_memory_n_175),
        .\PC_COUNT_reg[31]_1 (otter_memory_n_174),
        .\PC_COUNT_reg[4]_0 ({br_addr_gen_n_34,br_addr_gen_n_35,br_addr_gen_n_36,br_addr_gen_n_37}),
        .\PC_COUNT_reg[4]_1 ({br_addr_gen_n_54,br_addr_gen_n_55,br_addr_gen_n_56,br_addr_gen_n_57}),
        .PS(PS[0]),
        .Q(PC),
        .S(PROG_COUNT_n_2),
        .SR(reset),
        .jalr({jalr[31:29],jalr[27:1]}),
        .memory_reg_bram_12(otter_memory_n_100));
  IBUF RST_IBUF_inst
       (.I(RST),
        .O(RST_IBUF));
  CU_FSM State_Machine
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .E(PCWrite),
        .\FSM_sequential_PS_reg[0]_0 (State_Machine_n_6),
        .\FSM_sequential_PS_reg[0]_1 (otter_memory_n_168),
        .\FSM_sequential_PS_reg[1]_0 (State_Machine_n_3),
        .\FSM_sequential_PS_reg[1]_1 (otter_memory_n_67),
        .MEM_RDEN2(memRDEN2),
        .\PC_COUNT_reg[31] (otter_memory_n_319),
        .\PC_COUNT_reg[31]_0 (otter_memory_n_106),
        .\PC_COUNT_reg[31]_1 (otter_memory_n_101),
        .\PC_COUNT_reg[31]_2 (otter_memory_n_169),
        .PS(PS),
        .RST_IBUF(RST_IBUF),
        .SR(reset),
        .memRDEN1(memRDEN1),
        .memory_reg_mux_sel_b_pos_3(otter_memory_n_100),
        .regWrite(regWrite));
  ALU alu
       (.CO(data8),
        .DI({otter_memory_n_176,otter_memory_n_177,otter_memory_n_178,otter_memory_n_179}),
        .\IOBUS_ADDR_OBUF[0]_inst_i_5 ({otter_memory_n_293,otter_memory_n_294,otter_memory_n_295,otter_memory_n_296}),
        .\IOBUS_ADDR_OBUF[0]_inst_i_7 ({otter_memory_n_155,otter_memory_n_156,otter_memory_n_157,otter_memory_n_158}),
        .\IOBUS_ADDR_OBUF[0]_inst_i_7_0 ({otter_memory_n_221,otter_memory_n_222,otter_memory_n_223,otter_memory_n_224}),
        .\IOBUS_ADDR_OBUF[0]_inst_i_7_1 ({otter_memory_n_143,otter_memory_n_144,otter_memory_n_145,otter_memory_n_146}),
        .\IOBUS_ADDR_OBUF[0]_inst_i_7_2 ({otter_memory_n_151,otter_memory_n_152,otter_memory_n_153,otter_memory_n_154}),
        .\IOBUS_ADDR_OBUF[12]_inst_i_11 ({otter_memory_n_188,otter_memory_n_189,otter_memory_n_190,srcA[12]}),
        .\IOBUS_ADDR_OBUF[12]_inst_i_11_0 ({otter_memory_n_305,otter_memory_n_306,otter_memory_n_307,otter_memory_n_308}),
        .\IOBUS_ADDR_OBUF[12]_inst_i_6 (otter_memory_n_207),
        .\IOBUS_ADDR_OBUF[12]_inst_i_6_0 ({otter_memory_n_328,otter_memory_n_329,otter_memory_n_330,otter_memory_n_331}),
        .\IOBUS_ADDR_OBUF[16]_inst_i_10 ({otter_memory_n_191,otter_memory_n_192,otter_memory_n_193,otter_memory_n_194}),
        .\IOBUS_ADDR_OBUF[16]_inst_i_10_0 ({otter_memory_n_281,otter_memory_n_282,otter_memory_n_283,otter_memory_n_284}),
        .\IOBUS_ADDR_OBUF[16]_inst_i_3 ({otter_memory_n_269,otter_memory_n_270,otter_memory_n_271,otter_memory_n_272}),
        .\IOBUS_ADDR_OBUF[20]_inst_i_5 ({otter_memory_n_273,otter_memory_n_274,otter_memory_n_275,otter_memory_n_276}),
        .\IOBUS_ADDR_OBUF[24]_inst_i_5 ({otter_memory_n_265,otter_memory_n_266,otter_memory_n_267,otter_memory_n_268}),
        .\IOBUS_ADDR_OBUF[28]_inst_i_5 (otter_memory_n_202),
        .\IOBUS_ADDR_OBUF[28]_inst_i_5_0 ({otter_memory_n_159,otter_memory_n_160,otter_memory_n_161,otter_memory_n_162}),
        .\IOBUS_ADDR_OBUF[28]_inst_i_9 ({otter_memory_n_285,otter_memory_n_286,otter_memory_n_287,otter_memory_n_288}),
        .\IOBUS_ADDR_OBUF[4]_inst_i_2 ({otter_memory_n_203,otter_memory_n_204}),
        .\IOBUS_ADDR_OBUF[4]_inst_i_2_0 ({otter_memory_n_245,otter_memory_n_246,otter_memory_n_247,otter_memory_n_248}),
        .IOBUS_WR_OBUF_inst_i_118({otter_memory_n_195,otter_memory_n_196,otter_memory_n_197,otter_memory_n_198}),
        .IOBUS_WR_OBUF_inst_i_118_0({otter_memory_n_277,otter_memory_n_278,otter_memory_n_279,otter_memory_n_280}),
        .IOBUS_WR_OBUF_inst_i_58({otter_memory_n_199,otter_memory_n_200,otter_memory_n_201,srcA[24]}),
        .IOBUS_WR_OBUF_inst_i_58_0({otter_memory_n_261,otter_memory_n_262,otter_memory_n_263,otter_memory_n_264}),
        .S({otter_memory_n_289,otter_memory_n_290,otter_memory_n_291,otter_memory_n_292}),
        .data0(data0),
        .data1(data1),
        .i__carry__2_i_8__0(data9),
        .registers_reg_r1_0_31_0_5_i_245({otter_memory_n_180,otter_memory_n_181,otter_memory_n_182,otter_memory_n_183}),
        .registers_reg_r1_0_31_0_5_i_245_0({otter_memory_n_249,otter_memory_n_250,otter_memory_n_251,otter_memory_n_252}),
        .registers_reg_r1_0_31_6_11_i_42({otter_memory_n_205,otter_memory_n_206}),
        .registers_reg_r1_0_31_6_11_i_42_0({otter_memory_n_257,otter_memory_n_258,otter_memory_n_259,otter_memory_n_260}),
        .registers_reg_r1_0_31_6_11_i_95({otter_memory_n_184,otter_memory_n_185,otter_memory_n_186,otter_memory_n_187}),
        .registers_reg_r1_0_31_6_11_i_95_0({otter_memory_n_253,otter_memory_n_254,otter_memory_n_255,otter_memory_n_256}),
        .result2_carry__0_0({otter_memory_n_212,otter_memory_n_213,otter_memory_n_214,otter_memory_n_215}),
        .result2_carry__0_1({otter_memory_n_208,otter_memory_n_209,otter_memory_n_210,otter_memory_n_211}),
        .result2_carry__1_0(otter_memory_n_216),
        .result2_carry__1_1({otter_memory_n_320,otter_memory_n_321,otter_memory_n_322,otter_memory_n_323}),
        .result2_carry__2_0({otter_memory_n_217,otter_memory_n_218,otter_memory_n_219,otter_memory_n_220}),
        .result2_carry__2_1({otter_memory_n_332,otter_memory_n_333,otter_memory_n_334,otter_memory_n_335}),
        .\result2_inferred__0/i__carry__0_0 ({otter_memory_n_108,otter_memory_n_109}),
        .\result2_inferred__0/i__carry__0_1 ({otter_memory_n_163,otter_memory_n_164,otter_memory_n_165,otter_memory_n_166}),
        .\result2_inferred__0/i__carry__1_0 ({otter_memory_n_137,otter_memory_n_138,otter_memory_n_139,otter_memory_n_140}),
        .\result2_inferred__0/i__carry__1_1 ({otter_memory_n_324,otter_memory_n_325,otter_memory_n_326,otter_memory_n_327}),
        .\result2_inferred__0/i__carry__2_0 ({otter_memory_n_147,otter_memory_n_148,otter_memory_n_149,otter_memory_n_150}),
        .\result2_inferred__0/i__carry__2_1 ({otter_memory_n_336,otter_memory_n_337,otter_memory_n_338,otter_memory_n_339}),
        .srcA({srcA[30:25],srcA[23:13],srcA[11],srcA[9],srcA[6:5],srcA[3:0]}));
  BRANCH_ADDR_GEN br_addr_gen
       (.IR({IR[31:30],IR[28:7]}),
        .\PC_COUNT_reg[11] ({otter_memory_n_297,otter_memory_n_298,otter_memory_n_299,otter_memory_n_300}),
        .\PC_COUNT_reg[12] ({br_addr_gen_n_32,br_addr_gen_n_33}),
        .\PC_COUNT_reg[12]_0 ({br_addr_gen_n_45,br_addr_gen_n_46}),
        .\PC_COUNT_reg[15] ({otter_memory_n_237,otter_memory_n_238,otter_memory_n_239,otter_memory_n_240}),
        .\PC_COUNT_reg[16] ({br_addr_gen_n_41,br_addr_gen_n_42,br_addr_gen_n_43,br_addr_gen_n_44}),
        .\PC_COUNT_reg[16]_0 ({br_addr_gen_n_47,br_addr_gen_n_48,br_addr_gen_n_49,br_addr_gen_n_50}),
        .\PC_COUNT_reg[19] ({br_addr_gen_n_38,br_addr_gen_n_39,br_addr_gen_n_40}),
        .\PC_COUNT_reg[19]_0 ({br_addr_gen_n_51,br_addr_gen_n_52,br_addr_gen_n_53}),
        .\PC_COUNT_reg[19]_1 ({otter_memory_n_233,otter_memory_n_234,otter_memory_n_235,otter_memory_n_236}),
        .\PC_COUNT_reg[23] ({otter_memory_n_229,otter_memory_n_230,otter_memory_n_231,otter_memory_n_232}),
        .\PC_COUNT_reg[27] ({otter_memory_n_241,otter_memory_n_242,otter_memory_n_243,otter_memory_n_244}),
        .\PC_COUNT_reg[31] ({otter_memory_n_170,otter_memory_n_171,otter_memory_n_172,otter_memory_n_173}),
        .\PC_COUNT_reg[4] ({br_addr_gen_n_34,br_addr_gen_n_35,br_addr_gen_n_36,br_addr_gen_n_37}),
        .\PC_COUNT_reg[4]_0 ({br_addr_gen_n_54,br_addr_gen_n_55,br_addr_gen_n_56,br_addr_gen_n_57}),
        .\PC_COUNT_reg[7] ({otter_memory_n_301,otter_memory_n_302,otter_memory_n_303,otter_memory_n_304}),
        .Q({PC[19:11],PC[4:1]}),
        .S({otter_memory_n_225,otter_memory_n_226,otter_memory_n_227,otter_memory_n_228}),
        .jalr(jalr),
        .rs1({rs1[30],rs1[28:26],rs1[24:23],rs1[20:19],rs1[17],rs1[15:14],rs1[12],rs1[9],rs1[1:0]}));
  BRANCH_COND_GEN br_cond_gen
       (.BR_EQ0_carry__1_0({registers_n_83,registers_n_84,registers_n_85,registers_n_86}),
        .BR_LT0_carry__0_0({registers_n_166,registers_n_167,registers_n_168,registers_n_169}),
        .BR_LT0_carry__1_0({registers_n_170,registers_n_171,registers_n_172,registers_n_173}),
        .BR_LT0_carry__2_0({registers_n_174,registers_n_175,registers_n_176,registers_n_177}),
        .BR_LT0_carry__2_i_8(br_lt),
        .BR_LTU0_carry__0_0({registers_n_126,registers_n_127,registers_n_128,registers_n_129}),
        .BR_LTU0_carry__1_0({registers_n_118,registers_n_119,registers_n_120,registers_n_121}),
        .BR_LTU0_carry__1_1({registers_n_114,registers_n_115,registers_n_116,registers_n_117}),
        .BR_LTU0_carry__2_0({registers_n_87,registers_n_88,registers_n_89,registers_n_90}),
        .BR_LTU0_carry__2_1({registers_n_122,registers_n_123,registers_n_124,registers_n_125}),
        .BR_LTU0_carry__2_i_5(br_ltu),
        .CO(br_eq),
        .DI({registers_n_110,registers_n_111,registers_n_112,registers_n_113}),
        .\PC_COUNT[31]_i_16 ({registers_n_130,registers_n_131,registers_n_132}),
        .\PC_COUNT[31]_i_16_0 ({registers_n_133,registers_n_134,registers_n_135,registers_n_136}),
        .\PC_COUNT[31]_i_16_1 ({registers_n_178,registers_n_179,registers_n_180,registers_n_181}),
        .\PC_COUNT[31]_i_16_2 (registers_n_141),
        .\PC_COUNT[31]_i_16_3 ({registers_n_137,registers_n_138,registers_n_139,registers_n_140}),
        .S({registers_n_106,registers_n_107,registers_n_108,registers_n_109}));
  Memory otter_memory
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .CO(data8),
        .D({PCDIN[28],PCDIN[0]}),
        .DI({otter_memory_n_176,otter_memory_n_177,otter_memory_n_178,otter_memory_n_179}),
        .DIADI({registers_n_61,registers_n_62,registers_n_63,registers_n_64,registers_n_65,registers_n_66,registers_n_67,registers_n_68,registers_n_69,registers_n_70,registers_n_71,registers_n_72,registers_n_73,registers_n_74,registers_n_75,registers_n_76,IOBUS_OUT_OBUF[7:3]}),
        .E(memRDEN2),
        .\FSM_sequential_PS_reg[0] (State_Machine_n_6),
        .IOBUS_ADDR_OBUF(IOBUS_ADDR_OBUF),
        .\IOBUS_ADDR_OBUF[0]_inst_i_2_0 (data9),
        .IOBUS_OUT_OBUF(IOBUS_OUT_OBUF[2:0]),
        .IOBUS_WR_OBUF(IOBUS_WR_OBUF),
        .JALR0_carry_i_7_0({otter_memory_n_180,otter_memory_n_181,otter_memory_n_182,otter_memory_n_183}),
        .JALR0_carry_i_7_1({otter_memory_n_203,otter_memory_n_204}),
        .JALR0_carry_i_7_2({otter_memory_n_205,otter_memory_n_206}),
        .O(branch),
        .PCP4({PCP4[31:9],PCP4[3:1]}),
        .\PC_COUNT_reg[0] (registers_n_82),
        .\PC_COUNT_reg[11] ({otter_memory_n_253,otter_memory_n_254,otter_memory_n_255,otter_memory_n_256}),
        .\PC_COUNT_reg[11]_0 ({otter_memory_n_257,otter_memory_n_258,otter_memory_n_259,otter_memory_n_260}),
        .\PC_COUNT_reg[15] ({otter_memory_n_137,otter_memory_n_138,otter_memory_n_139,otter_memory_n_140}),
        .\PC_COUNT_reg[15]_0 ({otter_memory_n_305,otter_memory_n_306,otter_memory_n_307,otter_memory_n_308}),
        .\PC_COUNT_reg[15]_1 ({otter_memory_n_320,otter_memory_n_321,otter_memory_n_322,otter_memory_n_323}),
        .\PC_COUNT_reg[15]_2 ({otter_memory_n_324,otter_memory_n_325,otter_memory_n_326,otter_memory_n_327}),
        .\PC_COUNT_reg[15]_3 ({otter_memory_n_328,otter_memory_n_329,otter_memory_n_330,otter_memory_n_331}),
        .\PC_COUNT_reg[19] ({otter_memory_n_269,otter_memory_n_270,otter_memory_n_271,otter_memory_n_272}),
        .\PC_COUNT_reg[19]_0 ({otter_memory_n_281,otter_memory_n_282,otter_memory_n_283,otter_memory_n_284}),
        .\PC_COUNT_reg[23] ({otter_memory_n_147,otter_memory_n_148,otter_memory_n_149,otter_memory_n_150}),
        .\PC_COUNT_reg[23]_0 ({otter_memory_n_217,otter_memory_n_218,otter_memory_n_219,otter_memory_n_220}),
        .\PC_COUNT_reg[23]_1 ({otter_memory_n_273,otter_memory_n_274,otter_memory_n_275,otter_memory_n_276}),
        .\PC_COUNT_reg[23]_2 ({otter_memory_n_277,otter_memory_n_278,otter_memory_n_279,otter_memory_n_280}),
        .\PC_COUNT_reg[23]_3 ({otter_memory_n_332,otter_memory_n_333,otter_memory_n_334,otter_memory_n_335}),
        .\PC_COUNT_reg[23]_4 ({otter_memory_n_336,otter_memory_n_337,otter_memory_n_338,otter_memory_n_339}),
        .\PC_COUNT_reg[27] ({otter_memory_n_261,otter_memory_n_262,otter_memory_n_263,otter_memory_n_264}),
        .\PC_COUNT_reg[27]_0 ({otter_memory_n_265,otter_memory_n_266,otter_memory_n_267,otter_memory_n_268}),
        .\PC_COUNT_reg[28] (jal),
        .\PC_COUNT_reg[30] ({otter_memory_n_143,otter_memory_n_144,otter_memory_n_145,otter_memory_n_146}),
        .\PC_COUNT_reg[30]_0 ({otter_memory_n_151,otter_memory_n_152,otter_memory_n_153,otter_memory_n_154}),
        .\PC_COUNT_reg[30]_1 ({otter_memory_n_155,otter_memory_n_156,otter_memory_n_157,otter_memory_n_158}),
        .\PC_COUNT_reg[30]_2 ({otter_memory_n_221,otter_memory_n_222,otter_memory_n_223,otter_memory_n_224}),
        .\PC_COUNT_reg[31] (otter_memory_n_174),
        .\PC_COUNT_reg[31]_0 (otter_memory_n_175),
        .\PC_COUNT_reg[31]_1 ({otter_memory_n_285,otter_memory_n_286,otter_memory_n_287,otter_memory_n_288}),
        .\PC_COUNT_reg[3] ({otter_memory_n_289,otter_memory_n_290,otter_memory_n_291,otter_memory_n_292}),
        .\PC_COUNT_reg[3]_0 ({otter_memory_n_293,otter_memory_n_294,otter_memory_n_295,otter_memory_n_296}),
        .\PC_COUNT_reg[7] ({otter_memory_n_108,otter_memory_n_109}),
        .\PC_COUNT_reg[7]_0 ({otter_memory_n_163,otter_memory_n_164,otter_memory_n_165,otter_memory_n_166}),
        .\PC_COUNT_reg[7]_1 ({otter_memory_n_208,otter_memory_n_209,otter_memory_n_210,otter_memory_n_211}),
        .\PC_COUNT_reg[7]_2 ({otter_memory_n_212,otter_memory_n_213,otter_memory_n_214,otter_memory_n_215}),
        .\PC_COUNT_reg[7]_3 ({otter_memory_n_245,otter_memory_n_246,otter_memory_n_247,otter_memory_n_248}),
        .\PC_COUNT_reg[7]_4 ({otter_memory_n_249,otter_memory_n_250,otter_memory_n_251,otter_memory_n_252}),
        .\PC_COUNT_reg[9] (otter_memory_n_216),
        .PS(PS[1]),
        .Q(PC),
        .RF_RS10(RF_RS10),
        .RF_RS20({RF_RS20[31:8],RF_RS20[4:0]}),
        .S({otter_memory_n_225,otter_memory_n_226,otter_memory_n_227,otter_memory_n_228}),
        .data0(data0),
        .data1(data1),
        .\ioBuffer_reg[31]_0 (IOBUS_IN_IBUF),
        .jalr({jalr[28],jalr[0]}),
        .memRDEN1(memRDEN1),
        .memory_reg_bram_0_0(PROG_COUNT_n_50),
        .memory_reg_bram_0_1(IOBUS_OUT_OBUF[15:8]),
        .memory_reg_bram_10_0(PROG_COUNT_n_38),
        .memory_reg_bram_11_0(PROG_COUNT_n_39),
        .memory_reg_bram_12_0(PROG_COUNT_n_35),
        .memory_reg_bram_13_0(PROG_COUNT_n_37),
        .memory_reg_bram_14_0(PROG_COUNT_n_36),
        .memory_reg_bram_15_0(PROG_COUNT_n_47),
        .memory_reg_bram_1_0(PROG_COUNT_n_49),
        .memory_reg_bram_2_0(PROG_COUNT_n_48),
        .memory_reg_bram_3_0(PROG_COUNT_n_46),
        .memory_reg_bram_4_0(PROG_COUNT_n_45),
        .memory_reg_bram_5_0(PROG_COUNT_n_44),
        .memory_reg_bram_6_0(PROG_COUNT_n_42),
        .memory_reg_bram_7_0(PROG_COUNT_n_43),
        .memory_reg_bram_8_0(PROG_COUNT_n_41),
        .memory_reg_bram_9_0(PROG_COUNT_n_40),
        .memory_reg_mux_sel_a_pos_0_0(otter_memory_n_93),
        .memory_reg_mux_sel_a_pos_0_1(otter_memory_n_94),
        .memory_reg_mux_sel_a_pos_0_10(otter_memory_n_312),
        .memory_reg_mux_sel_a_pos_0_11(otter_memory_n_313),
        .memory_reg_mux_sel_a_pos_0_12(otter_memory_n_314),
        .memory_reg_mux_sel_a_pos_0_13(otter_memory_n_315),
        .memory_reg_mux_sel_a_pos_0_14(otter_memory_n_316),
        .memory_reg_mux_sel_a_pos_0_15(otter_memory_n_317),
        .memory_reg_mux_sel_a_pos_0_16(otter_memory_n_318),
        .memory_reg_mux_sel_a_pos_0_17(otter_memory_n_340),
        .memory_reg_mux_sel_a_pos_0_18(otter_memory_n_341),
        .memory_reg_mux_sel_a_pos_0_19(otter_memory_n_342),
        .memory_reg_mux_sel_a_pos_0_2(otter_memory_n_95),
        .memory_reg_mux_sel_a_pos_0_20(otter_memory_n_343),
        .memory_reg_mux_sel_a_pos_0_21(otter_memory_n_344),
        .memory_reg_mux_sel_a_pos_0_22(otter_memory_n_345),
        .memory_reg_mux_sel_a_pos_0_23(otter_memory_n_346),
        .memory_reg_mux_sel_a_pos_0_24(otter_memory_n_347),
        .memory_reg_mux_sel_a_pos_0_25(otter_memory_n_348),
        .memory_reg_mux_sel_a_pos_0_26(otter_memory_n_349),
        .memory_reg_mux_sel_a_pos_0_27(otter_memory_n_350),
        .memory_reg_mux_sel_a_pos_0_28(otter_memory_n_351),
        .memory_reg_mux_sel_a_pos_0_29(otter_memory_n_352),
        .memory_reg_mux_sel_a_pos_0_3(otter_memory_n_96),
        .memory_reg_mux_sel_a_pos_0_30(otter_memory_n_353),
        .memory_reg_mux_sel_a_pos_0_31(otter_memory_n_354),
        .memory_reg_mux_sel_a_pos_0_4(otter_memory_n_97),
        .memory_reg_mux_sel_a_pos_0_5(otter_memory_n_98),
        .memory_reg_mux_sel_a_pos_0_6(otter_memory_n_99),
        .memory_reg_mux_sel_a_pos_0_7(otter_memory_n_309),
        .memory_reg_mux_sel_a_pos_0_8(otter_memory_n_310),
        .memory_reg_mux_sel_a_pos_0_9(otter_memory_n_311),
        .memory_reg_mux_sel_b_pos_0_0(otter_memory_n_67),
        .memory_reg_mux_sel_b_pos_0_1(IR),
        .memory_reg_mux_sel_b_pos_0_10(otter_memory_n_167),
        .memory_reg_mux_sel_b_pos_0_11(otter_memory_n_168),
        .memory_reg_mux_sel_b_pos_0_12(otter_memory_n_169),
        .memory_reg_mux_sel_b_pos_0_13({otter_memory_n_170,otter_memory_n_171,otter_memory_n_172,otter_memory_n_173}),
        .memory_reg_mux_sel_b_pos_0_14(otter_memory_n_207),
        .memory_reg_mux_sel_b_pos_0_15({otter_memory_n_229,otter_memory_n_230,otter_memory_n_231,otter_memory_n_232}),
        .memory_reg_mux_sel_b_pos_0_16({otter_memory_n_233,otter_memory_n_234,otter_memory_n_235,otter_memory_n_236}),
        .memory_reg_mux_sel_b_pos_0_17({otter_memory_n_237,otter_memory_n_238,otter_memory_n_239,otter_memory_n_240}),
        .memory_reg_mux_sel_b_pos_0_18({otter_memory_n_241,otter_memory_n_242,otter_memory_n_243,otter_memory_n_244}),
        .memory_reg_mux_sel_b_pos_0_19({otter_memory_n_297,otter_memory_n_298,otter_memory_n_299,otter_memory_n_300}),
        .memory_reg_mux_sel_b_pos_0_2(otter_memory_n_100),
        .memory_reg_mux_sel_b_pos_0_20({otter_memory_n_301,otter_memory_n_302,otter_memory_n_303,otter_memory_n_304}),
        .memory_reg_mux_sel_b_pos_0_21(otter_memory_n_319),
        .memory_reg_mux_sel_b_pos_0_3(otter_memory_n_101),
        .memory_reg_mux_sel_b_pos_0_4(otter_memory_n_104),
        .memory_reg_mux_sel_b_pos_0_5(otter_memory_n_105),
        .memory_reg_mux_sel_b_pos_0_6(otter_memory_n_106),
        .memory_reg_mux_sel_b_pos_0_7(otter_memory_n_107),
        .memory_reg_mux_sel_b_pos_0_8({srcA[30:11],srcA[9],srcA[6:5],srcA[3:0]}),
        .memory_reg_mux_sel_b_pos_0_9(otter_memory_n_141),
        .memory_reg_mux_sel_b_pos_3_0(State_Machine_n_3),
        .registers_reg_r1_0_31_0_5(PLUS4_n_32),
        .registers_reg_r1_0_31_0_5_i_20_0(registers_reg_r1_0_31_0_5_i_140_n_0),
        .registers_reg_r1_0_31_0_5_i_20_1(registers_reg_r1_0_31_0_5_i_139_n_0),
        .registers_reg_r1_0_31_0_5_i_22_0(registers_reg_r1_0_31_0_5_i_142_n_0),
        .registers_reg_r1_0_31_0_5_i_22_1(registers_reg_r1_0_31_0_5_i_147_n_0),
        .registers_reg_r1_0_31_0_5_i_25_0(registers_reg_r1_0_31_0_5_i_150_n_0),
        .registers_reg_r1_0_31_0_5_i_25_1(registers_reg_r1_0_31_0_5_i_155_n_0),
        .registers_reg_r1_0_31_0_5_i_31_0(registers_reg_r1_0_31_0_5_i_171_n_0),
        .registers_reg_r1_0_31_0_5_i_31_1(registers_reg_r1_0_31_0_5_i_170_n_0),
        .registers_reg_r1_0_31_0_5_i_34_0(registers_reg_r1_0_31_0_5_i_174_n_0),
        .registers_reg_r1_0_31_0_5_i_34_1(registers_reg_r1_0_31_0_5_i_179_n_0),
        .registers_reg_r1_0_31_0_5_i_5_0(registers_reg_r1_0_31_0_5_i_76_n_0),
        .registers_reg_r1_0_31_0_5_i_7_0(PLUS4_n_31),
        .registers_reg_r1_0_31_12_17_i_13_0(registers_reg_r1_0_31_0_5_i_65_n_0),
        .registers_reg_r1_0_31_12_17_i_13_1(registers_reg_r1_0_31_12_17_i_40_n_0),
        .registers_reg_r1_0_31_12_17_i_15_0(registers_reg_r1_0_31_12_17_i_42_n_0),
        .registers_reg_r1_0_31_12_17_i_18_0(registers_reg_r1_0_31_0_5_i_66_n_0),
        .registers_reg_r1_0_31_12_17_i_21_0(registers_reg_r1_0_31_0_5_i_229_n_0),
        .registers_reg_r1_0_31_12_17_i_28_0(registers_reg_r1_0_31_6_11_i_60_n_0),
        .registers_reg_r1_0_31_12_17_i_30_0(registers_reg_r1_0_31_6_11_i_86_n_0),
        .registers_reg_r1_0_31_12_17_i_7_0(registers_reg_r1_0_31_12_17_i_38_n_0),
        .registers_reg_r1_0_31_12_17_i_9_0(registers_reg_r1_0_31_0_5_i_177_n_0),
        .registers_reg_r1_0_31_18_23_i_13_0(registers_reg_r1_0_31_0_5_i_88_n_0),
        .registers_reg_r1_0_31_18_23_i_20_0(registers_reg_r1_0_31_0_5_i_163_n_0),
        .registers_reg_r1_0_31_18_23_i_7_0(registers_reg_r1_0_31_0_5_i_71_n_0),
        .registers_reg_r1_0_31_6_11(PLUS4_n_33),
        .registers_reg_r1_0_31_6_11_0(PLUS4_n_35),
        .registers_reg_r1_0_31_6_11_i_10_0(registers_reg_r1_0_31_6_11_i_66_n_0),
        .registers_reg_r1_0_31_6_11_i_10_1(registers_reg_r1_0_31_6_11_i_65_n_0),
        .registers_reg_r1_0_31_6_11_i_13_0(registers_reg_r1_0_31_6_11_i_72_n_0),
        .registers_reg_r1_0_31_6_11_i_15_0(registers_reg_r1_0_31_0_5_i_145_n_0),
        .registers_reg_r1_0_31_6_11_i_18_0(registers_reg_r1_0_31_0_5_i_153_n_0),
        .registers_reg_r1_0_31_6_11_i_1_0(PLUS4_n_34),
        .registers_reg_r1_0_31_6_11_i_20_0(registers_reg_r1_0_31_0_5_i_161_n_0),
        .registers_reg_r1_0_31_6_11_i_36_0(registers_reg_r1_0_31_0_5_i_193_n_0),
        .registers_reg_r1_0_31_6_11_i_51_0(registers_reg_r1_0_31_0_5_i_159_n_0),
        .registers_reg_r1_0_31_6_11_i_7_0(registers_reg_r1_0_31_6_11_i_56_n_0),
        .registers_reg_r1_0_31_6_11_i_7_1(registers_reg_r1_0_31_6_11_i_58_n_0),
        .result0_carry__1_i_9_0({otter_memory_n_184,otter_memory_n_185,otter_memory_n_186,otter_memory_n_187}),
        .result0_carry__2_i_9_0({otter_memory_n_188,otter_memory_n_189,otter_memory_n_190}),
        .result0_carry__3_i_9_0({otter_memory_n_191,otter_memory_n_192,otter_memory_n_193,otter_memory_n_194}),
        .result0_carry__4_i_9_0({otter_memory_n_195,otter_memory_n_196,otter_memory_n_197,otter_memory_n_198}),
        .result0_carry__5_i_9_0({otter_memory_n_199,otter_memory_n_200,otter_memory_n_201}),
        .result0_carry__6_i_8_0(otter_memory_n_202),
        .result0_carry__6_i_9_0({otter_memory_n_159,otter_memory_n_160,otter_memory_n_161,otter_memory_n_162}),
        .wd(wd));
  REG_FILE registers
       (.BR_LTU0_carry__2(otter_memory_n_167),
        .CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .CO(br_eq),
        .DI({registers_n_110,registers_n_111,registers_n_112,registers_n_113}),
        .DIADI({registers_n_61,registers_n_62,registers_n_63,registers_n_64,registers_n_65,registers_n_66,registers_n_67,registers_n_68,registers_n_69,registers_n_70,registers_n_71,registers_n_72,registers_n_73,registers_n_74,registers_n_75,registers_n_76,IOBUS_OUT_OBUF[7:3]}),
        .IOBUS_ADDR_OBUF(IOBUS_ADDR_OBUF[1:0]),
        .IOBUS_OUT_OBUF(IOBUS_OUT_OBUF[31:8]),
        .JALR0_carry_i_7({registers_n_130,registers_n_131,registers_n_132}),
        .JALR0_carry_i_7_0({registers_n_137,registers_n_138,registers_n_139,registers_n_140}),
        .JALR0_carry_i_7_1({registers_n_178,registers_n_179,registers_n_180,registers_n_181}),
        .\PC_COUNT[31]_i_8 (br_lt),
        .\PC_COUNT[31]_i_8_0 (br_ltu),
        .RF_RS10(RF_RS10),
        .S({registers_n_106,registers_n_107,registers_n_108,registers_n_109}),
        .\ioBuffer_reg[31] ({RF_RS20[31:8],RF_RS20[4:0]}),
        .memory_reg_bram_15(IR[24:7]),
        .memory_reg_bram_15_0(otter_memory_n_141),
        .memory_reg_mux_sel_b_pos_0(registers_n_82),
        .regWrite(regWrite),
        .registers_reg_r1_0_31_12_17_0({registers_n_114,registers_n_115,registers_n_116,registers_n_117}),
        .registers_reg_r1_0_31_12_17_1({registers_n_118,registers_n_119,registers_n_120,registers_n_121}),
        .registers_reg_r1_0_31_12_17_2({registers_n_170,registers_n_171,registers_n_172,registers_n_173}),
        .registers_reg_r1_0_31_18_23_0({registers_n_83,registers_n_84,registers_n_85,registers_n_86}),
        .registers_reg_r1_0_31_18_23_1({registers_n_122,registers_n_123,registers_n_124,registers_n_125}),
        .registers_reg_r1_0_31_18_23_2({registers_n_174,registers_n_175,registers_n_176,registers_n_177}),
        .registers_reg_r1_0_31_6_11_0({registers_n_126,registers_n_127,registers_n_128,registers_n_129}),
        .registers_reg_r1_0_31_6_11_1({registers_n_166,registers_n_167,registers_n_168,registers_n_169}),
        .registers_reg_r2_0_31_18_23_0({registers_n_87,registers_n_88,registers_n_89,registers_n_90}),
        .registers_reg_r2_0_31_30_31__0_0({registers_n_133,registers_n_134,registers_n_135,registers_n_136}),
        .registers_reg_r2_0_31_30_31__0_1(registers_n_141),
        .rs1({rs1[30],rs1[28:26],rs1[24:23],rs1[20:19],rs1[17],rs1[15:14],rs1[12],rs1[9],rs1[1:0]}),
        .wd(wd));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_139
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_349),
        .Q(registers_reg_r1_0_31_0_5_i_139_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_140
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_94),
        .Q(registers_reg_r1_0_31_0_5_i_140_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_142
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_93),
        .Q(registers_reg_r1_0_31_0_5_i_142_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_145
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_312),
        .Q(registers_reg_r1_0_31_0_5_i_145_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_147
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_341),
        .Q(registers_reg_r1_0_31_0_5_i_147_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_150
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_96),
        .Q(registers_reg_r1_0_31_0_5_i_150_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_153
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_315),
        .Q(registers_reg_r1_0_31_0_5_i_153_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_155
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_344),
        .Q(registers_reg_r1_0_31_0_5_i_155_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_159
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_343),
        .Q(registers_reg_r1_0_31_0_5_i_159_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_161
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_314),
        .Q(registers_reg_r1_0_31_0_5_i_161_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_163
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_350),
        .Q(registers_reg_r1_0_31_0_5_i_163_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_170
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_351),
        .Q(registers_reg_r1_0_31_0_5_i_170_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_171
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_98),
        .Q(registers_reg_r1_0_31_0_5_i_171_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_174
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_97),
        .Q(registers_reg_r1_0_31_0_5_i_174_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_177
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_316),
        .Q(registers_reg_r1_0_31_0_5_i_177_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_179
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_345),
        .Q(registers_reg_r1_0_31_0_5_i_179_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_193
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_342),
        .Q(registers_reg_r1_0_31_0_5_i_193_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_229
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_346),
        .Q(registers_reg_r1_0_31_0_5_i_229_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    registers_reg_r1_0_31_0_5_i_65
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(memRDEN2),
        .Q(registers_reg_r1_0_31_0_5_i_65_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_66
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_309),
        .Q(registers_reg_r1_0_31_0_5_i_66_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_71
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_310),
        .Q(registers_reg_r1_0_31_0_5_i_71_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_76
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_95),
        .Q(registers_reg_r1_0_31_0_5_i_76_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_0_5_i_88
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_311),
        .Q(registers_reg_r1_0_31_0_5_i_88_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_12_17_i_38
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_317),
        .Q(registers_reg_r1_0_31_12_17_i_38_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_12_17_i_40
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_318),
        .Q(registers_reg_r1_0_31_12_17_i_40_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_12_17_i_42
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_354),
        .Q(registers_reg_r1_0_31_12_17_i_42_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_6_11_i_56
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_340),
        .Q(registers_reg_r1_0_31_6_11_i_56_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_6_11_i_58
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_353),
        .Q(registers_reg_r1_0_31_6_11_i_58_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_6_11_i_60
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_348),
        .Q(registers_reg_r1_0_31_6_11_i_60_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_6_11_i_65
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_352),
        .Q(registers_reg_r1_0_31_6_11_i_65_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_6_11_i_66
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_99),
        .Q(registers_reg_r1_0_31_6_11_i_66_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_6_11_i_72
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_313),
        .Q(registers_reg_r1_0_31_6_11_i_72_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    registers_reg_r1_0_31_6_11_i_86
       (.C(CLK_IBUF_BUFG),
        .CE(registers_reg_r1_0_31_0_5_i_65_n_0),
        .D(otter_memory_n_347),
        .Q(registers_reg_r1_0_31_6_11_i_86_n_0),
        .R(1'b0));
endmodule

module REG_FILE
   (RF_RS10,
    \ioBuffer_reg[31] ,
    DIADI,
    memory_reg_mux_sel_b_pos_0,
    registers_reg_r1_0_31_18_23_0,
    registers_reg_r2_0_31_18_23_0,
    rs1,
    S,
    DI,
    registers_reg_r1_0_31_12_17_0,
    registers_reg_r1_0_31_12_17_1,
    registers_reg_r1_0_31_18_23_1,
    registers_reg_r1_0_31_6_11_0,
    JALR0_carry_i_7,
    registers_reg_r2_0_31_30_31__0_0,
    JALR0_carry_i_7_0,
    registers_reg_r2_0_31_30_31__0_1,
    IOBUS_OUT_OBUF,
    registers_reg_r1_0_31_6_11_1,
    registers_reg_r1_0_31_12_17_2,
    registers_reg_r1_0_31_18_23_2,
    JALR0_carry_i_7_1,
    CLK_IBUF_BUFG,
    wd,
    regWrite,
    memory_reg_bram_15,
    IOBUS_ADDR_OBUF,
    memory_reg_bram_15_0,
    CO,
    \PC_COUNT[31]_i_8 ,
    \PC_COUNT[31]_i_8_0 ,
    BR_LTU0_carry__2);
  output [31:0]RF_RS10;
  output [28:0]\ioBuffer_reg[31] ;
  output [20:0]DIADI;
  output memory_reg_mux_sel_b_pos_0;
  output [3:0]registers_reg_r1_0_31_18_23_0;
  output [3:0]registers_reg_r2_0_31_18_23_0;
  output [14:0]rs1;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]registers_reg_r1_0_31_12_17_0;
  output [3:0]registers_reg_r1_0_31_12_17_1;
  output [3:0]registers_reg_r1_0_31_18_23_1;
  output [3:0]registers_reg_r1_0_31_6_11_0;
  output [2:0]JALR0_carry_i_7;
  output [3:0]registers_reg_r2_0_31_30_31__0_0;
  output [3:0]JALR0_carry_i_7_0;
  output [0:0]registers_reg_r2_0_31_30_31__0_1;
  output [23:0]IOBUS_OUT_OBUF;
  output [3:0]registers_reg_r1_0_31_6_11_1;
  output [3:0]registers_reg_r1_0_31_12_17_2;
  output [3:0]registers_reg_r1_0_31_18_23_2;
  output [3:0]JALR0_carry_i_7_1;
  input CLK_IBUF_BUFG;
  input [31:0]wd;
  input regWrite;
  input [17:0]memory_reg_bram_15;
  input [1:0]IOBUS_ADDR_OBUF;
  input memory_reg_bram_15_0;
  input [0:0]CO;
  input [0:0]\PC_COUNT[31]_i_8 ;
  input [0:0]\PC_COUNT[31]_i_8_0 ;
  input BR_LTU0_carry__2;

  wire BR_EQ0_carry__0_i_5_n_0;
  wire BR_EQ0_carry__0_i_6_n_0;
  wire BR_EQ0_carry__0_i_7_n_0;
  wire BR_EQ0_carry__0_i_8_n_0;
  wire BR_EQ0_carry__1_i_4_n_0;
  wire BR_EQ0_carry__1_i_5_n_0;
  wire BR_EQ0_carry_i_5_n_0;
  wire BR_EQ0_carry_i_6_n_0;
  wire BR_EQ0_carry_i_7_n_0;
  wire BR_EQ0_carry_i_8_n_0;
  wire BR_LTU0_carry__2;
  wire CLK_IBUF_BUFG;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [20:0]DIADI;
  wire [1:0]IOBUS_ADDR_OBUF;
  wire [23:0]IOBUS_OUT_OBUF;
  wire [2:0]JALR0_carry_i_7;
  wire [3:0]JALR0_carry_i_7_0;
  wire [3:0]JALR0_carry_i_7_1;
  wire [0:0]\PC_COUNT[31]_i_8 ;
  wire [0:0]\PC_COUNT[31]_i_8_0 ;
  wire [31:0]RF_RS10;
  wire [7:5]RF_RS20;
  wire [3:0]S;
  wire [28:0]\ioBuffer_reg[31] ;
  wire [17:0]memory_reg_bram_15;
  wire memory_reg_bram_15_0;
  wire memory_reg_mux_sel_b_pos_0;
  wire regWrite;
  wire [3:0]registers_reg_r1_0_31_12_17_0;
  wire [3:0]registers_reg_r1_0_31_12_17_1;
  wire [3:0]registers_reg_r1_0_31_12_17_2;
  wire [3:0]registers_reg_r1_0_31_18_23_0;
  wire [3:0]registers_reg_r1_0_31_18_23_1;
  wire [3:0]registers_reg_r1_0_31_18_23_2;
  wire [3:0]registers_reg_r1_0_31_6_11_0;
  wire [3:0]registers_reg_r1_0_31_6_11_1;
  wire [3:0]registers_reg_r2_0_31_18_23_0;
  wire [3:0]registers_reg_r2_0_31_30_31__0_0;
  wire [0:0]registers_reg_r2_0_31_30_31__0_1;
  wire [14:0]rs1;
  wire [31:0]wd;
  wire [1:0]NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_registers_reg_r1_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_registers_reg_r1_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED;
  wire NLW_registers_reg_r2_0_31_30_31_SPO_UNCONNECTED;
  wire NLW_registers_reg_r2_0_31_30_31__0_SPO_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED;

  LUT5 #(
    .INIT(32'h8A208A8A)) 
    BR_EQ0_carry__0_i_1
       (.I0(BR_EQ0_carry__0_i_5_n_0),
        .I1(memory_reg_bram_15_0),
        .I2(\ioBuffer_reg[31] [18]),
        .I3(BR_LTU0_carry__2),
        .I4(RF_RS10[21]),
        .O(registers_reg_r1_0_31_18_23_0[3]));
  LUT5 #(
    .INIT(32'hB4BB0000)) 
    BR_EQ0_carry__0_i_2
       (.I0(memory_reg_bram_15_0),
        .I1(\ioBuffer_reg[31] [17]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[20]),
        .I4(BR_EQ0_carry__0_i_6_n_0),
        .O(registers_reg_r1_0_31_18_23_0[2]));
  LUT5 #(
    .INIT(32'hA208A2A2)) 
    BR_EQ0_carry__0_i_3
       (.I0(BR_EQ0_carry__0_i_7_n_0),
        .I1(\ioBuffer_reg[31] [12]),
        .I2(memory_reg_bram_15_0),
        .I3(BR_LTU0_carry__2),
        .I4(RF_RS10[15]),
        .O(registers_reg_r1_0_31_18_23_0[1]));
  LUT5 #(
    .INIT(32'hDD2D0000)) 
    BR_EQ0_carry__0_i_4
       (.I0(\ioBuffer_reg[31] [11]),
        .I1(memory_reg_bram_15_0),
        .I2(RF_RS10[14]),
        .I3(BR_LTU0_carry__2),
        .I4(BR_EQ0_carry__0_i_8_n_0),
        .O(registers_reg_r1_0_31_18_23_0[0]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_EQ0_carry__0_i_5
       (.I0(\ioBuffer_reg[31] [20]),
        .I1(RF_RS10[23]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [19]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[22]),
        .O(BR_EQ0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_EQ0_carry__0_i_6
       (.I0(\ioBuffer_reg[31] [16]),
        .I1(RF_RS10[19]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [15]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[18]),
        .O(BR_EQ0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_EQ0_carry__0_i_7
       (.I0(\ioBuffer_reg[31] [14]),
        .I1(RF_RS10[17]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [13]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[16]),
        .O(BR_EQ0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    BR_EQ0_carry__0_i_8
       (.I0(\ioBuffer_reg[31] [10]),
        .I1(RF_RS10[13]),
        .I2(\ioBuffer_reg[31] [9]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[12]),
        .I5(BR_LTU0_carry__2),
        .O(BR_EQ0_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_EQ0_carry__1_i_1
       (.I0(\ioBuffer_reg[31] [28]),
        .I1(RF_RS10[31]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [27]),
        .I4(RF_RS10[30]),
        .I5(BR_LTU0_carry__2),
        .O(JALR0_carry_i_7[2]));
  LUT5 #(
    .INIT(32'h8A8A208A)) 
    BR_EQ0_carry__1_i_2
       (.I0(BR_EQ0_carry__1_i_4_n_0),
        .I1(memory_reg_bram_15_0),
        .I2(\ioBuffer_reg[31] [24]),
        .I3(RF_RS10[27]),
        .I4(BR_LTU0_carry__2),
        .O(JALR0_carry_i_7[1]));
  LUT5 #(
    .INIT(32'hBB4B0000)) 
    BR_EQ0_carry__1_i_3
       (.I0(memory_reg_bram_15_0),
        .I1(\ioBuffer_reg[31] [23]),
        .I2(RF_RS10[26]),
        .I3(BR_LTU0_carry__2),
        .I4(BR_EQ0_carry__1_i_5_n_0),
        .O(JALR0_carry_i_7[0]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_EQ0_carry__1_i_4
       (.I0(\ioBuffer_reg[31] [25]),
        .I1(RF_RS10[28]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [26]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[29]),
        .O(BR_EQ0_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_EQ0_carry__1_i_5
       (.I0(\ioBuffer_reg[31] [22]),
        .I1(RF_RS10[25]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [21]),
        .I4(RF_RS10[24]),
        .I5(BR_LTU0_carry__2),
        .O(BR_EQ0_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'hA208A2A2)) 
    BR_EQ0_carry_i_1
       (.I0(BR_EQ0_carry_i_5_n_0),
        .I1(\ioBuffer_reg[31] [6]),
        .I2(memory_reg_bram_15_0),
        .I3(BR_LTU0_carry__2),
        .I4(RF_RS10[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hD2DD0000)) 
    BR_EQ0_carry_i_2
       (.I0(\ioBuffer_reg[31] [5]),
        .I1(memory_reg_bram_15_0),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[8]),
        .I4(BR_EQ0_carry_i_6_n_0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8A208A8A)) 
    BR_EQ0_carry_i_3
       (.I0(BR_EQ0_carry_i_7_n_0),
        .I1(BR_LTU0_carry__2),
        .I2(RF_RS10[3]),
        .I3(memory_reg_bram_15_0),
        .I4(\ioBuffer_reg[31] [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hBB4B0000)) 
    BR_EQ0_carry_i_4
       (.I0(BR_LTU0_carry__2),
        .I1(RF_RS10[2]),
        .I2(\ioBuffer_reg[31] [2]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_EQ0_carry_i_8_n_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_EQ0_carry_i_5
       (.I0(\ioBuffer_reg[31] [8]),
        .I1(RF_RS10[11]),
        .I2(\ioBuffer_reg[31] [7]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[10]),
        .O(BR_EQ0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_EQ0_carry_i_6
       (.I0(RF_RS20[7]),
        .I1(RF_RS10[7]),
        .I2(RF_RS20[6]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[6]),
        .O(BR_EQ0_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hF0F30900F0F35059)) 
    BR_EQ0_carry_i_7
       (.I0(RF_RS20[5]),
        .I1(RF_RS10[5]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[4]),
        .I4(memory_reg_bram_15_0),
        .I5(\ioBuffer_reg[31] [4]),
        .O(BR_EQ0_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_EQ0_carry_i_8
       (.I0(RF_RS10[1]),
        .I1(\ioBuffer_reg[31] [1]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[0]),
        .I4(\ioBuffer_reg[31] [0]),
        .I5(memory_reg_bram_15_0),
        .O(BR_EQ0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h0D0C0D000F0D0D00)) 
    BR_LT0_carry__0_i_1
       (.I0(RF_RS10[15]),
        .I1(BR_LTU0_carry__2),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [12]),
        .I4(\ioBuffer_reg[31] [11]),
        .I5(RF_RS10[14]),
        .O(registers_reg_r1_0_31_12_17_1[3]));
  LUT6 #(
    .INIT(64'h0D0C0D000F0D0D00)) 
    BR_LT0_carry__0_i_2
       (.I0(RF_RS10[13]),
        .I1(BR_LTU0_carry__2),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [10]),
        .I4(\ioBuffer_reg[31] [9]),
        .I5(RF_RS10[12]),
        .O(registers_reg_r1_0_31_12_17_1[2]));
  LUT6 #(
    .INIT(64'h0D0C0F0D0D000D00)) 
    BR_LT0_carry__0_i_3
       (.I0(RF_RS10[11]),
        .I1(BR_LTU0_carry__2),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [8]),
        .I4(RF_RS10[10]),
        .I5(\ioBuffer_reg[31] [7]),
        .O(registers_reg_r1_0_31_12_17_1[1]));
  LUT6 #(
    .INIT(64'h0D0C0F0D0D000D00)) 
    BR_LT0_carry__0_i_4
       (.I0(RF_RS10[9]),
        .I1(BR_LTU0_carry__2),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [6]),
        .I4(RF_RS10[8]),
        .I5(\ioBuffer_reg[31] [5]),
        .O(registers_reg_r1_0_31_12_17_1[0]));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_LT0_carry__0_i_5
       (.I0(\ioBuffer_reg[31] [11]),
        .I1(RF_RS10[14]),
        .I2(\ioBuffer_reg[31] [12]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[15]),
        .O(registers_reg_r1_0_31_12_17_2[3]));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    BR_LT0_carry__0_i_6
       (.I0(\ioBuffer_reg[31] [10]),
        .I1(RF_RS10[13]),
        .I2(\ioBuffer_reg[31] [9]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[12]),
        .I5(BR_LTU0_carry__2),
        .O(registers_reg_r1_0_31_12_17_2[2]));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_LT0_carry__0_i_7
       (.I0(\ioBuffer_reg[31] [8]),
        .I1(RF_RS10[11]),
        .I2(\ioBuffer_reg[31] [7]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[10]),
        .O(registers_reg_r1_0_31_12_17_2[1]));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_LT0_carry__0_i_8
       (.I0(\ioBuffer_reg[31] [5]),
        .I1(RF_RS10[8]),
        .I2(\ioBuffer_reg[31] [6]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[9]),
        .O(registers_reg_r1_0_31_12_17_2[0]));
  LUT6 #(
    .INIT(64'h00BA00FB00B000B0)) 
    BR_LT0_carry__1_i_1
       (.I0(BR_LTU0_carry__2),
        .I1(RF_RS10[23]),
        .I2(\ioBuffer_reg[31] [20]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[22]),
        .I5(\ioBuffer_reg[31] [19]),
        .O(registers_reg_r2_0_31_18_23_0[3]));
  LUT6 #(
    .INIT(64'h00DC00FD00D000D0)) 
    BR_LT0_carry__1_i_2
       (.I0(RF_RS10[21]),
        .I1(BR_LTU0_carry__2),
        .I2(\ioBuffer_reg[31] [18]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[20]),
        .I5(\ioBuffer_reg[31] [17]),
        .O(registers_reg_r2_0_31_18_23_0[2]));
  LUT6 #(
    .INIT(64'h00BA00FB00B000B0)) 
    BR_LT0_carry__1_i_3
       (.I0(BR_LTU0_carry__2),
        .I1(RF_RS10[19]),
        .I2(\ioBuffer_reg[31] [16]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[18]),
        .I5(\ioBuffer_reg[31] [15]),
        .O(registers_reg_r2_0_31_18_23_0[1]));
  LUT6 #(
    .INIT(64'h00DC00FD00D000D0)) 
    BR_LT0_carry__1_i_4
       (.I0(RF_RS10[17]),
        .I1(BR_LTU0_carry__2),
        .I2(\ioBuffer_reg[31] [14]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[16]),
        .I5(\ioBuffer_reg[31] [13]),
        .O(registers_reg_r2_0_31_18_23_0[0]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LT0_carry__1_i_5
       (.I0(\ioBuffer_reg[31] [20]),
        .I1(RF_RS10[23]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [19]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[22]),
        .O(registers_reg_r1_0_31_18_23_2[3]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LT0_carry__1_i_6
       (.I0(\ioBuffer_reg[31] [17]),
        .I1(RF_RS10[20]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [18]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[21]),
        .O(registers_reg_r1_0_31_18_23_2[2]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LT0_carry__1_i_7
       (.I0(\ioBuffer_reg[31] [16]),
        .I1(RF_RS10[19]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [15]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[18]),
        .O(registers_reg_r1_0_31_18_23_2[1]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LT0_carry__1_i_8
       (.I0(\ioBuffer_reg[31] [14]),
        .I1(RF_RS10[17]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [13]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[16]),
        .O(registers_reg_r1_0_31_18_23_2[0]));
  LUT6 #(
    .INIT(64'h5510000055F500B0)) 
    BR_LT0_carry__2_i_1
       (.I0(BR_LTU0_carry__2),
        .I1(RF_RS10[30]),
        .I2(\ioBuffer_reg[31] [27]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[31]),
        .I5(\ioBuffer_reg[31] [28]),
        .O(registers_reg_r2_0_31_30_31__0_0[3]));
  LUT6 #(
    .INIT(64'h00DC00FD00D000D0)) 
    BR_LT0_carry__2_i_2
       (.I0(RF_RS10[29]),
        .I1(BR_LTU0_carry__2),
        .I2(\ioBuffer_reg[31] [26]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[28]),
        .I5(\ioBuffer_reg[31] [25]),
        .O(registers_reg_r2_0_31_30_31__0_0[2]));
  LUT6 #(
    .INIT(64'h00BA00FB00B000B0)) 
    BR_LT0_carry__2_i_3
       (.I0(BR_LTU0_carry__2),
        .I1(RF_RS10[27]),
        .I2(\ioBuffer_reg[31] [24]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[26]),
        .I5(\ioBuffer_reg[31] [23]),
        .O(registers_reg_r2_0_31_30_31__0_0[1]));
  LUT6 #(
    .INIT(64'h00DC00FD00D000D0)) 
    BR_LT0_carry__2_i_4
       (.I0(RF_RS10[25]),
        .I1(BR_LTU0_carry__2),
        .I2(\ioBuffer_reg[31] [22]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[24]),
        .I5(\ioBuffer_reg[31] [21]),
        .O(registers_reg_r2_0_31_30_31__0_0[0]));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_LT0_carry__2_i_5
       (.I0(\ioBuffer_reg[31] [28]),
        .I1(RF_RS10[31]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [27]),
        .I4(RF_RS10[30]),
        .I5(BR_LTU0_carry__2),
        .O(JALR0_carry_i_7_1[3]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LT0_carry__2_i_6
       (.I0(\ioBuffer_reg[31] [25]),
        .I1(RF_RS10[28]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [26]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[29]),
        .O(JALR0_carry_i_7_1[2]));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_LT0_carry__2_i_7
       (.I0(\ioBuffer_reg[31] [23]),
        .I1(RF_RS10[26]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [24]),
        .I4(RF_RS10[27]),
        .I5(BR_LTU0_carry__2),
        .O(JALR0_carry_i_7_1[1]));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_LT0_carry__2_i_8
       (.I0(\ioBuffer_reg[31] [22]),
        .I1(RF_RS10[25]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [21]),
        .I4(RF_RS10[24]),
        .I5(BR_LTU0_carry__2),
        .O(JALR0_carry_i_7_1[0]));
  LUT6 #(
    .INIT(64'h0D0C0F0D0D000D00)) 
    BR_LT0_carry_i_1
       (.I0(RF_RS10[7]),
        .I1(BR_LTU0_carry__2),
        .I2(memory_reg_bram_15_0),
        .I3(RF_RS20[7]),
        .I4(RF_RS10[6]),
        .I5(RF_RS20[6]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h0D0C0F0D0D000D00)) 
    BR_LT0_carry_i_2
       (.I0(RF_RS10[5]),
        .I1(BR_LTU0_carry__2),
        .I2(memory_reg_bram_15_0),
        .I3(RF_RS20[5]),
        .I4(RF_RS10[4]),
        .I5(\ioBuffer_reg[31] [4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h3302220233232202)) 
    BR_LT0_carry_i_3
       (.I0(\ioBuffer_reg[31] [3]),
        .I1(memory_reg_bram_15_0),
        .I2(RF_RS10[3]),
        .I3(BR_LTU0_carry__2),
        .I4(\ioBuffer_reg[31] [2]),
        .I5(RF_RS10[2]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h5054404454554044)) 
    BR_LT0_carry_i_4
       (.I0(memory_reg_bram_15_0),
        .I1(\ioBuffer_reg[31] [1]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[1]),
        .I4(\ioBuffer_reg[31] [0]),
        .I5(RF_RS10[0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_LT0_carry_i_5
       (.I0(RF_RS20[7]),
        .I1(RF_RS10[7]),
        .I2(RF_RS20[6]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[6]),
        .O(registers_reg_r1_0_31_6_11_1[3]));
  LUT6 #(
    .INIT(64'hF0F30900F0F35059)) 
    BR_LT0_carry_i_6
       (.I0(RF_RS20[5]),
        .I1(RF_RS10[5]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[4]),
        .I4(memory_reg_bram_15_0),
        .I5(\ioBuffer_reg[31] [4]),
        .O(registers_reg_r1_0_31_6_11_1[2]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LT0_carry_i_7
       (.I0(RF_RS10[2]),
        .I1(\ioBuffer_reg[31] [2]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[3]),
        .I4(memory_reg_bram_15_0),
        .I5(\ioBuffer_reg[31] [3]),
        .O(registers_reg_r1_0_31_6_11_1[1]));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_LT0_carry_i_8
       (.I0(RF_RS10[1]),
        .I1(\ioBuffer_reg[31] [1]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[0]),
        .I4(\ioBuffer_reg[31] [0]),
        .I5(memory_reg_bram_15_0),
        .O(registers_reg_r1_0_31_6_11_1[0]));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_LTU0_carry__0_i_1
       (.I0(\ioBuffer_reg[31] [11]),
        .I1(RF_RS10[14]),
        .I2(\ioBuffer_reg[31] [12]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[15]),
        .O(registers_reg_r1_0_31_12_17_0[3]));
  LUT6 #(
    .INIT(64'hFF05FF0500903309)) 
    BR_LTU0_carry__0_i_2
       (.I0(\ioBuffer_reg[31] [10]),
        .I1(RF_RS10[13]),
        .I2(\ioBuffer_reg[31] [9]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[12]),
        .I5(BR_LTU0_carry__2),
        .O(registers_reg_r1_0_31_12_17_0[2]));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_LTU0_carry__0_i_3
       (.I0(\ioBuffer_reg[31] [8]),
        .I1(RF_RS10[11]),
        .I2(\ioBuffer_reg[31] [7]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[10]),
        .O(registers_reg_r1_0_31_12_17_0[1]));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_LTU0_carry__0_i_4
       (.I0(\ioBuffer_reg[31] [5]),
        .I1(RF_RS10[8]),
        .I2(\ioBuffer_reg[31] [6]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[9]),
        .O(registers_reg_r1_0_31_12_17_0[0]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LTU0_carry__1_i_1
       (.I0(\ioBuffer_reg[31] [20]),
        .I1(RF_RS10[23]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [19]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[22]),
        .O(registers_reg_r1_0_31_18_23_1[3]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LTU0_carry__1_i_2
       (.I0(\ioBuffer_reg[31] [17]),
        .I1(RF_RS10[20]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [18]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[21]),
        .O(registers_reg_r1_0_31_18_23_1[2]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LTU0_carry__1_i_3
       (.I0(\ioBuffer_reg[31] [16]),
        .I1(RF_RS10[19]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [15]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[18]),
        .O(registers_reg_r1_0_31_18_23_1[1]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LTU0_carry__1_i_4
       (.I0(\ioBuffer_reg[31] [14]),
        .I1(RF_RS10[17]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [13]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[16]),
        .O(registers_reg_r1_0_31_18_23_1[0]));
  LUT6 #(
    .INIT(64'h00BA00FF00A000B0)) 
    BR_LTU0_carry__2_i_1
       (.I0(BR_LTU0_carry__2),
        .I1(RF_RS10[30]),
        .I2(\ioBuffer_reg[31] [27]),
        .I3(memory_reg_bram_15_0),
        .I4(RF_RS10[31]),
        .I5(\ioBuffer_reg[31] [28]),
        .O(registers_reg_r2_0_31_30_31__0_1));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_LTU0_carry__2_i_2
       (.I0(\ioBuffer_reg[31] [28]),
        .I1(RF_RS10[31]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [27]),
        .I4(RF_RS10[30]),
        .I5(BR_LTU0_carry__2),
        .O(JALR0_carry_i_7_0[3]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LTU0_carry__2_i_3
       (.I0(\ioBuffer_reg[31] [25]),
        .I1(RF_RS10[28]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [26]),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[29]),
        .O(JALR0_carry_i_7_0[2]));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_LTU0_carry__2_i_4
       (.I0(\ioBuffer_reg[31] [23]),
        .I1(RF_RS10[26]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [24]),
        .I4(RF_RS10[27]),
        .I5(BR_LTU0_carry__2),
        .O(JALR0_carry_i_7_0[1]));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_LTU0_carry__2_i_5
       (.I0(\ioBuffer_reg[31] [22]),
        .I1(RF_RS10[25]),
        .I2(memory_reg_bram_15_0),
        .I3(\ioBuffer_reg[31] [21]),
        .I4(RF_RS10[24]),
        .I5(BR_LTU0_carry__2),
        .O(JALR0_carry_i_7_0[0]));
  LUT6 #(
    .INIT(64'hFF050090FF053309)) 
    BR_LTU0_carry_i_1
       (.I0(RF_RS20[7]),
        .I1(RF_RS10[7]),
        .I2(RF_RS20[6]),
        .I3(memory_reg_bram_15_0),
        .I4(BR_LTU0_carry__2),
        .I5(RF_RS10[6]),
        .O(registers_reg_r1_0_31_6_11_0[3]));
  LUT6 #(
    .INIT(64'hF0F30900F0F35059)) 
    BR_LTU0_carry_i_2
       (.I0(RF_RS20[5]),
        .I1(RF_RS10[5]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[4]),
        .I4(memory_reg_bram_15_0),
        .I5(\ioBuffer_reg[31] [4]),
        .O(registers_reg_r1_0_31_6_11_0[2]));
  LUT6 #(
    .INIT(64'hF0F50900F0F53039)) 
    BR_LTU0_carry_i_3
       (.I0(RF_RS10[2]),
        .I1(\ioBuffer_reg[31] [2]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[3]),
        .I4(memory_reg_bram_15_0),
        .I5(\ioBuffer_reg[31] [3]),
        .O(registers_reg_r1_0_31_6_11_0[1]));
  LUT6 #(
    .INIT(64'hF0F5F0F509003039)) 
    BR_LTU0_carry_i_4
       (.I0(RF_RS10[1]),
        .I1(\ioBuffer_reg[31] [1]),
        .I2(BR_LTU0_carry__2),
        .I3(RF_RS10[0]),
        .I4(\ioBuffer_reg[31] [0]),
        .I5(memory_reg_bram_15_0),
        .O(registers_reg_r1_0_31_6_11_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[10]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [7]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[11]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [8]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[12]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [9]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[13]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [10]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[14]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [11]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[15]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [12]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[16]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [13]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[17]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [14]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[9]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[18]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [15]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[19]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [16]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[20]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [17]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[21]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [18]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[22]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [19]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[23]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [20]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[15]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[24]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [21]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[16]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[25]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [22]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[17]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[26]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [23]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[18]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[27]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [24]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[19]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[28]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [25]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[20]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[29]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [26]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[21]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[30]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [27]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[22]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[31]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [28]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[3]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [3]),
        .I1(memory_reg_bram_15_0),
        .O(DIADI[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[4]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [4]),
        .I1(memory_reg_bram_15_0),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[5]_inst_i_1 
       (.I0(RF_RS20[5]),
        .I1(memory_reg_bram_15_0),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[6]_inst_i_1 
       (.I0(RF_RS20[6]),
        .I1(memory_reg_bram_15_0),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[7]_inst_i_1 
       (.I0(RF_RS20[7]),
        .I1(memory_reg_bram_15_0),
        .O(DIADI[4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[8]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [5]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IOBUS_OUT_OBUF[9]_inst_i_1 
       (.I0(\ioBuffer_reg[31] [6]),
        .I1(memory_reg_bram_15_0),
        .O(IOBUS_OUT_OBUF[1]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__1_i_3
       (.I0(RF_RS10[9]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[2]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__2_i_1
       (.I0(RF_RS10[15]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[5]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__2_i_2
       (.I0(RF_RS10[14]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[4]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__2_i_3
       (.I0(RF_RS10[12]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__3_i_1
       (.I0(RF_RS10[19]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[7]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__3_i_2
       (.I0(RF_RS10[17]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[6]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__4_i_1
       (.I0(RF_RS10[23]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[9]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__4_i_2
       (.I0(RF_RS10[20]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[8]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__5_i_1
       (.I0(RF_RS10[27]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[12]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__5_i_2
       (.I0(RF_RS10[26]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[11]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__5_i_3
       (.I0(RF_RS10[24]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[10]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__6_i_1
       (.I0(RF_RS10[30]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[14]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry__6_i_2
       (.I0(RF_RS10[28]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[13]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry_i_1
       (.I0(RF_RS10[1]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[1]));
  LUT2 #(
    .INIT(4'h2)) 
    JALR0_carry_i_2
       (.I0(RF_RS10[0]),
        .I1(BR_LTU0_carry__2),
        .O(rs1[0]));
  LUT6 #(
    .INIT(64'h0131F2C2C1F13202)) 
    \PC_COUNT[31]_i_16 
       (.I0(CO),
        .I1(memory_reg_bram_15[6]),
        .I2(memory_reg_bram_15[7]),
        .I3(\PC_COUNT[31]_i_8 ),
        .I4(memory_reg_bram_15[5]),
        .I5(\PC_COUNT[31]_i_8_0 ),
        .O(memory_reg_mux_sel_b_pos_0));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    memory_reg_bram_0_i_10
       (.I0(\ioBuffer_reg[31] [0]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [5]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(\ioBuffer_reg[31] [21]),
        .I5(memory_reg_bram_15_0),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'h00B8)) 
    memory_reg_bram_0_i_19
       (.I0(RF_RS20[7]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [12]),
        .I3(memory_reg_bram_15_0),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'h00B8)) 
    memory_reg_bram_0_i_20
       (.I0(RF_RS20[6]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [11]),
        .I3(memory_reg_bram_15_0),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'h00B8)) 
    memory_reg_bram_0_i_21
       (.I0(RF_RS20[5]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [10]),
        .I3(memory_reg_bram_15_0),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'h00B8)) 
    memory_reg_bram_0_i_22
       (.I0(\ioBuffer_reg[31] [4]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [9]),
        .I3(memory_reg_bram_15_0),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'h00B8)) 
    memory_reg_bram_0_i_23
       (.I0(\ioBuffer_reg[31] [3]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [8]),
        .I3(memory_reg_bram_15_0),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'h00B8)) 
    memory_reg_bram_0_i_24
       (.I0(\ioBuffer_reg[31] [2]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [7]),
        .I3(memory_reg_bram_15_0),
        .O(DIADI[7]));
  LUT4 #(
    .INIT(16'h00B8)) 
    memory_reg_bram_0_i_25
       (.I0(\ioBuffer_reg[31] [1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [6]),
        .I3(memory_reg_bram_15_0),
        .O(DIADI[6]));
  LUT4 #(
    .INIT(16'h00B8)) 
    memory_reg_bram_0_i_26
       (.I0(\ioBuffer_reg[31] [0]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [5]),
        .I3(memory_reg_bram_15_0),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    memory_reg_bram_0_i_3
       (.I0(RF_RS20[7]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [12]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(\ioBuffer_reg[31] [28]),
        .I5(memory_reg_bram_15_0),
        .O(DIADI[20]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    memory_reg_bram_0_i_4
       (.I0(RF_RS20[6]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [11]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(\ioBuffer_reg[31] [27]),
        .I5(memory_reg_bram_15_0),
        .O(DIADI[19]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    memory_reg_bram_0_i_5
       (.I0(RF_RS20[5]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [10]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(\ioBuffer_reg[31] [26]),
        .I5(memory_reg_bram_15_0),
        .O(DIADI[18]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    memory_reg_bram_0_i_6
       (.I0(\ioBuffer_reg[31] [4]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [9]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(\ioBuffer_reg[31] [25]),
        .I5(memory_reg_bram_15_0),
        .O(DIADI[17]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    memory_reg_bram_0_i_7
       (.I0(\ioBuffer_reg[31] [3]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [8]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(\ioBuffer_reg[31] [24]),
        .I5(memory_reg_bram_15_0),
        .O(DIADI[16]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    memory_reg_bram_0_i_8
       (.I0(\ioBuffer_reg[31] [2]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [7]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(\ioBuffer_reg[31] [23]),
        .I5(memory_reg_bram_15_0),
        .O(DIADI[15]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    memory_reg_bram_0_i_9
       (.I0(\ioBuffer_reg[31] [1]),
        .I1(IOBUS_ADDR_OBUF[0]),
        .I2(\ioBuffer_reg[31] [6]),
        .I3(IOBUS_ADDR_OBUF[1]),
        .I4(\ioBuffer_reg[31] [22]),
        .I5(memory_reg_bram_15_0),
        .O(DIADI[14]));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r1_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_UNIQ_BASE_ registers_reg_r1_0_31_0_5
       (.ADDRA(memory_reg_bram_15[12:8]),
        .ADDRB(memory_reg_bram_15[12:8]),
        .ADDRC(memory_reg_bram_15[12:8]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[1:0]),
        .DIB(wd[3:2]),
        .DIC(wd[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(RF_RS10[1:0]),
        .DOB(RF_RS10[3:2]),
        .DOC(RF_RS10[5:4]),
        .DOD(NLW_registers_reg_r1_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r1_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M_HD1 registers_reg_r1_0_31_12_17
       (.ADDRA(memory_reg_bram_15[12:8]),
        .ADDRB(memory_reg_bram_15[12:8]),
        .ADDRC(memory_reg_bram_15[12:8]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[13:12]),
        .DIB(wd[15:14]),
        .DIC(wd[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(RF_RS10[13:12]),
        .DOB(RF_RS10[15:14]),
        .DOC(RF_RS10[17:16]),
        .DOD(NLW_registers_reg_r1_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r1_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M_HD2 registers_reg_r1_0_31_18_23
       (.ADDRA(memory_reg_bram_15[12:8]),
        .ADDRB(memory_reg_bram_15[12:8]),
        .ADDRC(memory_reg_bram_15[12:8]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[19:18]),
        .DIB(wd[21:20]),
        .DIC(wd[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(RF_RS10[19:18]),
        .DOB(RF_RS10[21:20]),
        .DOC(RF_RS10[23:22]),
        .DOD(NLW_registers_reg_r1_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r1_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M_HD3 registers_reg_r1_0_31_24_29
       (.ADDRA(memory_reg_bram_15[12:8]),
        .ADDRB(memory_reg_bram_15[12:8]),
        .ADDRC(memory_reg_bram_15[12:8]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[25:24]),
        .DIB(wd[27:26]),
        .DIC(wd[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(RF_RS10[25:24]),
        .DOB(RF_RS10[27:26]),
        .DOC(RF_RS10[29:28]),
        .DOD(NLW_registers_reg_r1_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT = "32'h00000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r1_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D_UNIQ_BASE_ registers_reg_r1_0_31_30_31
       (.A0(memory_reg_bram_15[0]),
        .A1(memory_reg_bram_15[1]),
        .A2(memory_reg_bram_15[2]),
        .A3(memory_reg_bram_15[3]),
        .A4(memory_reg_bram_15[4]),
        .D(wd[30]),
        .DPO(RF_RS10[30]),
        .DPRA0(memory_reg_bram_15[8]),
        .DPRA1(memory_reg_bram_15[9]),
        .DPRA2(memory_reg_bram_15[10]),
        .DPRA3(memory_reg_bram_15[11]),
        .DPRA4(memory_reg_bram_15[12]),
        .SPO(NLW_registers_reg_r1_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT = "32'h00000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r1_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D_HD4 registers_reg_r1_0_31_30_31__0
       (.A0(memory_reg_bram_15[0]),
        .A1(memory_reg_bram_15[1]),
        .A2(memory_reg_bram_15[2]),
        .A3(memory_reg_bram_15[3]),
        .A4(memory_reg_bram_15[4]),
        .D(wd[31]),
        .DPO(RF_RS10[31]),
        .DPRA0(memory_reg_bram_15[8]),
        .DPRA1(memory_reg_bram_15[9]),
        .DPRA2(memory_reg_bram_15[10]),
        .DPRA3(memory_reg_bram_15[11]),
        .DPRA4(memory_reg_bram_15[12]),
        .SPO(NLW_registers_reg_r1_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r1_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD5 registers_reg_r1_0_31_6_11
       (.ADDRA(memory_reg_bram_15[12:8]),
        .ADDRB(memory_reg_bram_15[12:8]),
        .ADDRC(memory_reg_bram_15[12:8]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[7:6]),
        .DIB(wd[9:8]),
        .DIC(wd[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(RF_RS10[7:6]),
        .DOB(RF_RS10[9:8]),
        .DOC(RF_RS10[11:10]),
        .DOD(NLW_registers_reg_r1_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r2_0_31_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD6 registers_reg_r2_0_31_0_5
       (.ADDRA(memory_reg_bram_15[17:13]),
        .ADDRB(memory_reg_bram_15[17:13]),
        .ADDRC(memory_reg_bram_15[17:13]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[1:0]),
        .DIB(wd[3:2]),
        .DIC(wd[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\ioBuffer_reg[31] [1:0]),
        .DOB(\ioBuffer_reg[31] [3:2]),
        .DOC({RF_RS20[5],\ioBuffer_reg[31] [4]}),
        .DOD(NLW_registers_reg_r2_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r2_0_31_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M_HD7 registers_reg_r2_0_31_12_17
       (.ADDRA(memory_reg_bram_15[17:13]),
        .ADDRB(memory_reg_bram_15[17:13]),
        .ADDRC(memory_reg_bram_15[17:13]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[13:12]),
        .DIB(wd[15:14]),
        .DIC(wd[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\ioBuffer_reg[31] [10:9]),
        .DOB(\ioBuffer_reg[31] [12:11]),
        .DOC(\ioBuffer_reg[31] [14:13]),
        .DOD(NLW_registers_reg_r2_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r2_0_31_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M_HD8 registers_reg_r2_0_31_18_23
       (.ADDRA(memory_reg_bram_15[17:13]),
        .ADDRB(memory_reg_bram_15[17:13]),
        .ADDRC(memory_reg_bram_15[17:13]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[19:18]),
        .DIB(wd[21:20]),
        .DIC(wd[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\ioBuffer_reg[31] [16:15]),
        .DOB(\ioBuffer_reg[31] [18:17]),
        .DOC(\ioBuffer_reg[31] [20:19]),
        .DOD(NLW_registers_reg_r2_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r2_0_31_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M_HD9 registers_reg_r2_0_31_24_29
       (.ADDRA(memory_reg_bram_15[17:13]),
        .ADDRB(memory_reg_bram_15[17:13]),
        .ADDRC(memory_reg_bram_15[17:13]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[25:24]),
        .DIB(wd[27:26]),
        .DIC(wd[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\ioBuffer_reg[31] [22:21]),
        .DOB(\ioBuffer_reg[31] [24:23]),
        .DOC(\ioBuffer_reg[31] [26:25]),
        .DOD(NLW_registers_reg_r2_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT = "32'h00000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r2_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D_HD10 registers_reg_r2_0_31_30_31
       (.A0(memory_reg_bram_15[0]),
        .A1(memory_reg_bram_15[1]),
        .A2(memory_reg_bram_15[2]),
        .A3(memory_reg_bram_15[3]),
        .A4(memory_reg_bram_15[4]),
        .D(wd[30]),
        .DPO(\ioBuffer_reg[31] [27]),
        .DPRA0(memory_reg_bram_15[13]),
        .DPRA1(memory_reg_bram_15[14]),
        .DPRA2(memory_reg_bram_15[15]),
        .DPRA3(memory_reg_bram_15[16]),
        .DPRA4(memory_reg_bram_15[17]),
        .SPO(NLW_registers_reg_r2_0_31_30_31_SPO_UNCONNECTED),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT = "32'h00000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r2_0_31_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D_HD11 registers_reg_r2_0_31_30_31__0
       (.A0(memory_reg_bram_15[0]),
        .A1(memory_reg_bram_15[1]),
        .A2(memory_reg_bram_15[2]),
        .A3(memory_reg_bram_15[3]),
        .A4(memory_reg_bram_15[4]),
        .D(wd[31]),
        .DPO(\ioBuffer_reg[31] [28]),
        .DPRA0(memory_reg_bram_15[13]),
        .DPRA1(memory_reg_bram_15[14]),
        .DPRA2(memory_reg_bram_15[15]),
        .DPRA3(memory_reg_bram_15[16]),
        .DPRA4(memory_reg_bram_15[17]),
        .SPO(NLW_registers_reg_r2_0_31_30_31__0_SPO_UNCONNECTED),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "registers/registers_reg_r2_0_31_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD12 registers_reg_r2_0_31_6_11
       (.ADDRA(memory_reg_bram_15[17:13]),
        .ADDRB(memory_reg_bram_15[17:13]),
        .ADDRC(memory_reg_bram_15[17:13]),
        .ADDRD(memory_reg_bram_15[4:0]),
        .DIA(wd[7:6]),
        .DIB(wd[9:8]),
        .DIC(wd[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(RF_RS20[7:6]),
        .DOB(\ioBuffer_reg[31] [6:5]),
        .DOC(\ioBuffer_reg[31] [8:7]),
        .DOD(NLW_registers_reg_r2_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK_IBUF_BUFG),
        .WE(regWrite));
endmodule

module add4adder
   (PCP4,
    \PC_COUNT_reg[2] ,
    \PC_COUNT_reg[8] ,
    \PC_COUNT_reg[8]_0 ,
    \PC_COUNT_reg[8]_1 ,
    \PC_COUNT_reg[8]_2 ,
    Q,
    S,
    registers_reg_r1_0_31_6_11_i_4);
  output [30:0]PCP4;
  output \PC_COUNT_reg[2] ;
  output \PC_COUNT_reg[8] ;
  output \PC_COUNT_reg[8]_0 ;
  output \PC_COUNT_reg[8]_1 ;
  output \PC_COUNT_reg[8]_2 ;
  input [30:0]Q;
  input [0:0]S;
  input registers_reg_r1_0_31_6_11_i_4;

  wire [30:0]PCP4;
  wire \PC_COUNT_reg[2] ;
  wire \PC_COUNT_reg[8] ;
  wire \PC_COUNT_reg[8]_0 ;
  wire \PC_COUNT_reg[8]_1 ;
  wire \PC_COUNT_reg[8]_2 ;
  wire [30:0]Q;
  wire [0:0]S;
  wire added_out_carry__0_n_0;
  wire added_out_carry__0_n_1;
  wire added_out_carry__0_n_2;
  wire added_out_carry__0_n_3;
  wire added_out_carry__1_n_0;
  wire added_out_carry__1_n_1;
  wire added_out_carry__1_n_2;
  wire added_out_carry__1_n_3;
  wire added_out_carry__2_n_0;
  wire added_out_carry__2_n_1;
  wire added_out_carry__2_n_2;
  wire added_out_carry__2_n_3;
  wire added_out_carry__3_n_0;
  wire added_out_carry__3_n_1;
  wire added_out_carry__3_n_2;
  wire added_out_carry__3_n_3;
  wire added_out_carry__4_n_0;
  wire added_out_carry__4_n_1;
  wire added_out_carry__4_n_2;
  wire added_out_carry__4_n_3;
  wire added_out_carry__5_n_0;
  wire added_out_carry__5_n_1;
  wire added_out_carry__5_n_2;
  wire added_out_carry__5_n_3;
  wire added_out_carry__6_n_2;
  wire added_out_carry__6_n_3;
  wire added_out_carry_n_0;
  wire added_out_carry_n_1;
  wire added_out_carry_n_2;
  wire added_out_carry_n_3;
  wire registers_reg_r1_0_31_6_11_i_4;
  wire [3:2]NLW_added_out_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_added_out_carry__6_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 added_out_carry
       (.CI(1'b0),
        .CO({added_out_carry_n_0,added_out_carry_n_1,added_out_carry_n_2,added_out_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O(PCP4[3:0]),
        .S({Q[3:2],S,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 added_out_carry__0
       (.CI(added_out_carry_n_0),
        .CO({added_out_carry__0_n_0,added_out_carry__0_n_1,added_out_carry__0_n_2,added_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCP4[7:4]),
        .S(Q[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 added_out_carry__1
       (.CI(added_out_carry__0_n_0),
        .CO({added_out_carry__1_n_0,added_out_carry__1_n_1,added_out_carry__1_n_2,added_out_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCP4[11:8]),
        .S(Q[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 added_out_carry__2
       (.CI(added_out_carry__1_n_0),
        .CO({added_out_carry__2_n_0,added_out_carry__2_n_1,added_out_carry__2_n_2,added_out_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCP4[15:12]),
        .S(Q[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 added_out_carry__3
       (.CI(added_out_carry__2_n_0),
        .CO({added_out_carry__3_n_0,added_out_carry__3_n_1,added_out_carry__3_n_2,added_out_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCP4[19:16]),
        .S(Q[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 added_out_carry__4
       (.CI(added_out_carry__3_n_0),
        .CO({added_out_carry__4_n_0,added_out_carry__4_n_1,added_out_carry__4_n_2,added_out_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCP4[23:20]),
        .S(Q[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 added_out_carry__5
       (.CI(added_out_carry__4_n_0),
        .CO({added_out_carry__5_n_0,added_out_carry__5_n_1,added_out_carry__5_n_2,added_out_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCP4[27:24]),
        .S(Q[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 added_out_carry__6
       (.CI(added_out_carry__5_n_0),
        .CO({NLW_added_out_carry__6_CO_UNCONNECTED[3:2],added_out_carry__6_n_2,added_out_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_added_out_carry__6_O_UNCONNECTED[3],PCP4[30:28]}),
        .S({1'b0,Q[30:28]}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    registers_reg_r1_0_31_0_5_i_33
       (.I0(PCP4[4]),
        .I1(registers_reg_r1_0_31_6_11_i_4),
        .O(\PC_COUNT_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    registers_reg_r1_0_31_0_5_i_89
       (.I0(PCP4[3]),
        .I1(registers_reg_r1_0_31_6_11_i_4),
        .O(\PC_COUNT_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    registers_reg_r1_0_31_6_11_i_12
       (.I0(PCP4[5]),
        .I1(registers_reg_r1_0_31_6_11_i_4),
        .O(\PC_COUNT_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    registers_reg_r1_0_31_6_11_i_17
       (.I0(PCP4[7]),
        .I1(registers_reg_r1_0_31_6_11_i_4),
        .O(\PC_COUNT_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    registers_reg_r1_0_31_6_11_i_27
       (.I0(PCP4[6]),
        .I1(registers_reg_r1_0_31_6_11_i_4),
        .O(\PC_COUNT_reg[8]_1 ));
endmodule

module program_counter
   (O,
    \PC_COUNT_reg[28]_0 ,
    S,
    Q,
    \FSM_sequential_PS_reg[0] ,
    \FSM_sequential_PS_reg[0]_0 ,
    \FSM_sequential_PS_reg[0]_1 ,
    \FSM_sequential_PS_reg[0]_2 ,
    \FSM_sequential_PS_reg[0]_3 ,
    \FSM_sequential_PS_reg[0]_4 ,
    \FSM_sequential_PS_reg[0]_5 ,
    \FSM_sequential_PS_reg[0]_6 ,
    \FSM_sequential_PS_reg[0]_7 ,
    \FSM_sequential_PS_reg[0]_8 ,
    \FSM_sequential_PS_reg[0]_9 ,
    \FSM_sequential_PS_reg[0]_10 ,
    \FSM_sequential_PS_reg[0]_11 ,
    \FSM_sequential_PS_reg[0]_12 ,
    \FSM_sequential_PS_reg[0]_13 ,
    \FSM_sequential_PS_reg[0]_14 ,
    D,
    \PC_COUNT_reg[1]_0 ,
    PCP4,
    \PC_COUNT_reg[1]_1 ,
    jalr,
    \PC_COUNT_reg[4]_0 ,
    \PC_COUNT_reg[12]_0 ,
    \PC_COUNT_reg[16]_0 ,
    \PC_COUNT_reg[20]_0 ,
    \PC_COUNT_reg[31]_0 ,
    \PC_COUNT_reg[4]_1 ,
    \PC_COUNT_reg[12]_1 ,
    \PC_COUNT_reg[16]_1 ,
    \PC_COUNT_reg[20]_1 ,
    \PC_COUNT_reg[31]_1 ,
    IR,
    PS,
    memory_reg_bram_12,
    SR,
    E,
    CLK_IBUF_BUFG);
  output [0:0]O;
  output [0:0]\PC_COUNT_reg[28]_0 ;
  output [0:0]S;
  output [31:0]Q;
  output \FSM_sequential_PS_reg[0] ;
  output \FSM_sequential_PS_reg[0]_0 ;
  output \FSM_sequential_PS_reg[0]_1 ;
  output \FSM_sequential_PS_reg[0]_2 ;
  output \FSM_sequential_PS_reg[0]_3 ;
  output \FSM_sequential_PS_reg[0]_4 ;
  output \FSM_sequential_PS_reg[0]_5 ;
  output \FSM_sequential_PS_reg[0]_6 ;
  output \FSM_sequential_PS_reg[0]_7 ;
  output \FSM_sequential_PS_reg[0]_8 ;
  output \FSM_sequential_PS_reg[0]_9 ;
  output \FSM_sequential_PS_reg[0]_10 ;
  output \FSM_sequential_PS_reg[0]_11 ;
  output \FSM_sequential_PS_reg[0]_12 ;
  output \FSM_sequential_PS_reg[0]_13 ;
  output \FSM_sequential_PS_reg[0]_14 ;
  input [1:0]D;
  input \PC_COUNT_reg[1]_0 ;
  input [29:0]PCP4;
  input \PC_COUNT_reg[1]_1 ;
  input [29:0]jalr;
  input [3:0]\PC_COUNT_reg[4]_0 ;
  input [1:0]\PC_COUNT_reg[12]_0 ;
  input [3:0]\PC_COUNT_reg[16]_0 ;
  input [2:0]\PC_COUNT_reg[20]_0 ;
  input [0:0]\PC_COUNT_reg[31]_0 ;
  input [3:0]\PC_COUNT_reg[4]_1 ;
  input [1:0]\PC_COUNT_reg[12]_1 ;
  input [3:0]\PC_COUNT_reg[16]_1 ;
  input [2:0]\PC_COUNT_reg[20]_1 ;
  input [0:0]\PC_COUNT_reg[31]_1 ;
  input [6:0]IR;
  input [0:0]PS;
  input memory_reg_bram_12;
  input [0:0]SR;
  input [0:0]E;
  input CLK_IBUF_BUFG;

  wire CLK_IBUF_BUFG;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_sequential_PS_reg[0] ;
  wire \FSM_sequential_PS_reg[0]_0 ;
  wire \FSM_sequential_PS_reg[0]_1 ;
  wire \FSM_sequential_PS_reg[0]_10 ;
  wire \FSM_sequential_PS_reg[0]_11 ;
  wire \FSM_sequential_PS_reg[0]_12 ;
  wire \FSM_sequential_PS_reg[0]_13 ;
  wire \FSM_sequential_PS_reg[0]_14 ;
  wire \FSM_sequential_PS_reg[0]_2 ;
  wire \FSM_sequential_PS_reg[0]_3 ;
  wire \FSM_sequential_PS_reg[0]_4 ;
  wire \FSM_sequential_PS_reg[0]_5 ;
  wire \FSM_sequential_PS_reg[0]_6 ;
  wire \FSM_sequential_PS_reg[0]_7 ;
  wire \FSM_sequential_PS_reg[0]_8 ;
  wire \FSM_sequential_PS_reg[0]_9 ;
  wire [6:0]IR;
  wire [0:0]O;
  wire [31:1]PCDIN;
  wire [29:0]PCP4;
  wire \PC_COUNT[12]_i_10_n_0 ;
  wire \PC_COUNT[12]_i_11_n_0 ;
  wire \PC_COUNT[12]_i_6_n_0 ;
  wire \PC_COUNT[12]_i_7_n_0 ;
  wire \PC_COUNT[20]_i_4_n_0 ;
  wire \PC_COUNT[20]_i_8_n_0 ;
  wire \PC_COUNT[24]_i_10_n_0 ;
  wire \PC_COUNT[24]_i_11_n_0 ;
  wire \PC_COUNT[24]_i_4_n_0 ;
  wire \PC_COUNT[24]_i_5_n_0 ;
  wire \PC_COUNT[24]_i_6_n_0 ;
  wire \PC_COUNT[24]_i_7_n_0 ;
  wire \PC_COUNT[24]_i_8_n_0 ;
  wire \PC_COUNT[24]_i_9_n_0 ;
  wire \PC_COUNT[28]_i_10_n_0 ;
  wire \PC_COUNT[28]_i_11_n_0 ;
  wire \PC_COUNT[28]_i_4_n_0 ;
  wire \PC_COUNT[28]_i_5_n_0 ;
  wire \PC_COUNT[28]_i_6_n_0 ;
  wire \PC_COUNT[28]_i_7_n_0 ;
  wire \PC_COUNT[28]_i_8_n_0 ;
  wire \PC_COUNT[28]_i_9_n_0 ;
  wire \PC_COUNT[31]_i_11_n_0 ;
  wire \PC_COUNT[31]_i_12_n_0 ;
  wire \PC_COUNT[31]_i_14_n_0 ;
  wire \PC_COUNT[31]_i_15_n_0 ;
  wire \PC_COUNT[8]_i_10_n_0 ;
  wire \PC_COUNT[8]_i_11_n_0 ;
  wire \PC_COUNT[8]_i_4_n_0 ;
  wire \PC_COUNT[8]_i_5_n_0 ;
  wire \PC_COUNT[8]_i_6_n_0 ;
  wire \PC_COUNT[8]_i_7_n_0 ;
  wire \PC_COUNT[8]_i_8_n_0 ;
  wire \PC_COUNT[8]_i_9_n_0 ;
  wire [1:0]\PC_COUNT_reg[12]_0 ;
  wire [1:0]\PC_COUNT_reg[12]_1 ;
  wire \PC_COUNT_reg[12]_i_2_n_0 ;
  wire \PC_COUNT_reg[12]_i_2_n_1 ;
  wire \PC_COUNT_reg[12]_i_2_n_2 ;
  wire \PC_COUNT_reg[12]_i_2_n_3 ;
  wire \PC_COUNT_reg[12]_i_3_n_0 ;
  wire \PC_COUNT_reg[12]_i_3_n_1 ;
  wire \PC_COUNT_reg[12]_i_3_n_2 ;
  wire \PC_COUNT_reg[12]_i_3_n_3 ;
  wire [3:0]\PC_COUNT_reg[16]_0 ;
  wire [3:0]\PC_COUNT_reg[16]_1 ;
  wire \PC_COUNT_reg[16]_i_2_n_0 ;
  wire \PC_COUNT_reg[16]_i_2_n_1 ;
  wire \PC_COUNT_reg[16]_i_2_n_2 ;
  wire \PC_COUNT_reg[16]_i_2_n_3 ;
  wire \PC_COUNT_reg[16]_i_3_n_0 ;
  wire \PC_COUNT_reg[16]_i_3_n_1 ;
  wire \PC_COUNT_reg[16]_i_3_n_2 ;
  wire \PC_COUNT_reg[16]_i_3_n_3 ;
  wire \PC_COUNT_reg[1]_0 ;
  wire \PC_COUNT_reg[1]_1 ;
  wire [2:0]\PC_COUNT_reg[20]_0 ;
  wire [2:0]\PC_COUNT_reg[20]_1 ;
  wire \PC_COUNT_reg[20]_i_2_n_0 ;
  wire \PC_COUNT_reg[20]_i_2_n_1 ;
  wire \PC_COUNT_reg[20]_i_2_n_2 ;
  wire \PC_COUNT_reg[20]_i_2_n_3 ;
  wire \PC_COUNT_reg[20]_i_3_n_0 ;
  wire \PC_COUNT_reg[20]_i_3_n_1 ;
  wire \PC_COUNT_reg[20]_i_3_n_2 ;
  wire \PC_COUNT_reg[20]_i_3_n_3 ;
  wire \PC_COUNT_reg[24]_i_2_n_0 ;
  wire \PC_COUNT_reg[24]_i_2_n_1 ;
  wire \PC_COUNT_reg[24]_i_2_n_2 ;
  wire \PC_COUNT_reg[24]_i_2_n_3 ;
  wire \PC_COUNT_reg[24]_i_3_n_0 ;
  wire \PC_COUNT_reg[24]_i_3_n_1 ;
  wire \PC_COUNT_reg[24]_i_3_n_2 ;
  wire \PC_COUNT_reg[24]_i_3_n_3 ;
  wire [0:0]\PC_COUNT_reg[28]_0 ;
  wire \PC_COUNT_reg[28]_i_2_n_0 ;
  wire \PC_COUNT_reg[28]_i_2_n_1 ;
  wire \PC_COUNT_reg[28]_i_2_n_2 ;
  wire \PC_COUNT_reg[28]_i_2_n_3 ;
  wire \PC_COUNT_reg[28]_i_3_n_0 ;
  wire \PC_COUNT_reg[28]_i_3_n_1 ;
  wire \PC_COUNT_reg[28]_i_3_n_2 ;
  wire \PC_COUNT_reg[28]_i_3_n_3 ;
  wire [0:0]\PC_COUNT_reg[31]_0 ;
  wire [0:0]\PC_COUNT_reg[31]_1 ;
  wire \PC_COUNT_reg[31]_i_6_n_2 ;
  wire \PC_COUNT_reg[31]_i_6_n_3 ;
  wire \PC_COUNT_reg[31]_i_7_n_2 ;
  wire \PC_COUNT_reg[31]_i_7_n_3 ;
  wire [3:0]\PC_COUNT_reg[4]_0 ;
  wire [3:0]\PC_COUNT_reg[4]_1 ;
  wire \PC_COUNT_reg[4]_i_2_n_0 ;
  wire \PC_COUNT_reg[4]_i_2_n_1 ;
  wire \PC_COUNT_reg[4]_i_2_n_2 ;
  wire \PC_COUNT_reg[4]_i_2_n_3 ;
  wire \PC_COUNT_reg[4]_i_3_n_0 ;
  wire \PC_COUNT_reg[4]_i_3_n_1 ;
  wire \PC_COUNT_reg[4]_i_3_n_2 ;
  wire \PC_COUNT_reg[4]_i_3_n_3 ;
  wire \PC_COUNT_reg[8]_i_2_n_0 ;
  wire \PC_COUNT_reg[8]_i_2_n_1 ;
  wire \PC_COUNT_reg[8]_i_2_n_2 ;
  wire \PC_COUNT_reg[8]_i_2_n_3 ;
  wire \PC_COUNT_reg[8]_i_3_n_0 ;
  wire \PC_COUNT_reg[8]_i_3_n_1 ;
  wire \PC_COUNT_reg[8]_i_3_n_2 ;
  wire \PC_COUNT_reg[8]_i_3_n_3 ;
  wire [0:0]PS;
  wire [31:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [31:1]branch;
  wire [31:1]jal;
  wire [29:0]jalr;
  wire memory_reg_bram_12;
  wire [3:2]\NLW_PC_COUNT_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_PC_COUNT_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_PC_COUNT_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_PC_COUNT_reg[31]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[10]_i_1 
       (.I0(branch[10]),
        .I1(jal[10]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[9]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[9]),
        .O(PCDIN[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[11]_i_1 
       (.I0(branch[11]),
        .I1(jal[11]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[10]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[10]),
        .O(PCDIN[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[12]_i_1 
       (.I0(branch[12]),
        .I1(jal[12]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[11]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[11]),
        .O(PCDIN[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[12]_i_10 
       (.I0(Q[10]),
        .I1(IR[5]),
        .O(\PC_COUNT[12]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[12]_i_11 
       (.I0(Q[9]),
        .I1(IR[4]),
        .O(\PC_COUNT[12]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[12]_i_6 
       (.I0(Q[10]),
        .I1(IR[5]),
        .O(\PC_COUNT[12]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[12]_i_7 
       (.I0(Q[9]),
        .I1(IR[4]),
        .O(\PC_COUNT[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[13]_i_1 
       (.I0(branch[13]),
        .I1(jal[13]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[12]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[12]),
        .O(PCDIN[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[14]_i_1 
       (.I0(branch[14]),
        .I1(jal[14]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[13]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[13]),
        .O(PCDIN[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[15]_i_1 
       (.I0(branch[15]),
        .I1(jal[15]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[14]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[14]),
        .O(PCDIN[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[16]_i_1 
       (.I0(branch[16]),
        .I1(jal[16]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[15]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[15]),
        .O(PCDIN[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[17]_i_1 
       (.I0(branch[17]),
        .I1(jal[17]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[16]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[16]),
        .O(PCDIN[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[18]_i_1 
       (.I0(branch[18]),
        .I1(jal[18]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[17]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[17]),
        .O(PCDIN[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[19]_i_1 
       (.I0(branch[19]),
        .I1(jal[19]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[18]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[18]),
        .O(PCDIN[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[1]_i_1 
       (.I0(branch[1]),
        .I1(jal[1]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[0]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[0]),
        .O(PCDIN[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[20]_i_1 
       (.I0(branch[20]),
        .I1(jal[20]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[19]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[19]),
        .O(PCDIN[20]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[20]_i_4 
       (.I0(Q[20]),
        .I1(IR[6]),
        .O(\PC_COUNT[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[20]_i_8 
       (.I0(Q[20]),
        .I1(IR[6]),
        .O(\PC_COUNT[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[21]_i_1 
       (.I0(branch[21]),
        .I1(jal[21]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[20]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[20]),
        .O(PCDIN[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[22]_i_1 
       (.I0(branch[22]),
        .I1(jal[22]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[21]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[21]),
        .O(PCDIN[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[23]_i_1 
       (.I0(branch[23]),
        .I1(jal[23]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[22]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[22]),
        .O(PCDIN[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[24]_i_1 
       (.I0(branch[24]),
        .I1(jal[24]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[23]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[23]),
        .O(PCDIN[24]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[24]_i_10 
       (.I0(Q[22]),
        .I1(IR[6]),
        .O(\PC_COUNT[24]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[24]_i_11 
       (.I0(Q[21]),
        .I1(IR[6]),
        .O(\PC_COUNT[24]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[24]_i_4 
       (.I0(Q[24]),
        .I1(IR[6]),
        .O(\PC_COUNT[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[24]_i_5 
       (.I0(Q[23]),
        .I1(IR[6]),
        .O(\PC_COUNT[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[24]_i_6 
       (.I0(Q[22]),
        .I1(IR[6]),
        .O(\PC_COUNT[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[24]_i_7 
       (.I0(Q[21]),
        .I1(IR[6]),
        .O(\PC_COUNT[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[24]_i_8 
       (.I0(Q[24]),
        .I1(IR[6]),
        .O(\PC_COUNT[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[24]_i_9 
       (.I0(Q[23]),
        .I1(IR[6]),
        .O(\PC_COUNT[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[25]_i_1 
       (.I0(branch[25]),
        .I1(jal[25]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[24]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[24]),
        .O(PCDIN[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[26]_i_1 
       (.I0(branch[26]),
        .I1(jal[26]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[25]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[25]),
        .O(PCDIN[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[27]_i_1 
       (.I0(branch[27]),
        .I1(jal[27]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[26]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[26]),
        .O(PCDIN[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[28]_i_10 
       (.I0(Q[26]),
        .I1(IR[6]),
        .O(\PC_COUNT[28]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[28]_i_11 
       (.I0(Q[25]),
        .I1(IR[6]),
        .O(\PC_COUNT[28]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[28]_i_4 
       (.I0(Q[28]),
        .I1(IR[6]),
        .O(\PC_COUNT[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[28]_i_5 
       (.I0(Q[27]),
        .I1(IR[6]),
        .O(\PC_COUNT[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[28]_i_6 
       (.I0(Q[26]),
        .I1(IR[6]),
        .O(\PC_COUNT[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[28]_i_7 
       (.I0(Q[25]),
        .I1(IR[6]),
        .O(\PC_COUNT[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[28]_i_8 
       (.I0(Q[28]),
        .I1(IR[6]),
        .O(\PC_COUNT[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[28]_i_9 
       (.I0(Q[27]),
        .I1(IR[6]),
        .O(\PC_COUNT[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[29]_i_1 
       (.I0(branch[29]),
        .I1(jal[29]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[27]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[27]),
        .O(PCDIN[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[2]_i_1 
       (.I0(branch[2]),
        .I1(jal[2]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[1]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[1]),
        .O(PCDIN[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[30]_i_1 
       (.I0(branch[30]),
        .I1(jal[30]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[28]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[28]),
        .O(PCDIN[30]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[31]_i_11 
       (.I0(Q[30]),
        .I1(IR[6]),
        .O(\PC_COUNT[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[31]_i_12 
       (.I0(Q[29]),
        .I1(IR[6]),
        .O(\PC_COUNT[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[31]_i_14 
       (.I0(Q[30]),
        .I1(IR[6]),
        .O(\PC_COUNT[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[31]_i_15 
       (.I0(Q[29]),
        .I1(IR[6]),
        .O(\PC_COUNT[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[31]_i_3 
       (.I0(branch[31]),
        .I1(jal[31]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[29]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[29]),
        .O(PCDIN[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[3]_i_1 
       (.I0(branch[3]),
        .I1(jal[3]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[2]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[2]),
        .O(PCDIN[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[4]_i_1 
       (.I0(branch[4]),
        .I1(jal[4]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[3]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[3]),
        .O(PCDIN[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[5]_i_1 
       (.I0(branch[5]),
        .I1(jal[5]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[4]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[4]),
        .O(PCDIN[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[6]_i_1 
       (.I0(branch[6]),
        .I1(jal[6]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[5]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[5]),
        .O(PCDIN[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[7]_i_1 
       (.I0(branch[7]),
        .I1(jal[7]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[6]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[6]),
        .O(PCDIN[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[8]_i_1 
       (.I0(branch[8]),
        .I1(jal[8]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[7]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[7]),
        .O(PCDIN[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[8]_i_10 
       (.I0(Q[6]),
        .I1(IR[1]),
        .O(\PC_COUNT[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[8]_i_11 
       (.I0(Q[5]),
        .I1(IR[0]),
        .O(\PC_COUNT[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[8]_i_4 
       (.I0(Q[8]),
        .I1(IR[3]),
        .O(\PC_COUNT[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[8]_i_5 
       (.I0(Q[7]),
        .I1(IR[2]),
        .O(\PC_COUNT[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[8]_i_6 
       (.I0(Q[6]),
        .I1(IR[1]),
        .O(\PC_COUNT[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[8]_i_7 
       (.I0(Q[5]),
        .I1(IR[0]),
        .O(\PC_COUNT[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[8]_i_8 
       (.I0(Q[8]),
        .I1(IR[3]),
        .O(\PC_COUNT[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \PC_COUNT[8]_i_9 
       (.I0(Q[7]),
        .I1(IR[2]),
        .O(\PC_COUNT[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PC_COUNT[9]_i_1 
       (.I0(branch[9]),
        .I1(jal[9]),
        .I2(\PC_COUNT_reg[1]_0 ),
        .I3(PCP4[8]),
        .I4(\PC_COUNT_reg[1]_1 ),
        .I5(jalr[8]),
        .O(PCDIN[9]));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[10] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[11] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[12] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[12]),
        .Q(Q[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[12]_i_2 
       (.CI(\PC_COUNT_reg[8]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[12]_i_2_n_0 ,\PC_COUNT_reg[12]_i_2_n_1 ,\PC_COUNT_reg[12]_i_2_n_2 ,\PC_COUNT_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(branch[12:9]),
        .S({\PC_COUNT_reg[12]_0 ,\PC_COUNT[12]_i_6_n_0 ,\PC_COUNT[12]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[12]_i_3 
       (.CI(\PC_COUNT_reg[8]_i_3_n_0 ),
        .CO({\PC_COUNT_reg[12]_i_3_n_0 ,\PC_COUNT_reg[12]_i_3_n_1 ,\PC_COUNT_reg[12]_i_3_n_2 ,\PC_COUNT_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O(jal[12:9]),
        .S({\PC_COUNT_reg[12]_1 ,\PC_COUNT[12]_i_10_n_0 ,\PC_COUNT[12]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[13] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[14] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[15] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[16] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[16]),
        .Q(Q[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[16]_i_2 
       (.CI(\PC_COUNT_reg[12]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[16]_i_2_n_0 ,\PC_COUNT_reg[16]_i_2_n_1 ,\PC_COUNT_reg[16]_i_2_n_2 ,\PC_COUNT_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(branch[16:13]),
        .S(\PC_COUNT_reg[16]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[16]_i_3 
       (.CI(\PC_COUNT_reg[12]_i_3_n_0 ),
        .CO({\PC_COUNT_reg[16]_i_3_n_0 ,\PC_COUNT_reg[16]_i_3_n_1 ,\PC_COUNT_reg[16]_i_3_n_2 ,\PC_COUNT_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O(jal[16:13]),
        .S(\PC_COUNT_reg[16]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[17] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[18] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[19] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[20] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[20]),
        .Q(Q[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[20]_i_2 
       (.CI(\PC_COUNT_reg[16]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[20]_i_2_n_0 ,\PC_COUNT_reg[20]_i_2_n_1 ,\PC_COUNT_reg[20]_i_2_n_2 ,\PC_COUNT_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(branch[20:17]),
        .S({\PC_COUNT[20]_i_4_n_0 ,\PC_COUNT_reg[20]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[20]_i_3 
       (.CI(\PC_COUNT_reg[16]_i_3_n_0 ),
        .CO({\PC_COUNT_reg[20]_i_3_n_0 ,\PC_COUNT_reg[20]_i_3_n_1 ,\PC_COUNT_reg[20]_i_3_n_2 ,\PC_COUNT_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O(jal[20:17]),
        .S({\PC_COUNT[20]_i_8_n_0 ,\PC_COUNT_reg[20]_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[21] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[22] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[23] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[24] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[24]),
        .Q(Q[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[24]_i_2 
       (.CI(\PC_COUNT_reg[20]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[24]_i_2_n_0 ,\PC_COUNT_reg[24]_i_2_n_1 ,\PC_COUNT_reg[24]_i_2_n_2 ,\PC_COUNT_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(branch[24:21]),
        .S({\PC_COUNT[24]_i_4_n_0 ,\PC_COUNT[24]_i_5_n_0 ,\PC_COUNT[24]_i_6_n_0 ,\PC_COUNT[24]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[24]_i_3 
       (.CI(\PC_COUNT_reg[20]_i_3_n_0 ),
        .CO({\PC_COUNT_reg[24]_i_3_n_0 ,\PC_COUNT_reg[24]_i_3_n_1 ,\PC_COUNT_reg[24]_i_3_n_2 ,\PC_COUNT_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O(jal[24:21]),
        .S({\PC_COUNT[24]_i_8_n_0 ,\PC_COUNT[24]_i_9_n_0 ,\PC_COUNT[24]_i_10_n_0 ,\PC_COUNT[24]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[25] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[26] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[27] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[28] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(D[1]),
        .Q(Q[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[28]_i_2 
       (.CI(\PC_COUNT_reg[24]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[28]_i_2_n_0 ,\PC_COUNT_reg[28]_i_2_n_1 ,\PC_COUNT_reg[28]_i_2_n_2 ,\PC_COUNT_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O({O,branch[27:25]}),
        .S({\PC_COUNT[28]_i_4_n_0 ,\PC_COUNT[28]_i_5_n_0 ,\PC_COUNT[28]_i_6_n_0 ,\PC_COUNT[28]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[28]_i_3 
       (.CI(\PC_COUNT_reg[24]_i_3_n_0 ),
        .CO({\PC_COUNT_reg[28]_i_3_n_0 ,\PC_COUNT_reg[28]_i_3_n_1 ,\PC_COUNT_reg[28]_i_3_n_2 ,\PC_COUNT_reg[28]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[28:25]),
        .O({\PC_COUNT_reg[28]_0 ,jal[27:25]}),
        .S({\PC_COUNT[28]_i_8_n_0 ,\PC_COUNT[28]_i_9_n_0 ,\PC_COUNT[28]_i_10_n_0 ,\PC_COUNT[28]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[29] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[30] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[31] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[31]),
        .Q(Q[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[31]_i_6 
       (.CI(\PC_COUNT_reg[28]_i_2_n_0 ),
        .CO({\NLW_PC_COUNT_reg[31]_i_6_CO_UNCONNECTED [3:2],\PC_COUNT_reg[31]_i_6_n_2 ,\PC_COUNT_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[30:29]}),
        .O({\NLW_PC_COUNT_reg[31]_i_6_O_UNCONNECTED [3],branch[31:29]}),
        .S({1'b0,\PC_COUNT_reg[31]_0 ,\PC_COUNT[31]_i_11_n_0 ,\PC_COUNT[31]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[31]_i_7 
       (.CI(\PC_COUNT_reg[28]_i_3_n_0 ),
        .CO({\NLW_PC_COUNT_reg[31]_i_7_CO_UNCONNECTED [3:2],\PC_COUNT_reg[31]_i_7_n_2 ,\PC_COUNT_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[30:29]}),
        .O({\NLW_PC_COUNT_reg[31]_i_7_O_UNCONNECTED [3],jal[31:29]}),
        .S({1'b0,\PC_COUNT_reg[31]_1 ,\PC_COUNT[31]_i_14_n_0 ,\PC_COUNT[31]_i_15_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[4]),
        .Q(Q[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\PC_COUNT_reg[4]_i_2_n_0 ,\PC_COUNT_reg[4]_i_2_n_1 ,\PC_COUNT_reg[4]_i_2_n_2 ,\PC_COUNT_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[4:1]),
        .O(branch[4:1]),
        .S(\PC_COUNT_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\PC_COUNT_reg[4]_i_3_n_0 ,\PC_COUNT_reg[4]_i_3_n_1 ,\PC_COUNT_reg[4]_i_3_n_2 ,\PC_COUNT_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[4:1]),
        .O(jal[4:1]),
        .S(\PC_COUNT_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[8]),
        .Q(Q[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[8]_i_2 
       (.CI(\PC_COUNT_reg[4]_i_2_n_0 ),
        .CO({\PC_COUNT_reg[8]_i_2_n_0 ,\PC_COUNT_reg[8]_i_2_n_1 ,\PC_COUNT_reg[8]_i_2_n_2 ,\PC_COUNT_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(branch[8:5]),
        .S({\PC_COUNT[8]_i_4_n_0 ,\PC_COUNT[8]_i_5_n_0 ,\PC_COUNT[8]_i_6_n_0 ,\PC_COUNT[8]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \PC_COUNT_reg[8]_i_3 
       (.CI(\PC_COUNT_reg[4]_i_3_n_0 ),
        .CO({\PC_COUNT_reg[8]_i_3_n_0 ,\PC_COUNT_reg[8]_i_3_n_1 ,\PC_COUNT_reg[8]_i_3_n_2 ,\PC_COUNT_reg[8]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O(jal[8:5]),
        .S({\PC_COUNT[8]_i_8_n_0 ,\PC_COUNT[8]_i_9_n_0 ,\PC_COUNT[8]_i_10_n_0 ,\PC_COUNT[8]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \PC_COUNT_reg[9] 
       (.C(CLK_IBUF_BUFG),
        .CE(E),
        .D(PCDIN[9]),
        .Q(Q[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    added_out_carry_i_1
       (.I0(Q[2]),
        .O(S));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    memory_reg_bram_0_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(\FSM_sequential_PS_reg[0]_14 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    memory_reg_bram_10_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(Q[14]),
        .O(\FSM_sequential_PS_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    memory_reg_bram_11_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\FSM_sequential_PS_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    memory_reg_bram_12_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(\FSM_sequential_PS_reg[0] ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    memory_reg_bram_13_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\FSM_sequential_PS_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    memory_reg_bram_14_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(\FSM_sequential_PS_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    memory_reg_bram_15_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(\FSM_sequential_PS_reg[0]_11 ));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    memory_reg_bram_1_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\FSM_sequential_PS_reg[0]_13 ));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    memory_reg_bram_2_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(\FSM_sequential_PS_reg[0]_12 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    memory_reg_bram_3_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(Q[15]),
        .O(\FSM_sequential_PS_reg[0]_10 ));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    memory_reg_bram_4_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(Q[12]),
        .I5(Q[14]),
        .O(\FSM_sequential_PS_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    memory_reg_bram_5_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(Q[15]),
        .O(\FSM_sequential_PS_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    memory_reg_bram_6_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[12]),
        .I5(Q[15]),
        .O(\FSM_sequential_PS_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    memory_reg_bram_7_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(Q[12]),
        .O(\FSM_sequential_PS_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    memory_reg_bram_8_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[12]),
        .I5(Q[15]),
        .O(\FSM_sequential_PS_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h000000000000E000)) 
    memory_reg_bram_9_i_2
       (.I0(PS),
        .I1(memory_reg_bram_12),
        .I2(Q[12]),
        .I3(Q[15]),
        .I4(Q[13]),
        .I5(Q[14]),
        .O(\FSM_sequential_PS_reg[0]_4 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
