{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1563457237168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1563457237168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 10:40:37 2019 " "Processing started: Thu Jul 18 10:40:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1563457237168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1563457237168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off userHardware -c userHardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off userHardware -c userHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1563457237168 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1563457237373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daeln/downloads/de2_net-master/de2_net/vhdl/user_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daeln/downloads/de2_net-master/de2_net/vhdl/user_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_hardware-behave " "Found design unit 1: user_hardware-behave" {  } { { "../de2_net/vhdl/user_hardware.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/user_hardware.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563457237755 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_hardware " "Found entity 1: user_hardware" {  } { { "../de2_net/vhdl/user_hardware.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/user_hardware.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563457237755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563457237755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daeln/downloads/de2_net-master/de2_net/vhdl/rtc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daeln/downloads/de2_net-master/de2_net/vhdl/rtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rtc-rtc_behave " "Found design unit 1: rtc-rtc_behave" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563457237757 ""} { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563457237757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563457237757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daeln/downloads/de2_net-master/de2_net/vhdl/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daeln/downloads/de2_net-master/de2_net/vhdl/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-x " "Found design unit 1: divisor-x" {  } { { "../de2_net/vhdl/divisor.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563457237759 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../de2_net/vhdl/divisor.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563457237759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563457237759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daeln/downloads/de2_net-master/de2_net/vhdl/avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daeln/downloads/de2_net-master/de2_net/vhdl/avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_interface-Structure " "Found design unit 1: avalon_interface-Structure" {  } { { "../de2_net/vhdl/avalon_interface.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/avalon_interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563457237761 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_interface " "Found entity 1: avalon_interface" {  } { { "../de2_net/vhdl/avalon_interface.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/avalon_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1563457237761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1563457237761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_interface " "Elaborating entity \"avalon_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1563457237784 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "from_userhw avalon_interface.vhd(66) " "VHDL Process Statement warning at avalon_interface.vhd(66): signal \"from_userhw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../de2_net/vhdl/avalon_interface.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/avalon_interface.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1563457237785 "|avalon_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_hardware user_hardware:user_hw " "Elaborating entity \"user_hardware\" for hierarchy \"user_hardware:user_hw\"" {  } { { "../de2_net/vhdl/avalon_interface.vhd" "user_hw" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/avalon_interface.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563457237786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor user_hardware:user_hw\|divisor:div " "Elaborating entity \"divisor\" for hierarchy \"user_hardware:user_hw\|divisor:div\"" {  } { { "../de2_net/vhdl/user_hardware.vhd" "div" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/user_hardware.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563457237788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc user_hardware:user_hw\|rtc:counter " "Elaborating entity \"rtc\" for hierarchy \"user_hardware:user_hw\|rtc:counter\"" {  } { { "../de2_net/vhdl/user_hardware.vhd" "counter" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/user_hardware.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1563457237789 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_data rtc.vhd(42) " "VHDL Process Statement warning at rtc.vhd(42): signal \"write_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1563457237790 "|avalon_interface|user_hardware:user_hw|rtc:counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable rtc.vhd(44) " "VHDL Process Statement warning at rtc.vhd(44): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1563457237790 "|avalon_interface|user_hardware:user_hw|rtc:counter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[0\] user_hardware:user_hw\|rtc:counter\|data\[0\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[0\]~1 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[0\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[0\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[0\]~1\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[1\] user_hardware:user_hw\|rtc:counter\|data\[1\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[1\]~6 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[1\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[1\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[1\]~6\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[2\] user_hardware:user_hw\|rtc:counter\|data\[2\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[2\]~11 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[2\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[2\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[2\]~11\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[3\] user_hardware:user_hw\|rtc:counter\|data\[3\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[3\]~16 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[3\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[3\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[3\]~16\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[4\] user_hardware:user_hw\|rtc:counter\|data\[4\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[4\]~21 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[4\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[4\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[4\]~21\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[5\] user_hardware:user_hw\|rtc:counter\|data\[5\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[5\]~26 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[5\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[5\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[5\]~26\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[6\] user_hardware:user_hw\|rtc:counter\|data\[6\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[6\]~31 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[6\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[6\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[6\]~31\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[7\] user_hardware:user_hw\|rtc:counter\|data\[7\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[7\]~36 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[7\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[7\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[7\]~36\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[8\] user_hardware:user_hw\|rtc:counter\|data\[8\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[8\]~41 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[8\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[8\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[8\]~41\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[9\] user_hardware:user_hw\|rtc:counter\|data\[9\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[9\]~46 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[9\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[9\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[9\]~46\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[10\] user_hardware:user_hw\|rtc:counter\|data\[10\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[10\]~51 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[10\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[10\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[10\]~51\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[11\] user_hardware:user_hw\|rtc:counter\|data\[11\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[11\]~56 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[11\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[11\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[11\]~56\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[12\] user_hardware:user_hw\|rtc:counter\|data\[12\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[12\]~61 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[12\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[12\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[12\]~61\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[13\] user_hardware:user_hw\|rtc:counter\|data\[13\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[13\]~66 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[13\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[13\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[13\]~66\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[14\] user_hardware:user_hw\|rtc:counter\|data\[14\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[14\]~71 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[14\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[14\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[14\]~71\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[15\] user_hardware:user_hw\|rtc:counter\|data\[15\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[15\]~76 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[15\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[15\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[15\]~76\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[16\] user_hardware:user_hw\|rtc:counter\|data\[16\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[16\]~81 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[16\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[16\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[16\]~81\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[17\] user_hardware:user_hw\|rtc:counter\|data\[17\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[17\]~86 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[17\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[17\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[17\]~86\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[18\] user_hardware:user_hw\|rtc:counter\|data\[18\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[18\]~91 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[18\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[18\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[18\]~91\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[19\] user_hardware:user_hw\|rtc:counter\|data\[19\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[19\]~96 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[19\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[19\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[19\]~96\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[20\] user_hardware:user_hw\|rtc:counter\|data\[20\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[20\]~101 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[20\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[20\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[20\]~101\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[21\] user_hardware:user_hw\|rtc:counter\|data\[21\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[21\]~106 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[21\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[21\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[21\]~106\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[22\] user_hardware:user_hw\|rtc:counter\|data\[22\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[22\]~111 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[22\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[22\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[22\]~111\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[23\] user_hardware:user_hw\|rtc:counter\|data\[23\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[23\]~116 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[23\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[23\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[23\]~116\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[24\] user_hardware:user_hw\|rtc:counter\|data\[24\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[24\]~121 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[24\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[24\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[24\]~121\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[25\] user_hardware:user_hw\|rtc:counter\|data\[25\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[25\]~126 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[25\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[25\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[25\]~126\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[26\] user_hardware:user_hw\|rtc:counter\|data\[26\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[26\]~131 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[26\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[26\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[26\]~131\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[27\] user_hardware:user_hw\|rtc:counter\|data\[27\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[27\]~136 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[27\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[27\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[27\]~136\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[28\] user_hardware:user_hw\|rtc:counter\|data\[28\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[28\]~141 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[28\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[28\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[28\]~141\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|data\[29\] user_hardware:user_hw\|rtc:counter\|data\[29\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[29\]~146 " "Register \"user_hardware:user_hw\|rtc:counter\|data\[29\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|data\[29\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[29\]~146\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|data[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[0\] user_hardware:user_hw\|rtc:counter\|tmp\[0\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[0\]~1 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[0\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[0\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[0\]~1\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[1\] user_hardware:user_hw\|rtc:counter\|tmp\[1\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[1\]~6 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[1\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[1\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[1\]~6\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[2\] user_hardware:user_hw\|rtc:counter\|tmp\[2\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[2\]~11 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[2\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[2\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[2\]~11\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[3\] user_hardware:user_hw\|rtc:counter\|tmp\[3\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[3\]~16 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[3\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[3\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[3\]~16\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[4\] user_hardware:user_hw\|rtc:counter\|tmp\[4\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[4\]~21 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[4\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[4\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[4\]~21\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[5\] user_hardware:user_hw\|rtc:counter\|tmp\[5\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[5\]~26 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[5\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[5\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[5\]~26\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[6\] user_hardware:user_hw\|rtc:counter\|tmp\[6\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[6\]~31 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[6\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[6\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[6\]~31\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[7\] user_hardware:user_hw\|rtc:counter\|tmp\[7\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[7\]~36 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[7\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[7\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[7\]~36\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[8\] user_hardware:user_hw\|rtc:counter\|tmp\[8\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[8\]~41 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[8\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[8\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[8\]~41\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[9\] user_hardware:user_hw\|rtc:counter\|tmp\[9\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[9\]~46 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[9\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[9\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[9\]~46\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[10\] user_hardware:user_hw\|rtc:counter\|tmp\[10\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[10\]~51 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[10\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[10\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[10\]~51\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[11\] user_hardware:user_hw\|rtc:counter\|tmp\[11\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[11\]~56 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[11\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[11\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[11\]~56\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[12\] user_hardware:user_hw\|rtc:counter\|tmp\[12\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[12\]~61 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[12\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[12\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[12\]~61\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[13\] user_hardware:user_hw\|rtc:counter\|tmp\[13\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[13\]~66 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[13\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[13\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[13\]~66\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[14\] user_hardware:user_hw\|rtc:counter\|tmp\[14\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[14\]~71 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[14\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[14\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[14\]~71\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[15\] user_hardware:user_hw\|rtc:counter\|tmp\[15\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[15\]~76 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[15\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[15\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[15\]~76\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[16\] user_hardware:user_hw\|rtc:counter\|tmp\[16\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[16\]~81 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[16\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[16\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[16\]~81\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[17\] user_hardware:user_hw\|rtc:counter\|tmp\[17\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[17\]~86 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[17\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[17\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[17\]~86\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[18\] user_hardware:user_hw\|rtc:counter\|tmp\[18\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[18\]~91 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[18\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[18\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[18\]~91\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[19\] user_hardware:user_hw\|rtc:counter\|tmp\[19\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[19\]~96 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[19\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[19\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[19\]~96\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[20\] user_hardware:user_hw\|rtc:counter\|tmp\[20\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[20\]~101 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[20\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[20\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[20\]~101\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[21\] user_hardware:user_hw\|rtc:counter\|tmp\[21\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[21\]~106 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[21\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[21\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[21\]~106\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[22\] user_hardware:user_hw\|rtc:counter\|tmp\[22\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[22\]~111 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[22\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[22\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[22\]~111\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[23\] user_hardware:user_hw\|rtc:counter\|tmp\[23\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[23\]~116 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[23\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[23\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[23\]~116\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[24\] user_hardware:user_hw\|rtc:counter\|tmp\[24\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[24\]~121 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[24\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[24\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[24\]~121\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[25\] user_hardware:user_hw\|rtc:counter\|tmp\[25\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[25\]~126 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[25\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[25\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[25\]~126\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[26\] user_hardware:user_hw\|rtc:counter\|tmp\[26\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[26\]~131 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[26\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[26\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[26\]~131\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[27\] user_hardware:user_hw\|rtc:counter\|tmp\[27\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[27\]~136 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[27\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[27\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[27\]~136\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[28\] user_hardware:user_hw\|rtc:counter\|tmp\[28\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[28\]~141 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[28\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[28\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[28\]~141\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "user_hardware:user_hw\|rtc:counter\|tmp\[29\] user_hardware:user_hw\|rtc:counter\|tmp\[29\]~_emulated user_hardware:user_hw\|rtc:counter\|data\[29\]~146 " "Register \"user_hardware:user_hw\|rtc:counter\|tmp\[29\]\" is converted into an equivalent circuit using register \"user_hardware:user_hw\|rtc:counter\|tmp\[29\]~_emulated\" and latch \"user_hardware:user_hw\|rtc:counter\|data\[29\]~146\"" {  } { { "../de2_net/vhdl/rtc.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/rtc.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1563457238196 "|avalon_interface|user_hardware:user_hw|rtc:counter|tmp[29]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1563457238196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1563457238344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1563457238558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563457238558 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read " "No output dependent on input pin \"read\"" {  } { { "../de2_net/vhdl/avalon_interface.vhd" "" { Text "C:/Users/DAELN/Downloads/de2_net-master/de2_net/vhdl/avalon_interface.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1563457238592 "|avalon_interface|read"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1563457238592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1563457238593 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1563457238593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1563457238593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1563457238593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1563457238606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 10:40:38 2019 " "Processing ended: Thu Jul 18 10:40:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1563457238606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1563457238606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1563457238606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1563457238606 ""}
