

================================================================
== Vitis HLS Report for 'floyd_warshall'
================================================================
* Date:           Tue May  6 10:53:02 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        floyd_warshall
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.550 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   432004|   432004|  2.160 ms|  2.160 ms|  432005|  432005|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3  |   432002|   432002|         5|          2|          1|  216000|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 9 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:3]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %path, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %path"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln10 = store i18 0, i18 %indvar_flatten14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 18 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 0, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 19 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln10 = store i12 0, i12 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 20 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 0, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 21 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln10 = store i6 0, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 22 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 25 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i18 %indvar_flatten14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 26 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.69ns)   --->   "%icmp_ln10 = icmp_eq  i18 %indvar_flatten14_load, i18 216000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 28 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln10_1 = add i18 %indvar_flatten14_load, i18 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 29 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc38, void %for.end40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 30 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.62ns)   --->   "%icmp_ln11 = icmp_eq  i12 %indvar_flatten_load, i12 3600" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 34 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.29ns)   --->   "%select_ln10 = select i1 %icmp_ln11, i6 0, i6 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 35 'select' 'select_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln12 = icmp_eq  i6 %j_load, i6 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 36 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln11 = add i6 %select_ln10, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 37 'add' 'add_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln12 = store i18 %add_ln10_1, i18 %indvar_flatten14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 38 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 39 'load' 'k_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln10 = add i6 %k_load, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 40 'add' 'add_ln10' <Predicate = (!icmp_ln10 & icmp_ln11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.29ns)   --->   "%select_ln10_1 = select i1 %icmp_ln11, i6 %add_ln10, i6 %k_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 41 'select' 'select_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %select_ln10_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 42 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln10_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln10_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i8 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 45 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln13 = sub i12 %tmp, i12 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 46 'sub' 'sub_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln10)   --->   "%xor_ln10 = xor i1 %icmp_ln11, i1 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 47 'xor' 'xor_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln10 = and i1 %icmp_ln12, i1 %xor_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10]   --->   Operation 48 'and' 'and_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln11)   --->   "%or_ln11 = or i1 %and_ln10, i1 %icmp_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 49 'or' 'or_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln11 = select i1 %or_ln11, i6 0, i6 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 50 'select' 'select_ln11' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.29ns)   --->   "%select_ln11_1 = select i1 %and_ln10, i6 %add_ln11, i6 %select_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 51 'select' 'select_ln11_1' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln11_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 52 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln11_1, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i8 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 54 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns)   --->   "%sub_ln13_1 = sub i12 %p_shl, i12 %zext_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 55 'sub' 'sub_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.74ns)   --->   "%add_ln13_1 = add i12 %sub_ln13_1, i12 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 56 'add' 'add_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i12 %add_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 57 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i32 %path, i64 0, i64 %zext_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 58 'getelementptr' 'path_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i6 %select_ln11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 59 'zext' 'zext_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.74ns)   --->   "%add_ln13_2 = add i12 %sub_ln13_1, i12 %zext_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 60 'add' 'add_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i12 %add_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 61 'zext' 'zext_ln13_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%path_addr_1 = getelementptr i32 %path, i64 0, i64 %zext_ln13_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 62 'getelementptr' 'path_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln13_3 = add i12 %sub_ln13, i12 %zext_ln13_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 63 'add' 'add_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [2/2] (1.64ns)   --->   "%path_load = load i12 %path_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 64 'load' 'path_load' <Predicate = (!icmp_ln10)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 65 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.64ns)   --->   "%path_load_1 = load i12 %path_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 66 'load' 'path_load_1' <Predicate = (!icmp_ln10)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_2 : Operation 67 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 67 'icmp' 'addr_cmp' <Predicate = (!icmp_ln10)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln13 = store i64 %zext_ln13_5, i64 %reuse_addr_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 68 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln12 = add i6 %select_ln11, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 69 'add' 'add_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.74ns)   --->   "%add_ln11_1 = add i12 %indvar_flatten_load, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 70 'add' 'add_ln11_1' <Predicate = (!icmp_ln10 & !icmp_ln11)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.29ns)   --->   "%select_ln11_2 = select i1 %icmp_ln11, i12 1, i12 %add_ln11_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11]   --->   Operation 71 'select' 'select_ln11_2' <Predicate = (!icmp_ln10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 %select_ln10_1, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 72 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln12 = store i12 %select_ln11_2, i12 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 73 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 %select_ln11_1, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 74 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 %add_ln12, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 75 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i12 %add_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 76 'zext' 'zext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%path_addr_2 = getelementptr i32 %path, i64 0, i64 %zext_ln13_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 77 'getelementptr' 'path_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (1.64ns)   --->   "%path_load = load i12 %path_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 78 'load' 'path_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_3 : Operation 79 [1/2] (1.64ns)   --->   "%path_load_1 = load i12 %path_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 79 'load' 'path_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_3 : Operation 80 [2/2] (1.64ns)   --->   "%path_load_2 = load i12 %path_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 80 'load' 'path_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:17]   --->   Operation 96 'ret' 'ret_ln17' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 81 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln13)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %path_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 82 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (1.64ns)   --->   "%path_load_2 = load i12 %path_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 83 'load' 'path_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 84 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln13 = add i32 %path_load_2, i32 %reuse_select" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 84 'add' 'add_ln13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 216000, i64 216000, i64 216000"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_11_2_VITIS_LOOP_12_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:8]   --->   Operation 90 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_slt  i32 %path_load, i32 %add_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 91 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.22ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i32 %path_load, i32 %add_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 92 'select' 'select_ln13' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.64ns)   --->   "%store_ln13 = store i32 %select_ln13, i12 %path_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 93 'store' 'store_ln13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln13 = store i32 %select_ln13, i32 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13]   --->   Operation 94 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12]   --->   Operation 95 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ path]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca           ) [ 011000]
reuse_reg             (alloca           ) [ 011111]
j                     (alloca           ) [ 011000]
i                     (alloca           ) [ 011000]
indvar_flatten        (alloca           ) [ 011000]
k                     (alloca           ) [ 011000]
indvar_flatten14      (alloca           ) [ 010000]
spectopmodule_ln3     (spectopmodule    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
store_ln10            (store            ) [ 000000]
store_ln10            (store            ) [ 000000]
store_ln10            (store            ) [ 000000]
store_ln10            (store            ) [ 000000]
store_ln10            (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln10               (br               ) [ 000000]
indvar_flatten14_load (load             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
icmp_ln10             (icmp             ) [ 011100]
add_ln10_1            (add              ) [ 000000]
br_ln10               (br               ) [ 000000]
j_load                (load             ) [ 001000]
i_load                (load             ) [ 000000]
indvar_flatten_load   (load             ) [ 001000]
icmp_ln11             (icmp             ) [ 001000]
select_ln10           (select           ) [ 001000]
icmp_ln12             (icmp             ) [ 001000]
add_ln11              (add              ) [ 001000]
store_ln12            (store            ) [ 000000]
k_load                (load             ) [ 000000]
add_ln10              (add              ) [ 000000]
select_ln10_1         (select           ) [ 000000]
zext_ln13             (zext             ) [ 000000]
tmp                   (bitconcatenate   ) [ 000000]
tmp_1                 (bitconcatenate   ) [ 000000]
zext_ln13_1           (zext             ) [ 000000]
sub_ln13              (sub              ) [ 000000]
xor_ln10              (xor              ) [ 000000]
and_ln10              (and              ) [ 000000]
or_ln11               (or               ) [ 000000]
select_ln11           (select           ) [ 000000]
select_ln11_1         (select           ) [ 000000]
p_shl                 (bitconcatenate   ) [ 000000]
tmp_2                 (bitconcatenate   ) [ 000000]
zext_ln13_2           (zext             ) [ 000000]
sub_ln13_1            (sub              ) [ 000000]
add_ln13_1            (add              ) [ 000000]
zext_ln13_3           (zext             ) [ 000000]
path_addr             (getelementptr    ) [ 010100]
zext_ln13_4           (zext             ) [ 000000]
add_ln13_2            (add              ) [ 000000]
zext_ln13_5           (zext             ) [ 000000]
path_addr_1           (getelementptr    ) [ 011111]
add_ln13_3            (add              ) [ 010100]
reuse_addr_reg_load   (load             ) [ 000000]
addr_cmp              (icmp             ) [ 011110]
store_ln13            (store            ) [ 000000]
add_ln12              (add              ) [ 000000]
add_ln11_1            (add              ) [ 000000]
select_ln11_2         (select           ) [ 000000]
store_ln12            (store            ) [ 000000]
store_ln12            (store            ) [ 000000]
store_ln12            (store            ) [ 000000]
store_ln12            (store            ) [ 000000]
zext_ln13_6           (zext             ) [ 000000]
path_addr_2           (getelementptr    ) [ 001010]
path_load             (load             ) [ 011011]
path_load_1           (load             ) [ 001010]
reuse_reg_load        (load             ) [ 000000]
reuse_select          (select           ) [ 000000]
path_load_2           (load             ) [ 000000]
add_ln13              (add              ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
empty                 (speclooptripcount) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
specloopname_ln8      (specloopname     ) [ 000000]
icmp_ln13             (icmp             ) [ 000000]
select_ln13           (select           ) [ 000000]
store_ln13            (store            ) [ 000000]
store_ln13            (store            ) [ 000000]
br_ln12               (br               ) [ 000000]
ret_ln17              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="path">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="path"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_11_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="reuse_addr_reg_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="reuse_reg_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="k_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten14_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="path_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="path_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="0"/>
<pin id="105" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_addr_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
<pin id="116" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="path_load/2 path_load_1/2 path_load_2/3 store_ln13/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="path_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="path_addr_2/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln10_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="18" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln10_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln10_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="12" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln10_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln10_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten14_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="0"/>
<pin id="164" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln10_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="18" slack="0"/>
<pin id="167" dir="0" index="1" bw="17" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln10_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="18" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="j_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln11_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln10_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln12_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln11_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln12_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="18" slack="0"/>
<pin id="214" dir="0" index="1" bw="18" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="k_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="1"/>
<pin id="219" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln10_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln10_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="6" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln13_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="0" index="1" bw="6" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln13_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_ln13_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln10_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="and_ln10_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="or_ln11_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="1"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln11_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="1"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln11_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="1"/>
<pin id="288" dir="0" index="2" bw="6" slack="1"/>
<pin id="289" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_shl_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln13_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sub_ln13_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13_1/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln13_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln13_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln13_4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln13_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="12" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln13_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_5/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln13_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="reuse_addr_reg_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="addr_cmp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="12" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln13_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="1"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln12_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln11_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="1"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln11_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="12" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln12_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="1"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln12_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="0" index="1" bw="12" slack="1"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln12_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="0" index="1" bw="6" slack="1"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln12_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="6" slack="1"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln13_6_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_6/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="reuse_reg_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="3"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="reuse_select_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="2"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="1"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln13_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln13_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2"/>
<pin id="422" dir="0" index="1" bw="32" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln13_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="2"/>
<pin id="427" dir="0" index="2" bw="32" slack="1"/>
<pin id="428" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln13_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="4"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/5 "/>
</bind>
</comp>

<comp id="436" class="1005" name="reuse_addr_reg_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="443" class="1005" name="reuse_reg_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="450" class="1005" name="j_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="457" class="1005" name="i_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="464" class="1005" name="indvar_flatten_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="471" class="1005" name="k_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="478" class="1005" name="indvar_flatten14_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="18" slack="0"/>
<pin id="480" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln10_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="489" class="1005" name="j_load_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="1"/>
<pin id="491" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_load "/>
</bind>
</comp>

<comp id="494" class="1005" name="indvar_flatten_load_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="1"/>
<pin id="496" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="499" class="1005" name="icmp_ln11_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="507" class="1005" name="select_ln10_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="1"/>
<pin id="509" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln12_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="517" class="1005" name="add_ln11_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="1"/>
<pin id="519" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="522" class="1005" name="path_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="1"/>
<pin id="524" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="path_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="path_addr_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="1"/>
<pin id="529" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="path_addr_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="add_ln13_3_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="1"/>
<pin id="535" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="addr_cmp_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="2"/>
<pin id="540" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="543" class="1005" name="path_addr_2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="1"/>
<pin id="545" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="path_addr_2 "/>
</bind>
</comp>

<comp id="548" class="1005" name="path_load_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="2"/>
<pin id="550" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="path_load "/>
</bind>
</comp>

<comp id="554" class="1005" name="path_load_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="path_load_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="add_ln13_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="118"><net_src comp="94" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="180" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="177" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="192" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="171" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="217" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="226" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="226" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="237" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="268" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="285" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="291" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="233" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="331"><net_src comp="278" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="311" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="347"><net_src comp="257" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="328" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="356"><net_src comp="349" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="323" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="338" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="278" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="52" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="226" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="374" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="285" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="363" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="108" pin="7"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="424" pin="3"/><net_sink comp="108" pin=1"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="66" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="446"><net_src comp="70" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="453"><net_src comp="74" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="460"><net_src comp="78" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="467"><net_src comp="82" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="474"><net_src comp="86" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="481"><net_src comp="90" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="488"><net_src comp="165" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="177" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="497"><net_src comp="183" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="502"><net_src comp="186" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="505"><net_src comp="499" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="510"><net_src comp="192" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="515"><net_src comp="200" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="520"><net_src comp="206" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="525"><net_src comp="94" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="530"><net_src comp="101" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="536"><net_src comp="343" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="541"><net_src comp="352" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="546"><net_src comp="119" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="551"><net_src comp="108" pin="7"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="557"><net_src comp="108" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="562"><net_src comp="414" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="424" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: path | {5 }
 - Input state : 
	Port: floyd_warshall : path | {2 3 4 }
  - Chain level:
	State 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten14_load : 1
		icmp_ln10 : 2
		add_ln10_1 : 2
		br_ln10 : 3
		j_load : 1
		i_load : 1
		indvar_flatten_load : 1
		icmp_ln11 : 2
		select_ln10 : 3
		icmp_ln12 : 2
		add_ln11 : 4
		store_ln12 : 3
	State 2
		add_ln10 : 1
		select_ln10_1 : 2
		zext_ln13 : 3
		tmp : 3
		tmp_1 : 3
		zext_ln13_1 : 4
		sub_ln13 : 5
		p_shl : 1
		tmp_2 : 1
		zext_ln13_2 : 2
		sub_ln13_1 : 3
		add_ln13_1 : 4
		zext_ln13_3 : 5
		path_addr : 6
		zext_ln13_4 : 1
		add_ln13_2 : 4
		zext_ln13_5 : 5
		path_addr_1 : 6
		add_ln13_3 : 6
		path_load : 7
		path_load_1 : 7
		addr_cmp : 6
		store_ln13 : 6
		add_ln12 : 1
		select_ln11_2 : 1
		store_ln12 : 3
		store_ln12 : 2
		store_ln12 : 1
		store_ln12 : 2
	State 3
		path_addr_2 : 1
		path_load_2 : 2
	State 4
		reuse_select : 1
		add_ln13 : 2
	State 5
		select_ln13 : 1
		store_ln13 : 2
		store_ln13 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln10_1_fu_171  |    0    |    25   |
|          |    add_ln11_fu_206   |    0    |    13   |
|          |    add_ln10_fu_220   |    0    |    13   |
|          |   add_ln13_1_fu_317  |    0    |    19   |
|    add   |   add_ln13_2_fu_332  |    0    |    19   |
|          |   add_ln13_3_fu_343  |    0    |    17   |
|          |    add_ln12_fu_363   |    0    |    13   |
|          |   add_ln11_1_fu_369  |    0    |    19   |
|          |    add_ln13_fu_414   |    0    |    39   |
|----------|----------------------|---------|---------|
|          |  select_ln10_fu_192  |    0    |    6    |
|          | select_ln10_1_fu_226 |    0    |    6    |
|          |  select_ln11_fu_278  |    0    |    6    |
|  select  | select_ln11_1_fu_285 |    0    |    6    |
|          | select_ln11_2_fu_374 |    0    |    12   |
|          |  reuse_select_fu_408 |    0    |    32   |
|          |  select_ln13_fu_424  |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   icmp_ln10_fu_165   |    0    |    13   |
|          |   icmp_ln11_fu_186   |    0    |    12   |
|   icmp   |   icmp_ln12_fu_200   |    0    |    10   |
|          |    addr_cmp_fu_352   |    0    |    29   |
|          |   icmp_ln13_fu_420   |    0    |    20   |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln13_fu_257   |    0    |    17   |
|          |   sub_ln13_1_fu_311  |    0    |    19   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln10_fu_263   |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |    and_ln10_fu_268   |    0    |    2    |
|----------|----------------------|---------|---------|
|    or    |    or_ln11_fu_273    |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   zext_ln13_fu_233   |    0    |    0    |
|          |  zext_ln13_1_fu_253  |    0    |    0    |
|          |  zext_ln13_2_fu_307  |    0    |    0    |
|   zext   |  zext_ln13_3_fu_323  |    0    |    0    |
|          |  zext_ln13_4_fu_328  |    0    |    0    |
|          |  zext_ln13_5_fu_338  |    0    |    0    |
|          |  zext_ln13_6_fu_401  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_237      |    0    |    0    |
|bitconcatenate|     tmp_1_fu_245     |    0    |    0    |
|          |     p_shl_fu_291     |    0    |    0    |
|          |     tmp_2_fu_299     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   403   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln11_reg_517     |    6   |
|     add_ln13_3_reg_533    |   12   |
|      add_ln13_reg_559     |   32   |
|      addr_cmp_reg_538     |    1   |
|         i_reg_457         |    6   |
|     icmp_ln10_reg_485     |    1   |
|     icmp_ln11_reg_499     |    1   |
|     icmp_ln12_reg_512     |    1   |
|  indvar_flatten14_reg_478 |   18   |
|indvar_flatten_load_reg_494|   12   |
|   indvar_flatten_reg_464  |   12   |
|       j_load_reg_489      |    6   |
|         j_reg_450         |    6   |
|         k_reg_471         |    6   |
|    path_addr_1_reg_527    |   12   |
|    path_addr_2_reg_543    |   12   |
|     path_addr_reg_522     |   12   |
|    path_load_1_reg_554    |   32   |
|     path_load_reg_548     |   32   |
|   reuse_addr_reg_reg_436  |   64   |
|     reuse_reg_reg_443     |   32   |
|    select_ln10_reg_507    |    6   |
+---------------------------+--------+
|           Total           |   322  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   3  |  12  |   36   ||    14   |
| grp_access_fu_108 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   || 0.872571||    34   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   403  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   34   |
|  Register |    -   |   322  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   322  |   437  |
+-----------+--------+--------+--------+
