

================================================================
== Vitis HLS Report for 'read_and_gen_2x2_double_5_6_1_5_Pipeline_VITIS_LOOP_280_4'
================================================================
* Date:           Tue Apr  4 19:45:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  36.868 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.600 us|  0.600 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_280_4  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      27|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     9|        0|    2124|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       11|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     9|       11|    2187|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U419  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U420  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U421  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|   9|  0| 2124|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln280_fu_191_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln280_fu_185_p2  |      icmp|   0|  0|   9|           4|           5|
    |or_ln282_fu_210_p2    |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  27|          13|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k       |   9|          2|    4|          8|
    |k_2_fu_38                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |k_2_fu_38                |  4|   0|    4|          0|
    |k_reg_241                |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  read_and_gen_2x2<double, 5, 6, 1, 5>_Pipeline_VITIS_LOOP_280_4|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  read_and_gen_2x2<double, 5, 6, 1, 5>_Pipeline_VITIS_LOOP_280_4|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  read_and_gen_2x2<double, 5, 6, 1, 5>_Pipeline_VITIS_LOOP_280_4|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  read_and_gen_2x2<double, 5, 6, 1, 5>_Pipeline_VITIS_LOOP_280_4|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  read_and_gen_2x2<double, 5, 6, 1, 5>_Pipeline_VITIS_LOOP_280_4|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  read_and_gen_2x2<double, 5, 6, 1, 5>_Pipeline_VITIS_LOOP_280_4|  return value|
|alpha_sum_address0       |  out|    4|   ap_memory|                                                       alpha_sum|         array|
|alpha_sum_ce0            |  out|    1|   ap_memory|                                                       alpha_sum|         array|
|alpha_sum_q0             |   in|   64|   ap_memory|                                                       alpha_sum|         array|
|alpha_sum_address1       |  out|    4|   ap_memory|                                                       alpha_sum|         array|
|alpha_sum_ce1            |  out|    1|   ap_memory|                                                       alpha_sum|         array|
|alpha_sum_q1             |   in|   64|   ap_memory|                                                       alpha_sum|         array|
|alpha_sum_tmp0_address0  |  out|    3|   ap_memory|                                                  alpha_sum_tmp0|         array|
|alpha_sum_tmp0_ce0       |  out|    1|   ap_memory|                                                  alpha_sum_tmp0|         array|
|alpha_sum_tmp0_we0       |  out|    1|   ap_memory|                                                  alpha_sum_tmp0|         array|
|alpha_sum_tmp0_d0        |  out|   64|   ap_memory|                                                  alpha_sum_tmp0|         array|
|beta_sum_address0        |  out|    4|   ap_memory|                                                        beta_sum|         array|
|beta_sum_ce0             |  out|    1|   ap_memory|                                                        beta_sum|         array|
|beta_sum_q0              |   in|   64|   ap_memory|                                                        beta_sum|         array|
|beta_sum_address1        |  out|    4|   ap_memory|                                                        beta_sum|         array|
|beta_sum_ce1             |  out|    1|   ap_memory|                                                        beta_sum|         array|
|beta_sum_q1              |   in|   64|   ap_memory|                                                        beta_sum|         array|
|beta_sum_tmp0_address0   |  out|    3|   ap_memory|                                                   beta_sum_tmp0|         array|
|beta_sum_tmp0_ce0        |  out|    1|   ap_memory|                                                   beta_sum_tmp0|         array|
|beta_sum_tmp0_we0        |  out|    1|   ap_memory|                                                   beta_sum_tmp0|         array|
|beta_sum_tmp0_d0         |  out|   64|   ap_memory|                                                   beta_sum_tmp0|         array|
|gamma_sum_address0       |  out|    4|   ap_memory|                                                       gamma_sum|         array|
|gamma_sum_ce0            |  out|    1|   ap_memory|                                                       gamma_sum|         array|
|gamma_sum_q0             |   in|   64|   ap_memory|                                                       gamma_sum|         array|
|gamma_sum_address1       |  out|    4|   ap_memory|                                                       gamma_sum|         array|
|gamma_sum_ce1            |  out|    1|   ap_memory|                                                       gamma_sum|         array|
|gamma_sum_q1             |   in|   64|   ap_memory|                                                       gamma_sum|         array|
|gamma_sum_tmp0_address0  |  out|    3|   ap_memory|                                                  gamma_sum_tmp0|         array|
|gamma_sum_tmp0_ce0       |  out|    1|   ap_memory|                                                  gamma_sum_tmp0|         array|
|gamma_sum_tmp0_we0       |  out|    1|   ap_memory|                                                  gamma_sum_tmp0|         array|
|gamma_sum_tmp0_d0        |  out|   64|   ap_memory|                                                  gamma_sum_tmp0|         array|
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

