{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 14 17:06:22 2021 " "Info: Processing started: Mon Jun 14 17:06:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Warning (10463): Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final.v(67) " "Warning (10268): Verilog HDL information at final.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Info: Found entity 1: final" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 game " "Info: Found entity 2: game" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 timercount " "Info: Found entity 3: timercount" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 241 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 timerclock " "Info: Found entity 4: timerclock" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 267 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 seg " "Info: Found entity 5: seg" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 289 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at final.v(13): instance has no name" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at final.v(14): instance has no name" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at final.v(15): instance has no name" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at final.v(20): instance has no name" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at final.v(21): instance has no name" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at final.v(22): instance has no name" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "final.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at final.v(23): instance has no name" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Info: Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 final.v(17) " "Warning (10230): Verilog HDL assignment warning at final.v(17): truncated value with size 32 to match size of target (1)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 final.v(18) " "Warning (10230): Verilog HDL assignment warning at final.v(18): truncated value with size 32 to match size of target (1)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] final.v(16) " "Info (10041): Inferred latch for \"result\[0\]\" at final.v(16)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] final.v(16) " "Info (10041): Inferred latch for \"result\[1\]\" at final.v(16)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] final.v(16) " "Info (10041): Inferred latch for \"result\[2\]\" at final.v(16)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] final.v(16) " "Info (10041): Inferred latch for \"result\[3\]\" at final.v(16)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] final.v(16) " "Info (10041): Inferred latch for \"result\[4\]\" at final.v(16)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerclock timerclock:comb_3 " "Info: Elaborating entity \"timerclock\" for hierarchy \"timerclock:comb_3\"" {  } { { "final.v" "comb_3" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 final.v(276) " "Warning (10230): Verilog HDL assignment warning at final.v(276): truncated value with size 32 to match size of target (28)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timercount timercount:comb_4 " "Info: Elaborating entity \"timercount\" for hierarchy \"timercount:comb_4\"" {  } { { "final.v" "comb_4" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 final.v(256) " "Warning (10230): Verilog HDL assignment warning at final.v(256): truncated value with size 32 to match size of target (6)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:comb_5 " "Info: Elaborating entity \"game\" for hierarchy \"game:comb_5\"" {  } { { "final.v" "comb_5" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score final.v(230) " "Warning (10235): Verilog HDL Always Construct warning at final.v(230): variable \"score\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score final.v(67) " "Warning (10240): Verilog HDL Always Construct warning at final.v(67): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] final.v(67) " "Info (10041): Inferred latch for \"score\[0\]\" at final.v(67)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[1\] final.v(67) " "Info (10041): Inferred latch for \"score\[1\]\" at final.v(67)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[2\] final.v(67) " "Info (10041): Inferred latch for \"score\[2\]\" at final.v(67)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[3\] final.v(67) " "Info (10041): Inferred latch for \"score\[3\]\" at final.v(67)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[4\] final.v(67) " "Info (10041): Inferred latch for \"score\[4\]\" at final.v(67)" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:comb_21 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:comb_21\"" {  } { { "final.v" "comb_21" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "final.v(307) " "Warning (10199): Verilog HDL Case Statement warning at final.v(307): case item expression never matches the case expression" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 307 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "final.v(309) " "Warning (10199): Verilog HDL Case Statement warning at final.v(309): case item expression never matches the case expression" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 309 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "final.v(311) " "Warning (10199): Verilog HDL Case Statement warning at final.v(311): case item expression never matches the case expression" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 311 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "final.v(313) " "Warning (10199): Verilog HDL Case Statement warning at final.v(313): case item expression never matches the case expression" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 313 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "result\[3\] " "Warning: Latch result\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA game:comb_5\|score\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal game:comb_5\|score\[3\]" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "result\[1\] " "Warning: Latch result\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA game:comb_5\|score\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal game:comb_5\|score\[1\]" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "result\[2\] " "Warning: Latch result\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA game:comb_5\|score\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal game:comb_5\|score\[2\]" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "result\[0\] " "Warning: Latch result\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA game:comb_5\|score\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal game:comb_5\|score\[0\]" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 67 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "outa\[1\] GND " "Warning (13410): Pin \"outa\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outa\[2\] GND " "Warning (13410): Pin \"outa\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outa\[6\] VCC " "Warning (13410): Pin \"outa\[6\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outa\[7\] VCC " "Warning (13410): Pin \"outa\[7\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[7\] VCC " "Warning (13410): Pin \"outb\[7\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outc\[1\] GND " "Warning (13410): Pin \"outc\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outc\[2\] GND " "Warning (13410): Pin \"outc\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outc\[6\] VCC " "Warning (13410): Pin \"outc\[6\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outc\[7\] VCC " "Warning (13410): Pin \"outc\[7\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outd\[7\] VCC " "Warning (13410): Pin \"outd\[7\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/Users/YANGLONG TAY/Desktop/final/final.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "game:comb_5\|current_state~2 " "Info: Register \"game:comb_5\|current_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "game:comb_5\|current_state~3 " "Info: Register \"game:comb_5\|current_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "game:comb_5\|current_state~4 " "Info: Register \"game:comb_5\|current_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "game:comb_5\|current_state~5 " "Info: Register \"game:comb_5\|current_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/YANGLONG TAY/Desktop/final/final.map.smsg " "Info: Generated suppressed messages file C:/Users/YANGLONG TAY/Desktop/final/final.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Info: Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Info: Implemented 133 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 14 17:06:23 2021 " "Info: Processing ended: Mon Jun 14 17:06:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
