{"Source Block": ["hdl/projects/fmcomms2/ml605/system_top.v@309:319@HdlIdDef", "  wire              axi_dev_rx_axil_rvalid;\n  wire    [ 31:0]   axi_dev_rx_axil_rdata;\n  wire    [  1:0]   axi_dev_rx_axil_rresp;\n  wire              axi_dev_rx_axil_rready;\n  wire              sys_200m_clk;\n  wire              clk;\n  wire              adc_dwr;\n  wire    [ 63:0]   adc_ddata;\n  wire              adc_dsync;\n  wire              adc_dovf;\n  wire              dac_drd;\n"], "Clone Blocks": [["hdl/projects/fmcomms2/ml605/system_top.v@311:321", "  wire    [  1:0]   axi_dev_rx_axil_rresp;\n  wire              axi_dev_rx_axil_rready;\n  wire              sys_200m_clk;\n  wire              clk;\n  wire              adc_dwr;\n  wire    [ 63:0]   adc_ddata;\n  wire              adc_dsync;\n  wire              adc_dovf;\n  wire              dac_drd;\n  wire    [ 63:0]   dac_ddata;\n  wire              dac_dunf;\n"], ["hdl/projects/fmcomms2/ml605/system_top.v@306:316", "  wire              axi_dev_rx_axil_arvalid;\n  wire    [ 31:0]   axi_dev_rx_axil_araddr;\n  wire              axi_dev_rx_axil_arready;\n  wire              axi_dev_rx_axil_rvalid;\n  wire    [ 31:0]   axi_dev_rx_axil_rdata;\n  wire    [  1:0]   axi_dev_rx_axil_rresp;\n  wire              axi_dev_rx_axil_rready;\n  wire              sys_200m_clk;\n  wire              clk;\n  wire              adc_dwr;\n  wire    [ 63:0]   adc_ddata;\n"], ["hdl/projects/fmcomms2/ml605/system_top.v@310:320", "  wire    [ 31:0]   axi_dev_rx_axil_rdata;\n  wire    [  1:0]   axi_dev_rx_axil_rresp;\n  wire              axi_dev_rx_axil_rready;\n  wire              sys_200m_clk;\n  wire              clk;\n  wire              adc_dwr;\n  wire    [ 63:0]   adc_ddata;\n  wire              adc_dsync;\n  wire              adc_dovf;\n  wire              dac_drd;\n  wire    [ 63:0]   dac_ddata;\n"], ["hdl/projects/fmcomms2/ml605/system_top.v@305:315", "  wire              axi_dev_rx_axil_bready;\n  wire              axi_dev_rx_axil_arvalid;\n  wire    [ 31:0]   axi_dev_rx_axil_araddr;\n  wire              axi_dev_rx_axil_arready;\n  wire              axi_dev_rx_axil_rvalid;\n  wire    [ 31:0]   axi_dev_rx_axil_rdata;\n  wire    [  1:0]   axi_dev_rx_axil_rresp;\n  wire              axi_dev_rx_axil_rready;\n  wire              sys_200m_clk;\n  wire              clk;\n  wire              adc_dwr;\n"], ["hdl/projects/fmcomms2/ml605/system_top.v@307:317", "  wire    [ 31:0]   axi_dev_rx_axil_araddr;\n  wire              axi_dev_rx_axil_arready;\n  wire              axi_dev_rx_axil_rvalid;\n  wire    [ 31:0]   axi_dev_rx_axil_rdata;\n  wire    [  1:0]   axi_dev_rx_axil_rresp;\n  wire              axi_dev_rx_axil_rready;\n  wire              sys_200m_clk;\n  wire              clk;\n  wire              adc_dwr;\n  wire    [ 63:0]   adc_ddata;\n  wire              adc_dsync;\n"], ["hdl/projects/fmcomms2/ml605/system_top.v@312:322", "  wire              axi_dev_rx_axil_rready;\n  wire              sys_200m_clk;\n  wire              clk;\n  wire              adc_dwr;\n  wire    [ 63:0]   adc_ddata;\n  wire              adc_dsync;\n  wire              adc_dovf;\n  wire              dac_drd;\n  wire    [ 63:0]   dac_ddata;\n  wire              dac_dunf;\n\n"], ["hdl/projects/fmcomms2/ml605/system_top.v@308:318", "  wire              axi_dev_rx_axil_arready;\n  wire              axi_dev_rx_axil_rvalid;\n  wire    [ 31:0]   axi_dev_rx_axil_rdata;\n  wire    [  1:0]   axi_dev_rx_axil_rresp;\n  wire              axi_dev_rx_axil_rready;\n  wire              sys_200m_clk;\n  wire              clk;\n  wire              adc_dwr;\n  wire    [ 63:0]   adc_ddata;\n  wire              adc_dsync;\n  wire              adc_dovf;\n"]], "Diff Content": {"Delete": [], "Add": [[314, "  wire              adc_enable_i0;\n"], [314, "  wire              adc_valid_i0;\n"], [314, "  wire    [ 15:0]   adc_data_i0;\n"], [314, "  wire              adc_enable_q0;\n"], [314, "  wire              adc_valid_q0;\n"], [314, "  wire    [ 15:0]   adc_data_q0;\n"], [314, "  wire              adc_enable_i1;\n"], [314, "  wire              adc_valid_i1;\n"], [314, "  wire    [ 15:0]   adc_data_i1;\n"], [314, "  wire              adc_enable_q1;\n"], [314, "  wire              adc_valid_q1;\n"], [314, "  wire    [ 15:0]   adc_data_q1;\n"], [314, "  wire              dac_enable_i0;\n"], [314, "  wire              dac_valid_i0;\n"], [314, "  wire    [ 15:0]   dac_data_i0;\n"], [314, "  wire              dac_enable_q0;\n"], [314, "  wire              dac_valid_q0;\n"], [314, "  wire    [ 15:0]   dac_data_q0;\n"], [314, "  wire              dac_enable_i1;\n"], [314, "  wire              dac_valid_i1;\n"], [314, "  wire    [ 15:0]   dac_data_i1;\n"], [314, "  wire              dac_enable_q1;\n"], [314, "  wire              dac_valid_q1;\n"], [314, "  wire    [ 15:0]   dac_data_q1;\n"]]}}