Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr  1 13:13:18 2020
| Host         : Steven-Win10-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dkong_wrapper_timing_summary_routed.rpt -pb dkong_wrapper_timing_summary_routed.pb -rpx dkong_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dkong_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 294 register/latch pins with no clock driven by root clock pin: dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 929 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.725     -755.173                    299                 8787        0.068        0.000                      0                 8787        3.000        0.000                       0                  3005  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_fpga_0                      {0.000 5.000}        10.000          100.000         
dkong_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_dkong_clk_wiz_0_0    {0.000 40.000}       80.000          12.500          
  coreclk_dkong_clk_wiz_0_0     {0.000 8.129}        16.259          61.506          
  soundclk_dkong_clk_wiz_0_0    {0.000 83.510}       167.021         5.987           
  vgaclk_dkong_clk_wiz_0_0      {0.000 19.861}       39.723          25.174          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            3.054        0.000                      0                 5673        0.068        0.000                      0                 5673        3.750        0.000                       0                  2134  
dkong_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_dkong_clk_wiz_0_0                                                                                                                                                     20.000        0.000                       0                     3  
  coreclk_dkong_clk_wiz_0_0           7.590        0.000                      0                 2017        0.116        0.000                      0                 2017        6.879        0.000                       0                   547  
  soundclk_dkong_clk_wiz_0_0        149.783        0.000                      0                  379        0.072        0.000                      0                  379       46.339        0.000                       0                   185  
  vgaclk_dkong_clk_wiz_0_0           32.634        0.000                      0                  561        0.109        0.000                      0                  561       18.881        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
soundclk_dkong_clk_wiz_0_0  coreclk_dkong_clk_wiz_0_0        -1.651       -1.651                      1                    1        0.154        0.000                      0                    1  
coreclk_dkong_clk_wiz_0_0   soundclk_dkong_clk_wiz_0_0       -3.725     -420.243                    142                  142        0.099        0.000                      0                  142  
coreclk_dkong_clk_wiz_0_0   vgaclk_dkong_clk_wiz_0_0         -3.018       -3.018                      1                    1        0.159        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           coreclk_dkong_clk_wiz_0_0   soundclk_dkong_clk_wiz_0_0       -2.249     -330.261                    155                  155        0.117        0.000                      0                  155  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 2.883ns (45.743%)  route 3.420ns (54.257%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.844     3.138    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X46Y101        SRL16E                                       r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.766 f  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/Q
                         net (fo=4, routed)           0.943     5.709    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[0]
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.833 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.563     6.395    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.519    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_8
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.089 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.455     7.545    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[3]_1[0]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.313     7.858 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.669     8.527    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X48Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.651 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.790     9.441    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.652    12.831    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    12.495    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 2.883ns (45.743%)  route 3.420ns (54.257%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.844     3.138    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X46Y101        SRL16E                                       r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.766 f  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/Q
                         net (fo=4, routed)           0.943     5.709    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[0]
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.833 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.563     6.395    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.519    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_8
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.089 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.455     7.545    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[3]_1[0]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.313     7.858 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.669     8.527    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X48Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.651 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.790     9.441    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.652    12.831    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    12.495    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 2.883ns (45.743%)  route 3.420ns (54.257%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.844     3.138    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X46Y101        SRL16E                                       r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.766 f  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/Q
                         net (fo=4, routed)           0.943     5.709    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[0]
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.833 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.563     6.395    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.519    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_8
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.089 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.455     7.545    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[3]_1[0]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.313     7.858 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.669     8.527    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X48Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.651 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.790     9.441    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.652    12.831    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    12.495    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 2.883ns (45.743%)  route 3.420ns (54.257%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.844     3.138    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X46Y101        SRL16E                                       r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.766 f  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/Q
                         net (fo=4, routed)           0.943     5.709    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[0]
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.833 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.563     6.395    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.519    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_8
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.089 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.455     7.545    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[3]_1[0]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.313     7.858 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.669     8.527    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X48Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.651 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.790     9.441    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.652    12.831    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    12.495    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 2.883ns (45.743%)  route 3.420ns (54.257%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.844     3.138    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X46Y101        SRL16E                                       r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.766 f  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/Q
                         net (fo=4, routed)           0.943     5.709    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[0]
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.833 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.563     6.395    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.519    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_8
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.089 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.455     7.545    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[3]_1[0]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.313     7.858 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.669     8.527    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X48Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.651 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.790     9.441    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.652    12.831    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    12.495    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 2.883ns (45.775%)  route 3.415ns (54.225%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.844     3.138    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/aclk
    SLICE_X46Y101        SRL16E                                       r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.766 f  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16/Q
                         net (fo=4, routed)           0.943     5.709    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/b_awlen_i[0]
    SLICE_X48Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.833 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5/O
                         net (fo=1, routed)           0.563     6.395    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_5_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.519    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0_n_8
    SLICE_X48Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.089 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_push1_carry/CO[2]
                         net (fo=1, routed)           0.455     7.545    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read_reg[3]_1[0]
    SLICE_X49Y100        LUT4 (Prop_lut4_I2_O)        0.313     7.858 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/memory_reg[15][0]_srl16_i_1__0/O
                         net (fo=9, routed)           0.669     8.527    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push
    SLICE_X48Y100        LUT2 (Prop_lut2_I1_O)        0.124     8.651 r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_cnt[8]_i_1/O
                         net (fo=9, routed)           0.785     9.436    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X49Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.652    12.831    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X49Y102        FDRE                                         r  dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.247    13.078    
                         clock uncertainty           -0.154    12.924    
    SLICE_X49Y102        FDRE (Setup_fdre_C_R)       -0.429    12.495    dkong_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.478ns (8.446%)  route 5.181ns (91.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.841     3.135    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X42Y110        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.478     3.613 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=162, routed)         5.181     8.794    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset
    SLICE_X42Y94         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.479    12.658    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X42Y94         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[3]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.695    11.938    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[3]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.478ns (8.446%)  route 5.181ns (91.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.841     3.135    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X42Y110        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.478     3.613 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=162, routed)         5.181     8.794    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset
    SLICE_X42Y94         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.479    12.658    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X42Y94         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[4]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.695    11.938    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[4]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.478ns (8.474%)  route 5.163ns (91.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.841     3.135    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X42Y110        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.478     3.613 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=162, routed)         5.163     8.776    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset
    SLICE_X46Y94         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.478    12.657    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X46Y94         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[0]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X46Y94         FDRE (Setup_fdre_C_R)       -0.695    11.937    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.478ns (8.474%)  route 5.163ns (91.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.841     3.135    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/aclk
    SLICE_X42Y110        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.478     3.613 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset_reg/Q
                         net (fo=162, routed)         5.163     8.776    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset
    SLICE_X46Y94         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.478    12.657    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X46Y94         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[1]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X46Y94         FDRE (Setup_fdre_C_R)       -0.695    11.937    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/beat_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  3.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid2vector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1051]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.368%)  route 0.166ns (46.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.659     0.995    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X29Y100        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid2vector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid2vector_q_reg/Q
                         net (fo=27, routed)          0.166     1.302    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid2vector_q
    SLICE_X29Y98         LUT3 (Prop_lut3_I2_O)        0.049     1.351 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[1051]_i_1/O
                         net (fo=1, routed)           0.000     1.351    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[1051]_i_1_n_0
    SLICE_X29Y98         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1051]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.845     1.211    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X29Y98         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1051]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.107     1.283    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1051]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.974%)  route 0.124ns (43.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.640     0.976    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X32Y103        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][27]/Q
                         net (fo=2, routed)           0.124     1.264    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/w_accum_mesg[0]
    SLICE_X34Y102        SRLC32E                                      r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.912     1.278    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/aclk
    SLICE_X34Y102        SRLC32E                                      r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.268     1.010    
    SLICE_X34Y102        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.193    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.924%)  route 0.425ns (75.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.639     0.975    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y101        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.425     1.541    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.825     1.191    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.924%)  route 0.425ns (75.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.639     0.975    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y101        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.425     1.541    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.825     1.191    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.924%)  route 0.425ns (75.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.639     0.975    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y101        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.425     1.541    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.825     1.191    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.924%)  route 0.425ns (75.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.639     0.975    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y101        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.425     1.541    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.825     1.191    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.924%)  route 0.425ns (75.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.639     0.975    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y101        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.425     1.541    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.825     1.191    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.924%)  route 0.425ns (75.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.639     0.975    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y101        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.425     1.541    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.825     1.191    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y99         RAMD32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.466    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.924%)  route 0.425ns (75.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.639     0.975    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y101        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.425     1.541    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X38Y99         RAMS32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.825     1.191    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y99         RAMS32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.466    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.924%)  route 0.425ns (75.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.639     0.975    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X37Y101        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=48, routed)          0.425     1.541    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X38Y99         RAMS32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.825     1.191    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X38Y99         RAMS32                                       r  dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.466    dkong_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15    dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X46Y93    dkong_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y89    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1024]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y89    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1025]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y89    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1026]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y89    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1027]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y105   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y105   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y105   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y105   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y105   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y105   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y105   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y105   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y103   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y103   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y102   dkong_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dkong_i/clk_wiz_0/inst/clk_in1
  To Clock:  dkong_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dkong_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dkong_clk_wiz_0_0
  To Clock:  clkfbout_dkong_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    dkong_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 1.881ns (23.441%)  route 6.143ns (76.559%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 17.730 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.488     8.787    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.911 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[2][0]_i_1/O
                         net (fo=14, routed)          0.818     9.728    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[2][0]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.469    17.730    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X50Y56         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][0]/C
                         clock pessimism              0.014    17.744    
                         clock uncertainty           -0.257    17.487    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    17.318    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][0]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 1.881ns (23.441%)  route 6.143ns (76.559%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 17.730 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.488     8.787    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.911 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[2][0]_i_1/O
                         net (fo=14, routed)          0.818     9.728    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[2][0]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.469    17.730    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X50Y56         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][1]/C
                         clock pessimism              0.014    17.744    
                         clock uncertainty           -0.257    17.487    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    17.318    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][1]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 1.881ns (23.441%)  route 6.143ns (76.559%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 17.730 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.488     8.787    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.911 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[2][0]_i_1/O
                         net (fo=14, routed)          0.818     9.728    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[2][0]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.469    17.730    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X50Y56         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][2]/C
                         clock pessimism              0.014    17.744    
                         clock uncertainty           -0.257    17.487    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    17.318    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][2]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 1.881ns (23.441%)  route 6.143ns (76.559%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 17.730 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.488     8.787    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.911 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[2][0]_i_1/O
                         net (fo=14, routed)          0.818     9.728    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[2][0]_i_1_n_0
    SLICE_X50Y56         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.469    17.730    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X50Y56         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][3]/C
                         clock pessimism              0.014    17.744    
                         clock uncertainty           -0.257    17.487    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    17.318    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[2][3]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.881ns (23.290%)  route 6.196ns (76.710%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 17.744 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.627     8.926    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.050 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.731     9.781    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X34Y53         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.483    17.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X34Y53         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][1]/C
                         clock pessimism              0.114    17.859    
                         clock uncertainty           -0.257    17.602    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169    17.433    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][1]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.881ns (23.290%)  route 6.196ns (76.710%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 17.744 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.627     8.926    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.050 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.731     9.781    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X34Y53         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.483    17.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X34Y53         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][2]/C
                         clock pessimism              0.114    17.859    
                         clock uncertainty           -0.257    17.602    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169    17.433    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][2]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.881ns (23.290%)  route 6.196ns (76.710%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 17.744 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.627     8.926    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.050 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.731     9.781    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X34Y53         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.483    17.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X34Y53         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][3]/C
                         clock pessimism              0.114    17.859    
                         clock uncertainty           -0.257    17.602    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169    17.433    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][3]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.881ns (23.290%)  route 6.196ns (76.710%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 17.744 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.627     8.926    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.050 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.731     9.781    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X34Y53         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.483    17.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X34Y53         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][4]/C
                         clock pessimism              0.114    17.859    
                         clock uncertainty           -0.257    17.602    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169    17.433    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][4]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 1.881ns (23.414%)  route 6.153ns (76.586%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 17.744 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.627     8.926    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.050 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.688     9.738    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X34Y54         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.483    17.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X34Y54         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][5]/C
                         clock pessimism              0.114    17.859    
                         clock uncertainty           -0.257    17.602    
    SLICE_X34Y54         FDRE (Setup_fdre_C_CE)      -0.169    17.433    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][5]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 1.881ns (23.414%)  route 6.153ns (76.586%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 17.744 - 16.259 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.701     1.704    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X31Y58         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.191     3.351    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.150     3.501 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.266     3.767    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.099 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.414     4.513    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.120     4.633 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           1.054     5.687    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.327     6.014 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.831     6.845    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X35Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.969 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.411     7.380    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X35Y57         LUT4 (Prop_lut4_I0_O)        0.124     7.504 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.671     8.175    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.627     8.926    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.050 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.688     9.738    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X34Y54         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.483    17.744    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X34Y54         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][6]/C
                         clock pessimism              0.114    17.859    
                         clock uncertainty           -0.257    17.602    
    SLICE_X34Y54         FDRE (Setup_fdre_C_CE)      -0.169    17.433    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][6]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  7.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.164ns (26.234%)  route 0.461ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/Q
                         net (fo=5, routed)           0.461     1.188    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.071    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.164ns (26.234%)  route 0.461ns (73.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/cref_reg[0]/Q
                         net (fo=5, routed)           0.461     1.188    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.071    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.256%)  route 0.288ns (60.744%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.579     0.581    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X55Y40         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     0.722 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/Q
                         net (fo=1, routed)           0.087     0.809    dkong_i/framedoubler_slow_0/inst/in_b[0]
    SLICE_X54Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.854 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_3/O
                         net (fo=28, routed)          0.201     1.054    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X3Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.890     0.892    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.640    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.936    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.276%)  route 0.263ns (55.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.579     0.581    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X54Y40         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164     0.745 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[1]/Q
                         net (fo=1, routed)           0.082     0.827    dkong_i/framedoubler_slow_0/inst/in_b[1]
    SLICE_X55Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.872 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_2/O
                         net (fo=28, routed)          0.181     1.053    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.888     0.890    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y7          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.638    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.934    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/vram_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.178%)  route 0.289ns (60.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/vid/masterclk
    SLICE_X29Y47         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[2]/Q
                         net (fo=31, routed)          0.289     1.020    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/Q[2]
    SLICE_X31Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.065 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/vram_busy_i_1/O
                         net (fo=1, routed)           0.000     1.065    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/vram_busy_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/vram_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.847     0.849    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/masterclk
    SLICE_X31Y50         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/vram_busy_reg/C
                         clock pessimism              0.000     0.849    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.091     0.940    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/vram_busy_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.433%)  route 0.272ns (56.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.579     0.581    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X54Y40         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164     0.745 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[0]/Q
                         net (fo=1, routed)           0.112     0.857    dkong_i/framedoubler_slow_0/inst/in_r[0]
    SLICE_X54Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.902 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_9/O
                         net (fo=28, routed)          0.160     1.062    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.890     0.892    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.640    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.936    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.558     0.560    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X43Y54         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr_reg[1][3]/Q
                         net (fo=3, routed)           0.078     0.779    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/Q[3]
    SLICE_X42Y54         LUT4 (Prop_lut4_I2_O)        0.045     0.824 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus[addr][3]_i_1/O
                         net (fo=1, routed)           0.000     0.824    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus[addr][3]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.826     0.828    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X42Y54         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.121     0.694    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.498%)  route 0.169ns (54.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X29Y48         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/Q
                         net (fo=1, routed)           0.169     0.901    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/D
    SLICE_X26Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.857     0.859    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/WCLK
    SLICE_X26Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.233     0.626    
    SLICE_X26Y46         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.770    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.920%)  route 0.173ns (55.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X28Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[0]/Q
                         net (fo=1, routed)           0.173     0.904    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/D
    SLICE_X26Y47         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.858     0.860    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/WCLK
    SLICE_X26Y47         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.233     0.627    
    SLICE_X26Y47         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.771    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.568%)  route 0.160ns (49.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.589     0.591    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X30Y47         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[4]/Q
                         net (fo=1, routed)           0.160     0.915    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/D
    SLICE_X26Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.857     0.859    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/WCLK
    SLICE_X26Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.233     0.626    
    SLICE_X26Y46         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.770    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         coreclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 8.129 }
Period(ns):         16.259
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.259      13.315     RAMB36_X2Y11     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB18_X0Y16     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.259      13.683     RAMB18_X0Y16     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.259      13.683     RAMB36_X2Y14     dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X2Y2      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X1Y2      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X0Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X3Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X3Y3      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X2Y5      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.259      197.101    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y46     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y46     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y46     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y46     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y46     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y46     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y45     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X26Y47     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soundclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      149.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             149.783ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.724ns  (logic 3.259ns (19.487%)  route 13.465ns (80.513%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 168.506 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.763 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.763    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.985 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[3]_i_23/O[0]
                         net (fo=1, routed)           1.144    12.129    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/alu_b/data0
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.327    12.456 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18/O
                         net (fo=1, routed)           0.288    12.744    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.332    13.076 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8/O
                         net (fo=2, routed)           0.905    13.981    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.105 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           1.034    15.139    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.152    15.291 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5/O
                         net (fo=1, routed)           0.846    16.136    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I0_O)        0.332    16.468 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.801    18.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I0_O)        0.124    18.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.393    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]_0
    SLICE_X39Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.483   168.506    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X39Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/C
                         clock pessimism              0.000   168.506    
                         clock uncertainty           -0.362   168.145    
    SLICE_X39Y50         FDCE (Setup_fdce_C_D)        0.031   168.176    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                         -18.393    
  -------------------------------------------------------------------
                         slack                                149.783    

Slack (MET) :             150.229ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.278ns  (logic 3.259ns (20.021%)  route 13.019ns (79.979%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 168.505 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.763 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.763    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.985 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[3]_i_23/O[0]
                         net (fo=1, routed)           1.144    12.129    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/alu_b/data0
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.327    12.456 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18/O
                         net (fo=1, routed)           0.288    12.744    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.332    13.076 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8/O
                         net (fo=2, routed)           0.905    13.981    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.105 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           1.034    15.139    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.152    15.291 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5/O
                         net (fo=1, routed)           0.846    16.136    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I0_O)        0.332    16.468 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.354    17.823    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124    17.947 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[1]_i_1/O
                         net (fo=1, routed)           0.000    17.947    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]_0
    SLICE_X44Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   168.505    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X44Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/C
                         clock pessimism              0.000   168.505    
                         clock uncertainty           -0.362   168.144    
    SLICE_X44Y51         FDCE (Setup_fdce_C_D)        0.032   168.176    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]
  -------------------------------------------------------------------
                         required time                        168.176    
                         arrival time                         -17.947    
  -------------------------------------------------------------------
                         slack                                150.229    

Slack (MET) :             150.292ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.212ns  (logic 3.259ns (20.102%)  route 12.953ns (79.898%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 168.505 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.763 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.763    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.985 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[3]_i_23/O[0]
                         net (fo=1, routed)           1.144    12.129    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/alu_b/data0
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.327    12.456 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18/O
                         net (fo=1, routed)           0.288    12.744    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.332    13.076 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8/O
                         net (fo=2, routed)           0.905    13.981    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.105 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           1.034    15.139    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.152    15.291 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5/O
                         net (fo=1, routed)           0.846    16.136    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5_n_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I0_O)        0.332    16.468 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.289    17.757    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    17.881 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[3]_i_1/O
                         net (fo=1, routed)           0.000    17.881    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]_0
    SLICE_X40Y53         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   168.505    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X40Y53         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/C
                         clock pessimism              0.000   168.505    
                         clock uncertainty           -0.362   168.144    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)        0.029   168.173    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]
  -------------------------------------------------------------------
                         required time                        168.173    
                         arrival time                         -17.881    
  -------------------------------------------------------------------
                         slack                                150.292    

Slack (MET) :             151.482ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.185ns  (logic 2.771ns (18.249%)  route 12.414ns (81.751%))
  Logic Levels:           12  (CARRY4=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 168.517 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.962 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.625    11.586    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_4
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.306    11.892 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35/O
                         net (fo=1, routed)           0.796    12.688    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.812 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=1, routed)           0.809    13.622    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.746 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           0.845    14.590    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.714 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_13/O
                         net (fo=1, routed)           1.023    15.737    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_13_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.861 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_3/O
                         net (fo=1, routed)           0.868    16.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_reg_1
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    16.854 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_i_1/O
                         net (fo=1, routed)           0.000    16.854    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg_0
    SLICE_X37Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.493   168.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X37Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.149   168.666    
                         clock uncertainty           -0.362   168.304    
    SLICE_X37Y48         FDCE (Setup_fdce_C_D)        0.031   168.335    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                        168.335    
                         arrival time                         -16.854    
  -------------------------------------------------------------------
                         slack                                151.482    

Slack (MET) :             151.528ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.901ns  (logic 2.647ns (17.764%)  route 12.254ns (82.236%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 168.506 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.962 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.625    11.586    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_4
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.306    11.892 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35/O
                         net (fo=1, routed)           0.796    12.688    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.812 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=1, routed)           0.809    13.622    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.746 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           0.590    14.335    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[7]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.459 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[7]_i_2/O
                         net (fo=12, routed)          1.501    15.960    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/D[6]
    SLICE_X39Y50         LUT5 (Prop_lut5_I4_O)        0.124    16.084 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q[7]_i_2/O
                         net (fo=1, routed)           0.485    16.570    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/p_1_in[7]
    SLICE_X40Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.483   168.506    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X40Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]/C
                         clock pessimism              0.000   168.506    
                         clock uncertainty           -0.362   168.145    
    SLICE_X40Y50         FDCE (Setup_fdce_C_D)       -0.047   168.098    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                        168.098    
                         arrival time                         -16.570    
  -------------------------------------------------------------------
                         slack                                151.528    

Slack (MET) :             151.683ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.632ns  (logic 2.701ns (18.459%)  route 11.931ns (81.541%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 168.516 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.888 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[2]
                         net (fo=1, routed)           0.750    11.638    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_5
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.328    11.966 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[6]_i_8/O
                         net (fo=1, routed)           0.452    12.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[6]_i_8_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.328    12.746 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[6]_i_2/O
                         net (fo=3, routed)           1.161    13.907    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[6]_i_1/O
                         net (fo=12, routed)          1.347    15.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_reg_rep[7][4]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.150    15.528 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_rep[6]_i_1/O
                         net (fo=2, routed)           0.773    16.301    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]_0[4]
    SLICE_X44Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.492   168.516    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X44Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[6]/C
                         clock pessimism              0.115   168.631    
                         clock uncertainty           -0.362   168.269    
    SLICE_X44Y49         FDCE (Setup_fdce_C_D)       -0.285   167.984    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[6]
  -------------------------------------------------------------------
                         required time                        167.984    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                151.683    

Slack (MET) :             151.728ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.643ns  (logic 2.675ns (18.269%)  route 11.968ns (81.731%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 168.516 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.962 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.625    11.586    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_4
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.306    11.892 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35/O
                         net (fo=1, routed)           0.796    12.688    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.812 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=1, routed)           0.809    13.622    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.124    13.746 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           0.590    14.335    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[7]
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    14.459 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[7]_i_2/O
                         net (fo=12, routed)          1.175    15.635    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_reg_rep[7][5]
    SLICE_X44Y49         LUT2 (Prop_lut2_I1_O)        0.152    15.787 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_rep[7]_i_2/O
                         net (fo=2, routed)           0.525    16.312    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]_0[5]
    SLICE_X46Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.492   168.516    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X46Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]/C
                         clock pessimism              0.115   168.631    
                         clock uncertainty           -0.362   168.269    
    SLICE_X46Y49         FDCE (Setup_fdce_C_D)       -0.230   168.039    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]
  -------------------------------------------------------------------
                         required time                        168.039    
                         arrival time                         -16.312    
  -------------------------------------------------------------------
                         slack                                151.728    

Slack (MET) :             151.806ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.404ns  (logic 2.701ns (18.752%)  route 11.703ns (81.248%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 168.505 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.888 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[2]
                         net (fo=1, routed)           0.750    11.638    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_5
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.328    11.966 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[6]_i_8/O
                         net (fo=1, routed)           0.452    12.418    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[6]_i_8_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.328    12.746 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[6]_i_2/O
                         net (fo=3, routed)           1.161    13.907    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[6]
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.031 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[6]_i_1/O
                         net (fo=12, routed)          1.347    15.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_reg_rep[7][4]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.150    15.528 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_rep[6]_i_1/O
                         net (fo=2, routed)           0.545    16.073    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]_0[4]
    SLICE_X45Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   168.505    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X45Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[6]/C
                         clock pessimism              0.000   168.505    
                         clock uncertainty           -0.362   168.144    
    SLICE_X45Y50         FDCE (Setup_fdce_C_D)       -0.265   167.879    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[6]
  -------------------------------------------------------------------
                         required time                        167.879    
                         arrival time                         -16.073    
  -------------------------------------------------------------------
                         slack                                151.806    

Slack (MET) :             151.893ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.463ns  (logic 2.779ns (19.214%)  route 11.684ns (80.786%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 168.505 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.871 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[0]
                         net (fo=2, routed)           0.843    11.713    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[0]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.327    12.040 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7/O
                         net (fo=1, routed)           0.659    12.700    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.326    13.026 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_2/O
                         net (fo=3, routed)           0.998    14.024    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[4]_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.148 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[4]_i_1/O
                         net (fo=13, routed)          0.935    15.082    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[4]
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.206 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.171    15.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124    15.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.631    16.132    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A4
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   168.505    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.000   168.505    
                         clock uncertainty           -0.362   168.144    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   168.025    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                        168.025    
                         arrival time                         -16.132    
  -------------------------------------------------------------------
                         slack                                151.893    

Slack (MET) :             151.893ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.463ns  (logic 2.779ns (19.214%)  route 11.684ns (80.786%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 168.505 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/Q
                         net (fo=137, routed)         3.880     6.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_31[4]
    SLICE_X52Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.129 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[7]_i_78/O
                         net (fo=1, routed)           0.669     6.798    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I5_O)        0.124     6.922 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.005     7.927    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.051 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.354     9.406    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X45Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.530 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.538    10.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.648 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.001    10.649    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.871 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[0]
                         net (fo=2, routed)           0.843    11.713    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[0]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.327    12.040 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7/O
                         net (fo=1, routed)           0.659    12.700    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.326    13.026 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_2/O
                         net (fo=3, routed)           0.998    14.024    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[4]_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.148 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[4]_i_1/O
                         net (fo=13, routed)          0.935    15.082    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[4]
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.124    15.206 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.171    15.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124    15.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.631    16.132    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A4
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   168.505    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
                         clock pessimism              0.000   168.505    
                         clock uncertainty           -0.362   168.144    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   168.025    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                        168.025    
                         arrival time                         -16.132    
  -------------------------------------------------------------------
                         slack                                151.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.213ns (47.508%)  route 0.235ns (52.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X38Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[9]/Q
                         net (fo=4, routed)           0.235     0.960    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q[9]
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.049     1.009 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.009    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_s[9]
    SLICE_X39Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X39Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.107     0.937    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.307ns (67.046%)  route 0.151ns (32.954%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X45Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.128     0.689 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[3]/Q
                         net (fo=24, routed)          0.151     0.840    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep_n_0_[3]
    SLICE_X44Y48         LUT6 (Prop_lut6_I3_O)        0.098     0.938 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/g2_b2/O
                         net (fo=1, routed)           0.000     0.938    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/g2_b2_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.062     1.000 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.000    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]_i_3_n_0
    SLICE_X44Y48         MUXF8 (Prop_muxf8_I1_O)      0.019     1.019 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.019    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_v[2]
    SLICE_X44Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X44Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]/C
                         clock pessimism              0.000     0.830    
    SLICE_X44Y48         FDCE (Hold_fdce_C_D)         0.105     0.935    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.227ns (50.739%)  route 0.220ns (49.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X40Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/Q
                         net (fo=11, routed)          0.220     0.911    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/ale
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.099     1.010 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1/O
                         net (fo=1, routed)           0.000     1.010    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1_n_0
    SLICE_X43Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X43Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/C
                         clock pessimism              0.000     0.829    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.092     0.921    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.936%)  route 0.280ns (60.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X41Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/Q
                         net (fo=1, routed)           0.280     0.981    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/accu_shadow_q_reg[7][0]
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.026 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/accu_shadow_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.026    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[7]_3[0]
    SLICE_X47Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X47Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[0]/C
                         clock pessimism              0.000     0.830    
    SLICE_X47Y48         FDCE (Hold_fdce_C_D)         0.091     0.921    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.118%)  route 0.302ns (61.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X39Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[7]/Q
                         net (fo=3, routed)           0.302     1.006    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/Q[7]
    SLICE_X41Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.051 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_i_1/O
                         net (fo=1, routed)           0.000     1.051    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q1_out
    SLICE_X41Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X41Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/C
                         clock pessimism              0.000     0.829    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.092     0.921    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.073%)  route 0.200ns (60.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X40Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/Q
                         net (fo=11, routed)          0.200     0.890    dkong_i/dkong_system_wrapper_0/inst/inst/sou/ale
    SLICE_X46Y50         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X46Y50         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[6]/C
                         clock pessimism              0.000     0.829    
    SLICE_X46Y50         FDRE (Hold_fdre_C_CE)       -0.070     0.759    dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.073%)  route 0.200ns (60.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X40Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.128     0.691 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/ale_q_reg/Q
                         net (fo=11, routed)          0.200     0.890    dkong_i/dkong_system_wrapper_0/inst/inst/sou/ale
    SLICE_X46Y50         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X46Y50         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[7]/C
                         clock pessimism              0.000     0.829    
    SLICE_X46Y50         FDRE (Hold_fdre_C_CE)       -0.070     0.759    dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.462%)  route 0.339ns (64.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X39Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/Q
                         net (fo=1, routed)           0.339     1.042    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]_0[2]
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.087 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.087    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o[2]_i_1_n_0
    SLICE_X38Y51         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X38Y51         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
                         clock pessimism              0.000     0.829    
    SLICE_X38Y51         FDPE (Hold_fdpe_C_D)         0.121     0.950    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.721%)  route 0.508ns (78.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X37Y48         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.704 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/Q
                         net (fo=2, routed)           0.508     1.212    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X3Y20         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.889     0.891    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y20         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.891    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.074    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.721%)  route 0.508ns (78.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X37Y48         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.704 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/Q
                         net (fo=2, routed)           0.508     1.212    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X3Y21         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.889     0.891    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y21         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.891    
    RAMB18_X3Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.074    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soundclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 83.510 }
Period(ns):         167.021
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB18_X3Y20     dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB18_X3Y20     dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB18_X3Y21     dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB18_X3Y21     dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         167.021     164.866    BUFGCTRL_X0Y1    dkong_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         167.021     165.772    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDPE/C              n/a            1.000         167.021     166.021    SLICE_X37Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/FSM_onehot_int_state_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         167.021     166.021    SLICE_X39Y50     dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/FSM_onehot_int_state_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         167.021     166.021    SLICE_X39Y50     dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/FSM_onehot_int_state_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         167.021     166.021    SLICE_X40Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/ale_q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       167.021     46.339     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y51     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y51     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y51     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y51     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y52     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y51     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X46Y51     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vgaclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.634ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.988ns (30.424%)  route 4.546ns (69.576%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.204 - 39.723 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.831     1.834    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     2.716 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.227     4.943    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[77]
    SLICE_X55Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.067 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.067    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X55Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     5.279 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.279    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X55Y23         MUXF8 (Prop_muxf8_I1_O)      0.094     5.373 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.402     6.775    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_2
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.344     7.119 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3/O
                         net (fo=1, routed)           0.918     8.037    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.332     8.369 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2/O
                         net (fo=1, routed)           0.000     8.369    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2_n_0
    SLICE_X42Y27         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.478    41.204    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X42Y27         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/C
                         clock pessimism              0.014    41.218    
                         clock uncertainty           -0.294    40.924    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.079    41.003    dkong_i/framedoubler_slow_0/inst/out_g_reg[3]
  -------------------------------------------------------------------
                         required time                         41.003    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                 32.634    

Slack (MET) :             32.896ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.795ns (27.947%)  route 4.628ns (72.053%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.204 - 39.723 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.781     1.784    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     2.666 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.027     4.693    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[52]
    SLICE_X24Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.817 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.817    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X24Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.062 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.062    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X24Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     5.166 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.642     6.808    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_3
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.316     7.124 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2/O
                         net (fo=1, routed)           0.960     8.083    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1/O
                         net (fo=1, routed)           0.000     8.207    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.478    41.204    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X42Y27         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/C
                         clock pessimism              0.115    41.319    
                         clock uncertainty           -0.294    41.025    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.079    41.104    dkong_i/framedoubler_slow_0/inst/out_g_reg[2]
  -------------------------------------------------------------------
                         required time                         41.104    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 32.896    

Slack (MET) :             32.987ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.746ns (28.259%)  route 4.433ns (71.741%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 41.203 - 39.723 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.831     1.834    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.716 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.983     4.699    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[78]
    SLICE_X54Y18         LUT6 (Prop_lut6_I3_O)        0.124     4.823 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.823    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X54Y18         MUXF7 (Prop_muxf7_I0_O)      0.209     5.032 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.032    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X54Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     5.120 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.420     6.540    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_1
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.319     6.859 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2/O
                         net (fo=1, routed)           1.030     7.889    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.013 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1/O
                         net (fo=1, routed)           0.000     8.013    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.477    41.203    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X42Y26         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
                         clock pessimism              0.014    41.217    
                         clock uncertainty           -0.294    40.923    
    SLICE_X42Y26         FDRE (Setup_fdre_C_D)        0.077    41.000    dkong_i/framedoubler_slow_0/inst/out_b_reg[2]
  -------------------------------------------------------------------
                         required time                         41.000    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                 32.987    

Slack (MET) :             33.046ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 2.023ns (32.237%)  route 4.252ns (67.763%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.204 - 39.723 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.781     1.784    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     2.666 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.033     4.700    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[51]
    SLICE_X24Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.824    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X24Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     5.069 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.069    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X24Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     5.173 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.588     6.761    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_4
    SLICE_X41Y22         LUT3 (Prop_lut3_I2_O)        0.342     7.103 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2/O
                         net (fo=1, routed)           0.631     7.734    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.326     8.060 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1/O
                         net (fo=1, routed)           0.000     8.060    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.478    41.204    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X42Y27         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/C
                         clock pessimism              0.115    41.319    
                         clock uncertainty           -0.294    41.025    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.081    41.106    dkong_i/framedoubler_slow_0/inst/out_g_reg[1]
  -------------------------------------------------------------------
                         required time                         41.106    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                 33.046    

Slack (MET) :             33.150ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.795ns (30.072%)  route 4.174ns (69.927%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.206 - 39.723 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836     1.839    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     2.721 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.119     4.841    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[50]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     4.965 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.965    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I1_O)      0.245     5.210 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.210    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X55Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.314 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.479     6.793    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_5
    SLICE_X41Y25         LUT6 (Prop_lut6_I3_O)        0.316     7.109 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2/O
                         net (fo=1, routed)           0.576     7.684    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.808 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.808    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.480    41.206    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X41Y28         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/C
                         clock pessimism              0.014    41.220    
                         clock uncertainty           -0.294    40.926    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)        0.032    40.958    dkong_i/framedoubler_slow_0/inst/out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                 33.150    

Slack (MET) :             33.191ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.746ns (29.436%)  route 4.186ns (70.564%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.206 - 39.723 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.831     1.834    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     2.716 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.320     5.036    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[72]
    SLICE_X54Y20         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.160    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X54Y20         MUXF7 (Prop_muxf7_I0_O)      0.209     5.369 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.369    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X54Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     5.457 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.317     6.774    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_7
    SLICE_X41Y25         LUT6 (Prop_lut6_I3_O)        0.319     7.093 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2/O
                         net (fo=1, routed)           0.549     7.642    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.766 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.766    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.480    41.206    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X41Y28         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/C
                         clock pessimism              0.014    41.220    
                         clock uncertainty           -0.294    40.926    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)        0.031    40.957    dkong_i/framedoubler_slow_0/inst/out_r_reg[1]
  -------------------------------------------------------------------
                         required time                         40.957    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                 33.191    

Slack (MET) :             33.191ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.794ns (30.790%)  route 4.033ns (69.210%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.204 - 39.723 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836     1.839    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     2.721 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.978     4.699    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[55]
    SLICE_X54Y21         LUT6 (Prop_lut6_I1_O)        0.124     4.823 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.823    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X54Y21         MUXF7 (Prop_muxf7_I1_O)      0.247     5.070 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.070    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X54Y21         MUXF8 (Prop_muxf8_I0_O)      0.098     5.168 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.025     6.193    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I2_O)        0.319     6.512 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2/O
                         net (fo=1, routed)           0.840     7.352    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.476 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1/O
                         net (fo=1, routed)           0.190     7.666    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.478    41.204    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X43Y27         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
                         clock pessimism              0.014    41.218    
                         clock uncertainty           -0.294    40.924    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)       -0.067    40.857    dkong_i/framedoubler_slow_0/inst/out_b_reg[3]
  -------------------------------------------------------------------
                         required time                         40.857    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                 33.191    

Slack (MET) :             33.196ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.795ns (29.537%)  route 4.282ns (70.463%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.206 - 39.723 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.781     1.784    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     2.666 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.810     4.476    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[49]
    SLICE_X23Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.600 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.600    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X23Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     4.845 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.845    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X23Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     4.949 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.758     6.707    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_6
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.316     7.023 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2/O
                         net (fo=1, routed)           0.714     7.738    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.862 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.862    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.480    41.206    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X41Y28         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/C
                         clock pessimism              0.115    41.321    
                         clock uncertainty           -0.294    41.027    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)        0.031    41.058    dkong_i/framedoubler_slow_0/inst/out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         41.058    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                 33.196    

Slack (MET) :             33.806ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.642ns (12.201%)  route 4.620ns (87.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 41.340 - 39.723 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.646     1.649    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X38Y25         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518     2.167 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/Q
                         net (fo=34, routed)          4.258     6.425    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X10Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.549 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.362     6.911    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.614    41.340    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    41.454    
                         clock uncertainty           -0.294    41.160    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.717    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.717    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                 33.806    

Slack (MET) :             33.957ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 0.774ns (15.352%)  route 4.268ns (84.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 41.371 - 39.723 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.646     1.649    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X38Y25         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.478     2.127 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[6]/Q
                         net (fo=34, routed)          3.344     5.471    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X74Y22         LUT4 (Prop_lut4_I1_O)        0.296     5.767 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.923     6.691    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.645    41.371    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.014    41.385    
                         clock uncertainty           -0.294    41.090    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.647    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 33.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.558     0.560    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y38         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.056     0.757    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[0]
    SLICE_X46Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.802 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.802    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X46Y38         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.825     0.827    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y38         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.254     0.573    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.120     0.693    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.559     0.561    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X47Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     0.768    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/p_1_in
    SLICE_X46Y42         LUT5 (Prop_lut5_I1_O)        0.045     0.813 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.813    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X46Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.826     0.828    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.254     0.574    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.121     0.695    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.140%)  route 0.488ns (74.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.548     0.550    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X38Y26         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[3]/Q
                         net (fo=32, routed)          0.488     1.202    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.875     0.877    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.872    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.055    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.875%)  route 0.495ns (75.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.548     0.550    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X38Y26         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[1]/Q
                         net (fo=34, routed)          0.495     1.209    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.875     0.877    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.872    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.055    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.412%)  route 0.518ns (78.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.550     0.552    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X37Y28         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[0]/Q
                         net (fo=35, routed)          0.518     1.210    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.875     0.877    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.872    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.055    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.164ns (24.631%)  route 0.502ns (75.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.547     0.549    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X38Y25         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.164     0.713 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[0]/Q
                         net (fo=34, routed)          0.502     1.214    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.875     0.877    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.872    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.055    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.558     0.560    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y39         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.779    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X46Y39         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.825     0.827    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X46Y39         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.560    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.060     0.620    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.559     0.561    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.780    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X46Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.826     0.828    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X46Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.561    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.060     0.621    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.141ns (20.749%)  route 0.539ns (79.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.550     0.552    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X37Y28         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[5]/Q
                         net (fo=30, routed)          0.539     1.231    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.875     0.877    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.872    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.055    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.375%)  route 0.103ns (35.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.552     0.554    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X41Y30         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[1]/Q
                         net (fo=11, routed)          0.103     0.798    dkong_i/framedoubler_slow_0/inst/out_vcount_reg_n_0_[1]
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.843 r  dkong_i/framedoubler_slow_0/inst/out_vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.843    dkong_i/framedoubler_slow_0/inst/out_vcount[5]_i_1_n_0
    SLICE_X40Y30         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.817     0.819    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X40Y30         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_vcount_reg[5]/C
                         clock pessimism             -0.252     0.567    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.092     0.659    dkong_i/framedoubler_slow_0/inst/out_vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.723
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y2      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X1Y2      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X0Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X3Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X3Y3      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y5      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X0Y1      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y3      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X1Y3      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.723      173.637    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X46Y40     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X46Y40     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X54Y16     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X54Y16     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y38     dkong_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y39     dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y39     dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y39     dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y39     dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X47Y38     dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X46Y40     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X46Y40     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y19     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y18     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X54Y18     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X54Y16     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y19     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y18     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X54Y18     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X54Y16     dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  soundclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.651ns,  Total Violation       -1.651ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.651ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (coreclk_dkong_clk_wiz_0_0 rise@1170.624ns - soundclk_dkong_clk_wiz_0_0 rise@1169.146ns)
  Data Path Delay:        2.298ns  (logic 0.456ns (19.843%)  route 1.842ns (80.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 1172.120 - 1170.624 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 1170.805 - 1169.146 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   1169.146  1169.146 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1169.146 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806  1170.952    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  1167.159 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  1169.048    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  1169.149 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.656  1170.805    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X39Y50         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDPE (Prop_fdpe_C_Q)         0.456  1171.261 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/Q
                         net (fo=1, routed)           1.842  1173.103    dkong_i/dkong_system_wrapper_0/inst/inst/pb_out[4]
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1170.624  1170.624 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1170.624 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612  1172.236    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425  1168.810 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725  1170.536    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1170.626 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.493  1172.120    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/C
                         clock pessimism             -0.174  1171.946    
                         clock uncertainty           -0.482  1171.464    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)       -0.013  1171.451    dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]
  -------------------------------------------------------------------
                         required time                       1171.451    
                         arrival time                       -1173.103    
  -------------------------------------------------------------------
                         slack                                 -1.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.837%)  route 0.878ns (86.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X39Y50         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDPE (Prop_fdpe_C_Q)         0.141     0.702 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[4]/Q
                         net (fo=1, routed)           0.878     1.580    dkong_i/dkong_system_wrapper_0/inst/inst/pb_out[4]
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.064     1.426    dkong_i/dkong_system_wrapper_0/inst/inst/in2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          142  Failing Endpoints,  Worst Slack       -3.725ns,  Total Violation     -420.243ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.725ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.451ns  (logic 1.387ns (31.162%)  route 3.064ns (68.838%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.782   672.538    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/A3
    SLICE_X46Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.176   672.714 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/O
                         net (fo=1, routed)           0.000   672.714    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[5]
    SLICE_X46Y51         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X46Y51         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]/C
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.077   668.989    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]
  -------------------------------------------------------------------
                         required time                        668.989    
                         arrival time                        -672.714    
  -------------------------------------------------------------------
                         slack                                 -3.725    

Slack (VIOLATED) :        -3.718ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.448ns  (logic 1.384ns (31.115%)  route 3.064ns (68.885%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.782   672.538    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A3
    SLICE_X46Y51         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.173   672.711 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/O
                         net (fo=1, routed)           0.000   672.711    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[6]
    SLICE_X46Y51         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X46Y51         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/C
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y51         FDRE (Setup_fdre_C_D)        0.081   668.993    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]
  -------------------------------------------------------------------
                         required time                        668.993    
                         arrival time                        -672.711    
  -------------------------------------------------------------------
                         slack                                 -3.718    

Slack (VIOLATED) :        -3.717ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.284ns  (logic 1.211ns (28.267%)  route 3.073ns (71.733%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.791   672.547    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A3
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                        668.830    
                         arrival time                        -672.547    
  -------------------------------------------------------------------
                         slack                                 -3.717    

Slack (VIOLATED) :        -3.717ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.284ns  (logic 1.211ns (28.267%)  route 3.073ns (71.733%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.791   672.547    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A3
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                        668.830    
                         arrival time                        -672.547    
  -------------------------------------------------------------------
                         slack                                 -3.717    

Slack (VIOLATED) :        -3.717ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.284ns  (logic 1.211ns (28.267%)  route 3.073ns (71.733%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.791   672.547    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/A3
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                        668.830    
                         arrival time                        -672.547    
  -------------------------------------------------------------------
                         slack                                 -3.717    

Slack (VIOLATED) :        -3.717ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.284ns  (logic 1.211ns (28.267%)  route 3.073ns (71.733%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.791   672.547    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/A3
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y52         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                        668.830    
                         arrival time                        -672.547    
  -------------------------------------------------------------------
                         slack                                 -3.717    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.275ns  (logic 1.211ns (28.327%)  route 3.064ns (71.673%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.782   672.538    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A3
    SLICE_X46Y51         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/WCLK
    SLICE_X46Y51         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y51         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                        668.830    
                         arrival time                        -672.538    
  -------------------------------------------------------------------
                         slack                                 -3.708    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.275ns  (logic 1.211ns (28.327%)  route 3.064ns (71.673%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.782   672.538    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/A3
    SLICE_X46Y51         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/WCLK
    SLICE_X46Y51         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y51         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                        668.830    
                         arrival time                        -672.538    
  -------------------------------------------------------------------
                         slack                                 -3.708    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.275ns  (logic 1.211ns (28.327%)  route 3.064ns (71.673%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.782   672.538    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A3
    SLICE_X46Y51         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/WCLK
    SLICE_X46Y51         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y51         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                        668.830    
                         arrival time                        -672.538    
  -------------------------------------------------------------------
                         slack                                 -3.708    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.275ns  (logic 1.211ns (28.327%)  route 3.064ns (71.673%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 669.568 - 668.083 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 668.263 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.655   668.263    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.419   668.682 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.458   669.140    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.296   669.436 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.296   669.732    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124   669.856 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.567   670.423    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   670.547 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.497   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124   671.168 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.464   671.632    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.124   671.756 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.782   672.538    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/A3
    SLICE_X46Y51         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.482   669.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/WCLK
    SLICE_X46Y51         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.174   669.394    
                         clock uncertainty           -0.482   668.912    
    SLICE_X46Y51         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                        668.830    
                         arrival time                        -672.538    
  -------------------------------------------------------------------
                         slack                                 -3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.316ns (30.247%)  route 0.729ns (69.753%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.128     0.689 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.146     0.835    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.098     0.933 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.108     1.041    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.086 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.181     1.267    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.312 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.294     1.605    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/D
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X46Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.507    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.276ns (25.683%)  route 0.799ns (74.317%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[0]/Q
                         net (fo=1, routed)           0.219     0.920    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.965 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[0]_i_9/O
                         net (fo=1, routed)           0.211     1.177    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]_4
    SLICE_X44Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.222 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3/O
                         net (fo=1, routed)           0.128     1.350    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_3_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I3_O)        0.045     1.395 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.240     1.635    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/D
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X46Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.505    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.208ns (20.077%)  route 0.828ns (79.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X36Y49         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDSE (Prop_fdse_C_Q)         0.164     0.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/Q
                         net (fo=4, routed)           0.828     1.555    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sfx_port[0]
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.044     1.599 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/t1_q_i_1/O
                         net (fo=1, routed)           0.000     1.599    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg_1
    SLICE_X43Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X43Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.107     1.468    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.276ns (25.603%)  route 0.802ns (74.397%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/Q
                         net (fo=1, routed)           0.166     0.868    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[1]
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.913 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[1]_i_8/O
                         net (fo=1, routed)           0.223     1.136    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[1]_2
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.181 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3/O
                         net (fo=1, routed)           0.143     1.324    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.369 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_1/O
                         net (fo=15, routed)          0.270     1.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/D
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X46Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.338%)  route 0.819ns (79.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X36Y51         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDSE (Prop_fdse_C_Q)         0.164     0.725 f  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/Q
                         net (fo=3, routed)           0.819     1.543    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg_1
    SLICE_X43Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.588 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1/O
                         net (fo=1, routed)           0.000     1.588    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1_n_0
    SLICE_X43Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X43Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.092     1.453    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.361ns (34.775%)  route 0.677ns (65.225%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.128     0.689 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.146     0.835    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.098     0.933 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.108     1.041    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.086 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.181     1.267    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.312 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.242     1.554    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[7]_0[0]
    SLICE_X43Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.599 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.599    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/p_0_in__0[2]
    SLICE_X43Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X43Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[2]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.091     1.453    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.317ns (28.902%)  route 0.780ns (71.098%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.128     0.689 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.178     0.867    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.099     0.966 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.196     1.162    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.207 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.156     1.363    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.408 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.250     1.657    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/D
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/WCLK
    SLICE_X46Y52         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X46Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.505    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.321ns (30.501%)  route 0.731ns (69.499%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/Q
                         net (fo=1, routed)           0.166     0.868    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[1]
    SLICE_X43Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.913 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[1]_i_8/O
                         net (fo=1, routed)           0.223     1.136    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[1]_2
    SLICE_X42Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.181 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3/O
                         net (fo=1, routed)           0.143     1.324    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.369 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_1/O
                         net (fo=15, routed)          0.199     1.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[1]
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.613 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[2]_i_1/O
                         net (fo=2, routed)           0.000     1.613    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/D[2]
    SLICE_X47Y52         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/soundclk
    SLICE_X47Y52         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X47Y52         FDCE (Hold_fdce_C_D)         0.092     1.453    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.299ns (28.355%)  route 0.756ns (71.645%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X36Y51         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDSE (Prop_fdse_C_Q)         0.164     0.725 f  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/Q
                         net (fo=3, routed)           0.304     1.029    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_q_reg
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.074 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_7/O
                         net (fo=1, routed)           0.198     1.271    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.316 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_2/O
                         net (fo=1, routed)           0.254     1.570    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_reg_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.615 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_i_1/O
                         net (fo=1, routed)           0.000     1.615    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg_0
    SLICE_X37Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X37Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.092     1.454    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.361ns (34.292%)  route 0.692ns (65.708%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X43Y52         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDSE (Prop_fdse_C_Q)         0.128     0.689 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.146     0.835    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.098     0.933 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.108     1.041    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.086 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.181     1.267    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.312 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.257     1.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X45Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.613 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/temp_req_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.613    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/D[2]
    SLICE_X45Y53         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.826     0.828    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X45Y53         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[2]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.482     1.360    
    SLICE_X45Y53         FDCE (Hold_fdce_C_D)         0.092     1.452    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.018ns,  Total Violation       -3.018ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.018ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.185ns  (vgaclk_dkong_clk_wiz_0_0 rise@3138.106ns - coreclk_dkong_clk_wiz_0_0 rise@3137.921ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.969%)  route 1.948ns (81.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 3139.591 - 3138.106 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 3139.576 - 3137.921 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   3137.921  3137.921 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3137.921 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806  3139.727    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  3135.934 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  3137.823    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3137.924 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.652  3139.576    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X43Y29         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456  3140.032 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           1.948  3141.980    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X41Y29         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                   3138.106  3138.106 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3138.106 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612  3139.719    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  3136.293 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  3138.018    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3138.109 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.481  3139.591    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X41Y29         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism             -0.174  3139.417    
                         clock uncertainty           -0.414  3139.003    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.040  3138.963    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                       3138.962    
                         arrival time                       -3141.980    
  -------------------------------------------------------------------
                         slack                                 -3.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.581%)  route 0.826ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.551     0.553    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X43Y29         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           0.826     1.520    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X41Y29         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.816     0.818    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X41Y29         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism              0.050     0.868    
                         clock uncertainty            0.414     1.282    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.078     1.360    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          155  Failing Endpoints,  Worst Slack       -2.249ns,  Total Violation     -330.261ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[4]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.355%)  route 1.903ns (76.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 669.569 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.079   670.758    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X39Y51         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.483   669.569    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X39Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[4]/C
                         clock pessimism             -0.174   669.395    
                         clock uncertainty           -0.482   668.913    
    SLICE_X39Y51         FDCE (Recov_fdce_C_CLR)     -0.405   668.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[4]
  -------------------------------------------------------------------
                         required time                        668.508    
                         arrival time                        -670.757    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[6]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.355%)  route 1.903ns (76.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 669.569 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.079   670.758    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X39Y51         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.483   669.569    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X39Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[6]/C
                         clock pessimism             -0.174   669.395    
                         clock uncertainty           -0.482   668.913    
    SLICE_X39Y51         FDCE (Recov_fdce_C_CLR)     -0.405   668.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[6]
  -------------------------------------------------------------------
                         required time                        668.508    
                         arrival time                        -670.757    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.355%)  route 1.903ns (76.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 669.569 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.079   670.758    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X39Y51         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.483   669.569    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X39Y51         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]/C
                         clock pessimism             -0.174   669.395    
                         clock uncertainty           -0.482   668.913    
    SLICE_X39Y51         FDCE (Recov_fdce_C_CLR)     -0.405   668.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]
  -------------------------------------------------------------------
                         required time                        668.508    
                         arrival time                        -670.757    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.248ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.492ns  (logic 0.580ns (23.270%)  route 1.912ns (76.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.088   670.767    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/SR[0]
    SLICE_X43Y49         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X43Y49         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[2]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X43Y49         FDCE (Recov_fdce_C_CLR)     -0.405   668.519    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        668.519    
                         arrival time                        -670.767    
  -------------------------------------------------------------------
                         slack                                 -2.248    

Slack (VIOLATED) :        -2.231ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[1]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.476ns  (logic 0.580ns (23.429%)  route 1.896ns (76.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.072   670.750    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X40Y47         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X40Y47         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[1]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405   668.519    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[1]
  -------------------------------------------------------------------
                         required time                        668.519    
                         arrival time                        -670.750    
  -------------------------------------------------------------------
                         slack                                 -2.231    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[7]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.455%)  route 1.893ns (76.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.069   670.747    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/SR[0]
    SLICE_X43Y48         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/soundclk
    SLICE_X43Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[7]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.405   668.519    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[7]
  -------------------------------------------------------------------
                         required time                        668.519    
                         arrival time                        -670.747    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.226ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.471ns  (logic 0.580ns (23.470%)  route 1.891ns (76.530%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.067   670.745    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X41Y47         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X41Y47         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X41Y47         FDCE (Recov_fdce_C_CLR)     -0.405   668.519    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]
  -------------------------------------------------------------------
                         required time                        668.519    
                         arrival time                        -670.745    
  -------------------------------------------------------------------
                         slack                                 -2.226    

Slack (VIOLATED) :        -2.207ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.451ns  (logic 0.580ns (23.662%)  route 1.871ns (76.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 669.579 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.047   670.725    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X39Y46         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.492   669.579    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X39Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                         clock pessimism             -0.174   669.405    
                         clock uncertainty           -0.482   668.923    
    SLICE_X39Y46         FDCE (Recov_fdce_C_CLR)     -0.405   668.518    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]
  -------------------------------------------------------------------
                         required time                        668.518    
                         arrival time                        -670.725    
  -------------------------------------------------------------------
                         slack                                 -2.207    

Slack (VIOLATED) :        -2.205ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/PRE
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.483ns  (logic 0.580ns (23.355%)  route 1.903ns (76.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 669.569 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.079   670.758    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/SR[0]
    SLICE_X38Y51         FDPE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.483   669.569    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X38Y51         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
                         clock pessimism             -0.174   669.395    
                         clock uncertainty           -0.482   668.913    
    SLICE_X38Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   668.552    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]
  -------------------------------------------------------------------
                         required time                        668.552    
                         arrival time                        -670.757    
  -------------------------------------------------------------------
                         slack                                 -2.205    

Slack (VIOLATED) :        -2.205ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[3]/PRE
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.494ns  (logic 0.580ns (23.255%)  route 1.914ns (76.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456   668.730 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.824   669.554    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.124   669.678 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         1.090   670.768    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X42Y47         FDPE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X42Y47         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[3]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X42Y47         FDPE (Recov_fdpe_C_PRE)     -0.361   668.563    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[3]
  -------------------------------------------------------------------
                         required time                        668.563    
                         arrival time                        -670.768    
  -------------------------------------------------------------------
                         slack                                 -2.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_enable_q_reg/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.626%)  route 0.636ns (77.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.364     1.385    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/SR[0]
    SLICE_X43Y53         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_enable_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.826     0.828    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X43Y53         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_enable_q_reg/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.482     1.360    
    SLICE_X43Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_enable_q_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.943%)  route 0.662ns (78.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.390     1.410    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X39Y48         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X39Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.270    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.943%)  route 0.662ns (78.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.390     1.410    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X39Y48         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X39Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.270    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.943%)  route 0.662ns (78.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.390     1.410    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X39Y48         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X39Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.270    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.704%)  route 0.671ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.399     1.420    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/SR[0]
    SLICE_X37Y48         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X37Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.270    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/PRE
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.704%)  route 0.671ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.399     1.420    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/SR[0]
    SLICE_X37Y48         FDPE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X37Y48         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X37Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.267    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]/PRE
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.704%)  route 0.671ns (78.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.399     1.420    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/SR[0]
    SLICE_X37Y48         FDPE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X37Y48         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X37Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.267    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.646%)  route 0.673ns (78.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.401     1.422    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/SR[0]
    SLICE_X47Y52         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/soundclk
    SLICE_X47Y52         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X47Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[4]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.646%)  route 0.673ns (78.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.401     1.422    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/SR[0]
    SLICE_X47Y52         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/soundclk
    SLICE_X47Y52         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[4]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X47Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.897%)  route 0.704ns (79.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=545, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y48         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.272     0.976    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X41Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.021 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=577, routed)         0.432     1.453    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X42Y52         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2135, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=183, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X42Y52         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X42Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.294    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.159    





