{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544209283961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544209283970 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC_D8M_RTL 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC_D8M_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544209284052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544209284106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544209284106 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK audio_controller:microphoneSetup\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"audio_controller:microphoneSetup\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1544209284280 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2 " "RST port on the PLL is not properly connected on instance sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1544209284337 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/db/sdram_pll_altpll.v" 78 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1544209284337 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1544209284344 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1544209284391 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1544209284428 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544209285059 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544209285212 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544209285752 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544209285866 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1544209298980 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "audio_controller:microphoneSetup\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL audio_controller:microphoneSetup\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1544209299415 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1544209299415 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y32_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y32_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1544209299417 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1544209299417 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1544209299417 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1544209299417 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1544209299419 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1544209299419 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio_controller:microphoneSetup\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|clk\[0\]~CLKENA0 1 global CLKCTRL_G6 " "audio_controller:microphoneSetup\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\|clk\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544209299732 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 533 global CLKCTRL_G1 " "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 533 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544209299732 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 1 global CLKCTRL_G2 " "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_generic_pll2_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544209299732 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 698 global CLKCTRL_G0 " "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 698 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544209299732 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1 global CLKCTRL_G4 " "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544209299732 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544209299732 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1287 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 1287 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544209299732 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 100 global CLKCTRL_G7 " "CLOCK2_50~inputCLKENA0 with 100 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544209299732 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[2\]~inputCLKENA0 190 global CLKCTRL_G3 " "KEY\[2\]~inputCLKENA0 with 190 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544209299732 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544209299732 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544209299734 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1544209302558 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7lp1 " "Entity dcfifo_7lp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544209302561 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544209302561 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544209302561 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kkp1 " "Entity dcfifo_kkp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544209302561 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544209302561 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544209302561 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1544209302561 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_D8M_RTL.sdc " "Reading SDC File: 'DE1_SOC_D8M_RTL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544209302593 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE1_SOC_D8M_RTL.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302595 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_D8M_RTL.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE1_SOC_D8M_RTL.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302596 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 16 altera_reserved_tdi port " "Ignored filter at DE1_SOC_D8M_RTL.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 16 altera_reserved_tck clock " "Ignored filter at DE1_SOC_D8M_RTL.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_RTL.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC_D8M_RTL.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302596 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_RTL.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_RTL.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 17 altera_reserved_tms port " "Ignored filter at DE1_SOC_D8M_RTL.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_RTL.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC_D8M_RTL.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302596 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302596 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_RTL.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_RTL.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 18 altera_reserved_tdo port " "Ignored filter at DE1_SOC_D8M_RTL.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_RTL.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_D8M_RTL.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302597 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_RTL.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_RTL.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 21 u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE1_SOC_D8M_RTL.sdc(21): u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302597 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE1_SOC_D8M_RTL.sdc 21 Argument -source is an empty collection " "Ignored create_generated_clock at DE1_SOC_D8M_RTL.sdc(21): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll_sys\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302597 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302597 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 24 u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE1_SOC_D8M_RTL.sdc(24): u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE1_SOC_D8M_RTL.sdc 24 Argument -source is an empty collection " "Ignored create_generated_clock at DE1_SOC_D8M_RTL.sdc(24): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] -invert " "create_generated_clock -source \[get_pins \{ u0\|pll_sys\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] -invert" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302598 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302598 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "MIPI_PIXEL_CLK " "Overwriting existing clock: MIPI_PIXEL_CLK" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1544209302598 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 14 -duty_cycle 50.00 -name \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 14 -duty_cycle 50.00 -name \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544209302600 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544209302600 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544209302600 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544209302600 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544209302600 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544209302600 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544209302600 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544209302600 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544209302600 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1544209302600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1544209302600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 67 clk_dram_ext clock " "Ignored filter at DE1_SOC_D8M_RTL.sdc(67): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_RTL.sdc 67 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_RTL.sdc(67): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302605 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC_D8M_RTL.sdc 68 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC_D8M_RTL.sdc(68): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302605 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 71 u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE1_SOC_D8M_RTL.sdc(71): u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE1_SOC_D8M_RTL.sdc 70 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE1_SOC_D8M_RTL.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                          -setup 2            " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                          -setup 2           " {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302606 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE1_SOC_D8M_RTL.sdc 70 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE1_SOC_D8M_RTL.sdc(70): Argument <to> is an empty collection" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302606 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_RTL.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_RTL.sdc(86): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302607 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_RTL.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_RTL.sdc(87): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302607 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_RTL.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_RTL.sdc(88): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302607 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302607 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_RTL.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_RTL.sdc(89): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302607 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 94 VGA_BLANK port " "Ignored filter at DE1_SOC_D8M_RTL.sdc(94): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302608 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_D8M_RTL.sdc 94 clk_vga_ext clock " "Ignored filter at DE1_SOC_D8M_RTL.sdc(94): clk_vga_ext could not be matched with a clock" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544209302608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_RTL.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_RTL.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext  0.3 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302608 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_D8M_RTL.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC_D8M_RTL.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.6 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302608 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE1_SOC_D8M_RTL.sdc 100 Argument -group with value \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at DE1_SOC_D8M_RTL.sdc(100): Argument -group with value \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                               -group \[get_clocks \{MIPI_PIXEL_CLK\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{u0\|pll_sys\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                               -group \[get_clocks \{MIPI_PIXEL_CLK\}\]" {  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544209302608 ""}  } { { "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.sdc" 100 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544209302608 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544209302624 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544209302624 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544209302624 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544209302624 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544209302624 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544209302624 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|V_Cont\[0\] " "Node: VGA_Controller:u1\|V_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|V_Cont\[0\] " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|V_Cont\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544209302631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544209302631 "|DE1_SOC_D8M_RTL|VGA_Controller:u1|V_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544209302631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544209302631 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544209302631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544209302631 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544209302631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544209302631 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u6\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544209302633 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1544209302633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544209302708 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 20.000 found on PLL node: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.036 " "Clock: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 20.000 found on PLL node: microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.036" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544209302709 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1544209302709 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1544209302718 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.428 microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   1.428 microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  44.285 microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  44.285 microphoneSetup\|my_clock_gen\|DE_Clock_Generator_Audio\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK_ext " "  40.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_ref1\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  40.000 pll_ref1\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_ref\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  50.000 pll_ref\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u6\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u6\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u6\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544209302721 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1544209302721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544209302989 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544209303007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544209303020 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544209303041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544209303045 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544209303045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544209303638 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544209303648 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544209303648 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544209304111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544209310983 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1544209312782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544209321078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544209328464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544209333088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544209333088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544209340526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544209349492 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544209349492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544209355297 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1544209355297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544209355297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544209355305 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.14 " "Total time spent on timing analysis during the Fitter is 8.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544209365890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544209365981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544209370398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544209370402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544209372635 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544209384453 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "44 " "Following 44 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "DE1_SOC_D8M_RTL.v" "" { Text "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/DE1_SOC_D8M_RTL.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544209385263 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544209385263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/output_files/DE1_SOC_D8M_RTL.fit.smsg " "Generated suppressed messages file C:/Users/micha/GitHub/ECE371-Project/testing merge of audio and video subsystems/Video and Filter/output_files/DE1_SOC_D8M_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544209385862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 55 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6807 " "Peak virtual memory: 6807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544209388125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 11:03:08 2018 " "Processing ended: Fri Dec 07 11:03:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544209388125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544209388125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544209388125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544209388125 ""}
