

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jul 05 19:20:53 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTDbits	set	3971
    48  0000                     _TRISE	set	3990
    49  0000                     _TRISD	set	3989
    50  0000                     _TRISC	set	3988
    51  0000                     _TRISB	set	3987
    52  0000                     _TRISA	set	3986
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57  007FAE                     __pcinit:
    58                           	callstack 0
    59  007FAE                     start_initialization:
    60                           	callstack 0
    61  007FAE                     __initialization:
    62                           	callstack 0
    63  007FAE                     end_of_initialization:
    64                           	callstack 0
    65  007FAE                     __end_of__initialization:
    66                           	callstack 0
    67  007FAE  0100               	movlb	0
    68  007FB0  EFDA  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71  000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73  000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76  000001                     	ds	2
    77                           
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 21 in file "09-1-funcoes-de-atraso.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          2       0       0       0       0       0       0       0       0
   100 ;;      Totals:         2       0       0       0       0       0       0       0       0
   101 ;;Total ram usage:        2 bytes
   102 ;; This function calls:
   103 ;;		Nothing
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  007FB4                     __ptext0:
   111                           	callstack 0
   112  007FB4                     _main:
   113                           	callstack 31
   114  007FB4  0E00               	movlw	0
   115  007FB6  6E92               	movwf	146,c	;volatile
   116  007FB8  0E00               	movlw	0
   117  007FBA  6E93               	movwf	147,c	;volatile
   118  007FBC  0E00               	movlw	0
   119  007FBE  6E94               	movwf	148,c	;volatile
   120  007FC0  0E00               	movlw	0
   121  007FC2  6E95               	movwf	149,c	;volatile
   122  007FC4  0E00               	movlw	0
   123  007FC6  6E96               	movwf	150,c	;volatile
   124  007FC8                     l700:
   125  007FC8  9083               	bcf	131,0,c	;volatile
   126  007FCA  0E03               	movlw	3
   127  007FCC  6E02               	movwf	(??_main+1)^0,c
   128  007FCE  0E8A               	movlw	138
   129  007FD0  6E01               	movwf	??_main^0,c
   130  007FD2  0E56               	movlw	86
   131  007FD4                     u17:
   132  007FD4  2EE8               	decfsz	wreg,f,c
   133  007FD6  D7FE               	bra	u17
   134  007FD8  2E01               	decfsz	??_main^0,f,c
   135  007FDA  D7FC               	bra	u17
   136  007FDC  2E02               	decfsz	(??_main+1)^0,f,c
   137  007FDE  D7FA               	bra	u17
   138  007FE0  8083               	bsf	131,0,c	;volatile
   139  007FE2  0E03               	movlw	3
   140  007FE4  6E02               	movwf	(??_main+1)^0,c
   141  007FE6  0E8A               	movlw	138
   142  007FE8  6E01               	movwf	??_main^0,c
   143  007FEA  0E56               	movlw	86
   144  007FEC                     u27:
   145  007FEC  2EE8               	decfsz	wreg,f,c
   146  007FEE  D7FE               	bra	u27
   147  007FF0  2E01               	decfsz	??_main^0,f,c
   148  007FF2  D7FC               	bra	u27
   149  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   150  007FF6  D7FA               	bra	u27
   151  007FF8  EFE4  F03F         	goto	l700
   152  007FFC  EF00  F000         	goto	start
   153  008000                     __end_of_main:
   154                           	callstack 0
   155  0000                     
   156                           	psect	rparam
   157  0000                     
   158                           	psect	idloc
   159                           
   160                           ;Config register IDLOC0 @ 0x200000
   161                           ;	unspecified, using default values
   162  200000                     	org	2097152
   163  200000  FF                 	db	255
   164                           
   165                           ;Config register IDLOC1 @ 0x200001
   166                           ;	unspecified, using default values
   167  200001                     	org	2097153
   168  200001  FF                 	db	255
   169                           
   170                           ;Config register IDLOC2 @ 0x200002
   171                           ;	unspecified, using default values
   172  200002                     	org	2097154
   173  200002  FF                 	db	255
   174                           
   175                           ;Config register IDLOC3 @ 0x200003
   176                           ;	unspecified, using default values
   177  200003                     	org	2097155
   178  200003  FF                 	db	255
   179                           
   180                           ;Config register IDLOC4 @ 0x200004
   181                           ;	unspecified, using default values
   182  200004                     	org	2097156
   183  200004  FF                 	db	255
   184                           
   185                           ;Config register IDLOC5 @ 0x200005
   186                           ;	unspecified, using default values
   187  200005                     	org	2097157
   188  200005  FF                 	db	255
   189                           
   190                           ;Config register IDLOC6 @ 0x200006
   191                           ;	unspecified, using default values
   192  200006                     	org	2097158
   193  200006  FF                 	db	255
   194                           
   195                           ;Config register IDLOC7 @ 0x200007
   196                           ;	unspecified, using default values
   197  200007                     	org	2097159
   198  200007  FF                 	db	255
   199                           
   200                           	psect	config
   201                           
   202                           ;Config register CONFIG1L @ 0x300000
   203                           ;	PLL Prescaler Selection bits
   204                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   205                           ;	System Clock Postscaler Selection bits
   206                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   207                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   208                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   209  300000                     	org	3145728
   210  300000  00                 	db	0
   211                           
   212                           ;Config register CONFIG1H @ 0x300001
   213                           ;	Oscillator Selection bits
   214                           ;	FOSC = HS, HS oscillator (HS)
   215                           ;	Fail-Safe Clock Monitor Enable bit
   216                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   217                           ;	Internal/External Oscillator Switchover bit
   218                           ;	IESO = OFF, Oscillator Switchover mode disabled
   219  300001                     	org	3145729
   220  300001  0C                 	db	12
   221                           
   222                           ;Config register CONFIG2L @ 0x300002
   223                           ;	Power-up Timer Enable bit
   224                           ;	PWRT = ON, PWRT enabled
   225                           ;	Brown-out Reset Enable bits
   226                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   227                           ;	Brown-out Reset Voltage bits
   228                           ;	BORV = 1, Setting 2 4.33V
   229                           ;	USB Voltage Regulator Enable bit
   230                           ;	VREGEN = OFF, USB voltage regulator disabled
   231  300002                     	org	3145730
   232  300002  0E                 	db	14
   233                           
   234                           ;Config register CONFIG2H @ 0x300003
   235                           ;	Watchdog Timer Enable bit
   236                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   237                           ;	Watchdog Timer Postscale Select bits
   238                           ;	WDTPS = 1, 1:1
   239  300003                     	org	3145731
   240  300003  00                 	db	0
   241                           
   242                           ; Padding undefined space
   243  300004                     	org	3145732
   244  300004  FF                 	db	255
   245                           
   246                           ;Config register CONFIG3H @ 0x300005
   247                           ;	CCP2 MUX bit
   248                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   249                           ;	PORTB A/D Enable bit
   250                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   251                           ;	Low-Power Timer 1 Oscillator Enable bit
   252                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   253                           ;	MCLR Pin Enable bit
   254                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   255  300005                     	org	3145733
   256  300005  81                 	db	129
   257                           
   258                           ;Config register CONFIG4L @ 0x300006
   259                           ;	Stack Full/Underflow Reset Enable bit
   260                           ;	STVREN = ON, Stack full/underflow will cause Reset
   261                           ;	Single-Supply ICSP Enable bit
   262                           ;	LVP = OFF, Single-Supply ICSP disabled
   263                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   264                           ;	ICPRT = OFF, ICPORT disabled
   265                           ;	Extended Instruction Set Enable bit
   266                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   267                           ;	Background Debugger Enable bit
   268                           ;	DEBUG = 0x1, unprogrammed default
   269  300006                     	org	3145734
   270  300006  81                 	db	129
   271                           
   272                           ; Padding undefined space
   273  300007                     	org	3145735
   274  300007  FF                 	db	255
   275                           
   276                           ;Config register CONFIG5L @ 0x300008
   277                           ;	Code Protection bit
   278                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   279                           ;	Code Protection bit
   280                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   281                           ;	Code Protection bit
   282                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   283                           ;	Code Protection bit
   284                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   285  300008                     	org	3145736
   286  300008  0F                 	db	15
   287                           
   288                           ;Config register CONFIG5H @ 0x300009
   289                           ;	Boot Block Code Protection bit
   290                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   291                           ;	Data EEPROM Code Protection bit
   292                           ;	CPD = OFF, Data EEPROM is not code-protected
   293  300009                     	org	3145737
   294  300009  C0                 	db	192
   295                           
   296                           ;Config register CONFIG6L @ 0x30000A
   297                           ;	Write Protection bit
   298                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   299                           ;	Write Protection bit
   300                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   301                           ;	Write Protection bit
   302                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   303                           ;	Write Protection bit
   304                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   305  30000A                     	org	3145738
   306  30000A  0F                 	db	15
   307                           
   308                           ;Config register CONFIG6H @ 0x30000B
   309                           ;	Configuration Register Write Protection bit
   310                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   311                           ;	Boot Block Write Protection bit
   312                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   313                           ;	Data EEPROM Write Protection bit
   314                           ;	WRTD = OFF, Data EEPROM is not write-protected
   315  30000B                     	org	3145739
   316  30000B  E0                 	db	224
   317                           
   318                           ;Config register CONFIG7L @ 0x30000C
   319                           ;	Table Read Protection bit
   320                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   321                           ;	Table Read Protection bit
   322                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   323                           ;	Table Read Protection bit
   324                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   325                           ;	Table Read Protection bit
   326                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   327  30000C                     	org	3145740
   328  30000C  0F                 	db	15
   329                           
   330                           ;Config register CONFIG7H @ 0x30000D
   331                           ;	Boot Block Table Read Protection bit
   332                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   333  30000D                     	org	3145741
   334  30000D  40                 	db	64
   335                           tosu	equ	0xFFF
   336                           tosh	equ	0xFFE
   337                           tosl	equ	0xFFD
   338                           stkptr	equ	0xFFC
   339                           pclatu	equ	0xFFB
   340                           pclath	equ	0xFFA
   341                           pcl	equ	0xFF9
   342                           tblptru	equ	0xFF8
   343                           tblptrh	equ	0xFF7
   344                           tblptrl	equ	0xFF6
   345                           tablat	equ	0xFF5
   346                           prodh	equ	0xFF4
   347                           prodl	equ	0xFF3
   348                           indf0	equ	0xFEF
   349                           postinc0	equ	0xFEE
   350                           postdec0	equ	0xFED
   351                           preinc0	equ	0xFEC
   352                           plusw0	equ	0xFEB
   353                           fsr0h	equ	0xFEA
   354                           fsr0l	equ	0xFE9
   355                           wreg	equ	0xFE8
   356                           indf1	equ	0xFE7
   357                           postinc1	equ	0xFE6
   358                           postdec1	equ	0xFE5
   359                           preinc1	equ	0xFE4
   360                           plusw1	equ	0xFE3
   361                           fsr1h	equ	0xFE2
   362                           fsr1l	equ	0xFE1
   363                           bsr	equ	0xFE0
   364                           indf2	equ	0xFDF
   365                           postinc2	equ	0xFDE
   366                           postdec2	equ	0xFDD
   367                           preinc2	equ	0xFDC
   368                           plusw2	equ	0xFDB
   369                           fsr2h	equ	0xFDA
   370                           fsr2l	equ	0xFD9
   371                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jul 05 19:20:53 2021

                     u17 7FD4                       u27 7FEC                      l700 7FC8  
                    l702 7FCA                      l704 7FE0                      l706 7FE2  
                    l698 7FB4                      wreg 000FE8                     _main 7FB4  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISA 000F92                    _TRISB 000F93                    _TRISC 000F94  
                  _TRISD 000F95                    _TRISE 000F96          __initialization 7FAE  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FAE  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FAE                  __ramtop 0800  
                __ptext0 7FB4     end_of_initialization 7FAE                _PORTDbits 000F83  
    start_initialization 7FAE                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 004C                 isa$xinst 000000  
