{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566618235433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566618235445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 00:43:55 2019 " "Processing started: Sat Aug 24 00:43:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566618235445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618235445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaDriver -c vgaDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaDriver -c vgaDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618235446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566618236672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566618236672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaDriver " "Found entity 1: vgaDriver" {  } { { "vgaDriver.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaDriver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566618262492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618262492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk50to25.v 1 1 " "Found 1 design units, including 1 entities, in source file clk50to25.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk50to25 " "Found entity 1: clk50to25" {  } { { "clk50to25.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/clk50to25.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566618262505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618262505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapxlgen.v 1 1 " "Found 1 design units, including 1 entities, in source file vgapxlgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaPxlGen " "Found entity 1: vgaPxlGen" {  } { { "vgaPxlGen.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaPxlGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566618262518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618262518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaSync " "Found entity 1: vgaSync" {  } { { "vgaSync.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaSync.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566618262535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618262535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrasprite.v 1 1 " "Found 1 design units, including 1 entities, in source file barrasprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrasprite " "Found entity 1: barrasprite" {  } { { "barrasprite.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/barrasprite.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566618262544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618262544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bolasprite.v 1 1 " "Found 1 design units, including 1 entities, in source file bolasprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 bolasprite " "Found entity 1: bolasprite" {  } { { "bolasprite.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/bolasprite.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566618262553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618262553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgaDriver " "Elaborating entity \"vgaDriver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566618262644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk50to25 clk50to25:clk50to25 " "Elaborating entity \"clk50to25\" for hierarchy \"clk50to25:clk50to25\"" {  } { { "vgaDriver.v" "clk50to25" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaDriver.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618262702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaSync vgaSync:vgaSync " "Elaborating entity \"vgaSync\" for hierarchy \"vgaSync:vgaSync\"" {  } { { "vgaDriver.v" "vgaSync" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaDriver.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618262712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaPxlGen vgaPxlGen:vgaPxlGen " "Elaborating entity \"vgaPxlGen\" for hierarchy \"vgaPxlGen:vgaPxlGen\"" {  } { { "vgaDriver.v" "vgaPxlGen" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaDriver.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618262734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 vgaPxlGen.v(82) " "Verilog HDL assignment warning at vgaPxlGen.v(82): truncated value with size 10 to match size of target (7)" {  } { { "vgaPxlGen.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaPxlGen.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1566618262739 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 vgaPxlGen.v(87) " "Verilog HDL assignment warning at vgaPxlGen.v(87): truncated value with size 10 to match size of target (7)" {  } { { "vgaPxlGen.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaPxlGen.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1566618262741 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 vgaPxlGen.v(92) " "Verilog HDL assignment warning at vgaPxlGen.v(92): truncated value with size 10 to match size of target (5)" {  } { { "vgaPxlGen.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaPxlGen.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1566618262743 "|vgaDriver|vgaPxlGen:vgaPxlGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrasprite vgaPxlGen:vgaPxlGen\|barrasprite:Barra " "Elaborating entity \"barrasprite\" for hierarchy \"vgaPxlGen:vgaPxlGen\|barrasprite:Barra\"" {  } { { "vgaPxlGen.v" "Barra" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaPxlGen.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618262792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vgaPxlGen:vgaPxlGen\|barrasprite:Barra\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vgaPxlGen:vgaPxlGen\|barrasprite:Barra\|altsyncram:altsyncram_component\"" {  } { { "barrasprite.v" "altsyncram_component" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/barrasprite.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618263048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgaPxlGen:vgaPxlGen\|barrasprite:Barra\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vgaPxlGen:vgaPxlGen\|barrasprite:Barra\|altsyncram:altsyncram_component\"" {  } { { "barrasprite.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/barrasprite.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618263078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgaPxlGen:vgaPxlGen\|barrasprite:Barra\|altsyncram:altsyncram_component " "Instantiated megafunction \"vgaPxlGen:vgaPxlGen\|barrasprite:Barra\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file barra.mif " "Parameter \"init_file\" = \"barra.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263078 ""}  } { { "barrasprite.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/barrasprite.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566618263078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s91 " "Found entity 1: altsyncram_3s91" {  } { { "db/altsyncram_3s91.tdf" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/db/altsyncram_3s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566618263182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618263182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3s91 vgaPxlGen:vgaPxlGen\|barrasprite:Barra\|altsyncram:altsyncram_component\|altsyncram_3s91:auto_generated " "Elaborating entity \"altsyncram_3s91\" for hierarchy \"vgaPxlGen:vgaPxlGen\|barrasprite:Barra\|altsyncram:altsyncram_component\|altsyncram_3s91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618263185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bolasprite vgaPxlGen:vgaPxlGen\|bolasprite:bola " "Elaborating entity \"bolasprite\" for hierarchy \"vgaPxlGen:vgaPxlGen\|bolasprite:bola\"" {  } { { "vgaPxlGen.v" "bola" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/vgaPxlGen.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618263240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vgaPxlGen:vgaPxlGen\|bolasprite:bola\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vgaPxlGen:vgaPxlGen\|bolasprite:bola\|altsyncram:altsyncram_component\"" {  } { { "bolasprite.v" "altsyncram_component" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/bolasprite.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618263341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgaPxlGen:vgaPxlGen\|bolasprite:bola\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vgaPxlGen:vgaPxlGen\|bolasprite:bola\|altsyncram:altsyncram_component\"" {  } { { "bolasprite.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/bolasprite.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618263362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgaPxlGen:vgaPxlGen\|bolasprite:bola\|altsyncram:altsyncram_component " "Instantiated megafunction \"vgaPxlGen:vgaPxlGen\|bolasprite:bola\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bola.mif " "Parameter \"init_file\" = \"bola.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1566618263362 ""}  } { { "bolasprite.v" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/bolasprite.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1566618263362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl91 " "Found entity 1: altsyncram_pl91" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/Eduardo/Downloads/MI-Sistemas-Digitais-master/problema 4/vga driver/db/altsyncram_pl91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566618263464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618263464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pl91 vgaPxlGen:vgaPxlGen\|bolasprite:bola\|altsyncram:altsyncram_component\|altsyncram_pl91:auto_generated " "Elaborating entity \"altsyncram_pl91\" for hierarchy \"vgaPxlGen:vgaPxlGen\|bolasprite:bola\|altsyncram:altsyncram_component\|altsyncram_pl91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618263467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566618264938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566618266363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566618266363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "62 " "Implemented 62 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566618266556 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566618266556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566618266556 ""} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Implemented 19 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1566618266556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566618266556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566618266579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 00:44:26 2019 " "Processing ended: Sat Aug 24 00:44:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566618266579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566618266579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566618266579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566618266579 ""}
