
../repos/inetutils/ifconfig/ifconfig:     file format elf32-littlearm


Disassembly of section .init:

0001163c <.init>:
   1163c:	push	{r3, lr}
   11640:	bl	11a28 <ftello64@plt+0x48>
   11644:	pop	{r3, pc}

Disassembly of section .plt:

00011648 <calloc@plt-0x14>:
   11648:	push	{lr}		; (str lr, [sp, #-4]!)
   1164c:	ldr	lr, [pc, #4]	; 11658 <calloc@plt-0x4>
   11650:	add	lr, pc, lr
   11654:	ldr	pc, [lr, #8]!
   11658:	andeq	pc, r1, r8, lsr #19

0001165c <calloc@plt>:
   1165c:	add	ip, pc, #0, 12
   11660:	add	ip, ip, #126976	; 0x1f000
   11664:	ldr	pc, [ip, #2472]!	; 0x9a8

00011668 <fputs_unlocked@plt>:
   11668:	add	ip, pc, #0, 12
   1166c:	add	ip, ip, #126976	; 0x1f000
   11670:	ldr	pc, [ip, #2464]!	; 0x9a0

00011674 <strstr@plt>:
   11674:	add	ip, pc, #0, 12
   11678:	add	ip, ip, #126976	; 0x1f000
   1167c:	ldr	pc, [ip, #2456]!	; 0x998

00011680 <ether_hostton@plt>:
   11680:	add	ip, pc, #0, 12
   11684:	add	ip, ip, #126976	; 0x1f000
   11688:	ldr	pc, [ip, #2448]!	; 0x990

0001168c <inet_aton@plt>:
   1168c:	add	ip, pc, #0, 12
   11690:	add	ip, ip, #126976	; 0x1f000
   11694:	ldr	pc, [ip, #2440]!	; 0x988

00011698 <strcmp@plt>:
   11698:	add	ip, pc, #0, 12
   1169c:	add	ip, ip, #126976	; 0x1f000
   116a0:	ldr	pc, [ip, #2432]!	; 0x980

000116a4 <strtol@plt>:
   116a4:	add	ip, pc, #0, 12
   116a8:	add	ip, ip, #126976	; 0x1f000
   116ac:	ldr	pc, [ip, #2424]!	; 0x978

000116b0 <printf@plt>:
   116b0:	add	ip, pc, #0, 12
   116b4:	add	ip, ip, #126976	; 0x1f000
   116b8:	ldr	pc, [ip, #2416]!	; 0x970

000116bc <memmove@plt>:
   116bc:	add	ip, pc, #0, 12
   116c0:	add	ip, ip, #126976	; 0x1f000
   116c4:	ldr	pc, [ip, #2408]!	; 0x968

000116c8 <strchrnul@plt>:
   116c8:	add	ip, pc, #0, 12
   116cc:	add	ip, ip, #126976	; 0x1f000
   116d0:	ldr	pc, [ip, #2400]!	; 0x960

000116d4 <free@plt>:
   116d4:	add	ip, pc, #0, 12
   116d8:	add	ip, ip, #126976	; 0x1f000
   116dc:	ldr	pc, [ip, #2392]!	; 0x958

000116e0 <gai_strerror@plt>:
   116e0:	add	ip, pc, #0, 12
   116e4:	add	ip, ip, #126976	; 0x1f000
   116e8:	ldr	pc, [ip, #2384]!	; 0x950

000116ec <ferror@plt>:
   116ec:	add	ip, pc, #0, 12
   116f0:	add	ip, ip, #126976	; 0x1f000
   116f4:	ldr	pc, [ip, #2376]!	; 0x948

000116f8 <strndup@plt>:
   116f8:	add	ip, pc, #0, 12
   116fc:	add	ip, ip, #126976	; 0x1f000
   11700:	ldr	pc, [ip, #2368]!	; 0x940

00011704 <memcpy@plt>:
   11704:	add	ip, pc, #0, 12
   11708:	add	ip, ip, #126976	; 0x1f000
   1170c:	ldr	pc, [ip, #2360]!	; 0x938

00011710 <fwrite_unlocked@plt>:
   11710:	add	ip, pc, #0, 12
   11714:	add	ip, ip, #126976	; 0x1f000
   11718:	ldr	pc, [ip, #2352]!	; 0x930

0001171c <inet_ntoa@plt>:
   1171c:	add	ip, pc, #0, 12
   11720:	add	ip, ip, #126976	; 0x1f000
   11724:	ldr	pc, [ip, #2344]!	; 0x928

00011728 <sleep@plt>:
   11728:	add	ip, pc, #0, 12
   1172c:	add	ip, ip, #126976	; 0x1f000
   11730:	ldr	pc, [ip, #2336]!	; 0x920

00011734 <strdup@plt>:
   11734:	add	ip, pc, #0, 12
   11738:	add	ip, ip, #126976	; 0x1f000
   1173c:	ldr	pc, [ip, #2328]!	; 0x918

00011740 <realloc@plt>:
   11740:	add	ip, pc, #0, 12
   11744:	add	ip, ip, #126976	; 0x1f000
   11748:	ldr	pc, [ip, #2320]!	; 0x910

0001174c <strcasecmp@plt>:
   1174c:	add	ip, pc, #0, 12
   11750:	add	ip, ip, #126976	; 0x1f000
   11754:	ldr	pc, [ip, #2312]!	; 0x908

00011758 <funlockfile@plt>:
   11758:	add	ip, pc, #0, 12
   1175c:	add	ip, ip, #126976	; 0x1f000
   11760:	ldr	pc, [ip, #2304]!	; 0x900

00011764 <__fxstat64@plt>:
   11764:	add	ip, pc, #0, 12
   11768:	add	ip, ip, #126976	; 0x1f000
   1176c:	ldr	pc, [ip, #2296]!	; 0x8f8

00011770 <ioctl@plt>:
   11770:	add	ip, pc, #0, 12
   11774:	add	ip, ip, #126976	; 0x1f000
   11778:	ldr	pc, [ip, #2288]!	; 0x8f0

0001177c <strcpy@plt>:
   1177c:	add	ip, pc, #0, 12
   11780:	add	ip, ip, #126976	; 0x1f000
   11784:	ldr	pc, [ip, #2280]!	; 0x8e8

00011788 <fread@plt>:
   11788:	add	ip, pc, #0, 12
   1178c:	add	ip, ip, #126976	; 0x1f000
   11790:	ldr	pc, [ip, #2272]!	; 0x8e0

00011794 <error@plt>:
   11794:	add	ip, pc, #0, 12
   11798:	add	ip, ip, #126976	; 0x1f000
   1179c:	ldr	pc, [ip, #2264]!	; 0x8d8

000117a0 <getenv@plt>:
   117a0:	add	ip, pc, #0, 12
   117a4:	add	ip, ip, #126976	; 0x1f000
   117a8:	ldr	pc, [ip, #2256]!	; 0x8d0

000117ac <puts@plt>:
   117ac:	add	ip, pc, #0, 12
   117b0:	add	ip, ip, #126976	; 0x1f000
   117b4:	ldr	pc, [ip, #2248]!	; 0x8c8

000117b8 <malloc@plt>:
   117b8:	add	ip, pc, #0, 12
   117bc:	add	ip, ip, #126976	; 0x1f000
   117c0:	ldr	pc, [ip, #2240]!	; 0x8c0

000117c4 <__libc_start_main@plt>:
   117c4:	add	ip, pc, #0, 12
   117c8:	add	ip, ip, #126976	; 0x1f000
   117cc:	ldr	pc, [ip, #2232]!	; 0x8b8

000117d0 <strerror@plt>:
   117d0:	add	ip, pc, #0, 12
   117d4:	add	ip, ip, #126976	; 0x1f000
   117d8:	ldr	pc, [ip, #2224]!	; 0x8b0

000117dc <__ctype_tolower_loc@plt>:
   117dc:	add	ip, pc, #0, 12
   117e0:	add	ip, ip, #126976	; 0x1f000
   117e4:	ldr	pc, [ip, #2216]!	; 0x8a8

000117e8 <ether_aton@plt>:
   117e8:	add	ip, pc, #0, 12
   117ec:	add	ip, ip, #126976	; 0x1f000
   117f0:	ldr	pc, [ip, #2208]!	; 0x8a0

000117f4 <__gmon_start__@plt>:
   117f4:	add	ip, pc, #0, 12
   117f8:	add	ip, ip, #126976	; 0x1f000
   117fc:	ldr	pc, [ip, #2200]!	; 0x898

00011800 <__ctype_b_loc@plt>:
   11800:	add	ip, pc, #0, 12
   11804:	add	ip, ip, #126976	; 0x1f000
   11808:	ldr	pc, [ip, #2192]!	; 0x890

0001180c <exit@plt>:
   1180c:	add	ip, pc, #0, 12
   11810:	add	ip, ip, #126976	; 0x1f000
   11814:	ldr	pc, [ip, #2184]!	; 0x888

00011818 <strtoul@plt>:
   11818:	add	ip, pc, #0, 12
   1181c:	add	ip, ip, #126976	; 0x1f000
   11820:	ldr	pc, [ip, #2176]!	; 0x880

00011824 <strlen@plt>:
   11824:	add	ip, pc, #0, 12
   11828:	add	ip, ip, #126976	; 0x1f000
   1182c:	ldr	pc, [ip, #2168]!	; 0x878

00011830 <strchr@plt>:
   11830:	add	ip, pc, #0, 12
   11834:	add	ip, ip, #126976	; 0x1f000
   11838:	ldr	pc, [ip, #2160]!	; 0x870

0001183c <fprintf@plt>:
   1183c:	add	ip, pc, #0, 12
   11840:	add	ip, ip, #126976	; 0x1f000
   11844:	ldr	pc, [ip, #2152]!	; 0x868

00011848 <__errno_location@plt>:
   11848:	add	ip, pc, #0, 12
   1184c:	add	ip, ip, #126976	; 0x1f000
   11850:	ldr	pc, [ip, #2144]!	; 0x860

00011854 <strncasecmp@plt>:
   11854:	add	ip, pc, #0, 12
   11858:	add	ip, ip, #126976	; 0x1f000
   1185c:	ldr	pc, [ip, #2136]!	; 0x858

00011860 <strerror_r@plt>:
   11860:	add	ip, pc, #0, 12
   11864:	add	ip, ip, #126976	; 0x1f000
   11868:	ldr	pc, [ip, #2128]!	; 0x850

0001186c <setvbuf@plt>:
   1186c:	add	ip, pc, #0, 12
   11870:	add	ip, ip, #126976	; 0x1f000
   11874:	ldr	pc, [ip, #2120]!	; 0x848

00011878 <memset@plt>:
   11878:	add	ip, pc, #0, 12
   1187c:	add	ip, ip, #126976	; 0x1f000
   11880:	ldr	pc, [ip, #2112]!	; 0x840

00011884 <putchar@plt>:
   11884:	add	ip, pc, #0, 12
   11888:	add	ip, ip, #126976	; 0x1f000
   1188c:	ldr	pc, [ip, #2104]!	; 0x838

00011890 <strncpy@plt>:
   11890:	add	ip, pc, #0, 12
   11894:	add	ip, ip, #126976	; 0x1f000
   11898:	ldr	pc, [ip, #2096]!	; 0x830

0001189c <fileno@plt>:
   1189c:	add	ip, pc, #0, 12
   118a0:	add	ip, ip, #126976	; 0x1f000
   118a4:	ldr	pc, [ip, #2088]!	; 0x828

000118a8 <memchr@plt>:
   118a8:	add	ip, pc, #0, 12
   118ac:	add	ip, ip, #126976	; 0x1f000
   118b0:	ldr	pc, [ip, #2080]!	; 0x820

000118b4 <fclose@plt>:
   118b4:	add	ip, pc, #0, 12
   118b8:	add	ip, ip, #126976	; 0x1f000
   118bc:	ldr	pc, [ip, #2072]!	; 0x818

000118c0 <ether_ntoa@plt>:
   118c0:	add	ip, pc, #0, 12
   118c4:	add	ip, ip, #126976	; 0x1f000
   118c8:	ldr	pc, [ip, #2064]!	; 0x810

000118cc <getnameinfo@plt>:
   118cc:	add	ip, pc, #0, 12
   118d0:	add	ip, ip, #126976	; 0x1f000
   118d4:	ldr	pc, [ip, #2056]!	; 0x808

000118d8 <strrchr@plt>:
   118d8:	add	ip, pc, #0, 12
   118dc:	add	ip, ip, #126976	; 0x1f000
   118e0:	ldr	pc, [ip, #2048]!	; 0x800

000118e4 <vfprintf@plt>:
   118e4:	add	ip, pc, #0, 12
   118e8:	add	ip, ip, #126976	; 0x1f000
   118ec:	ldr	pc, [ip, #2040]!	; 0x7f8

000118f0 <fputc@plt>:
   118f0:	add	ip, pc, #0, 12
   118f4:	add	ip, ip, #126976	; 0x1f000
   118f8:	ldr	pc, [ip, #2032]!	; 0x7f0

000118fc <sscanf@plt>:
   118fc:	add	ip, pc, #0, 12
   11900:	add	ip, ip, #126976	; 0x1f000
   11904:	ldr	pc, [ip, #2024]!	; 0x7e8

00011908 <putc@plt>:
   11908:	add	ip, pc, #0, 12
   1190c:	add	ip, ip, #126976	; 0x1f000
   11910:	ldr	pc, [ip, #2016]!	; 0x7e0

00011914 <flockfile@plt>:
   11914:	add	ip, pc, #0, 12
   11918:	add	ip, ip, #126976	; 0x1f000
   1191c:	ldr	pc, [ip, #2008]!	; 0x7d8

00011920 <vsnprintf@plt>:
   11920:	add	ip, pc, #0, 12
   11924:	add	ip, ip, #126976	; 0x1f000
   11928:	ldr	pc, [ip, #2000]!	; 0x7d0

0001192c <atoi@plt>:
   1192c:	add	ip, pc, #0, 12
   11930:	add	ip, ip, #126976	; 0x1f000
   11934:	ldr	pc, [ip, #1992]!	; 0x7c8

00011938 <fopen64@plt>:
   11938:	add	ip, pc, #0, 12
   1193c:	add	ip, ip, #126976	; 0x1f000
   11940:	ldr	pc, [ip, #1984]!	; 0x7c0

00011944 <qsort@plt>:
   11944:	add	ip, pc, #0, 12
   11948:	add	ip, ip, #126976	; 0x1f000
   1194c:	ldr	pc, [ip, #1976]!	; 0x7b8

00011950 <explicit_bzero@plt>:
   11950:	add	ip, pc, #0, 12
   11954:	add	ip, ip, #126976	; 0x1f000
   11958:	ldr	pc, [ip, #1968]!	; 0x7b0

0001195c <freeaddrinfo@plt>:
   1195c:	add	ip, pc, #0, 12
   11960:	add	ip, ip, #126976	; 0x1f000
   11964:	ldr	pc, [ip, #1960]!	; 0x7a8

00011968 <getaddrinfo@plt>:
   11968:	add	ip, pc, #0, 12
   1196c:	add	ip, ip, #126976	; 0x1f000
   11970:	ldr	pc, [ip, #1952]!	; 0x7a0

00011974 <socket@plt>:
   11974:	add	ip, pc, #0, 12
   11978:	add	ip, ip, #126976	; 0x1f000
   1197c:	ldr	pc, [ip, #1944]!	; 0x798

00011980 <getline@plt>:
   11980:	add	ip, pc, #0, 12
   11984:	add	ip, ip, #126976	; 0x1f000
   11988:	ldr	pc, [ip, #1936]!	; 0x790

0001198c <if_nametoindex@plt>:
   1198c:	add	ip, pc, #0, 12
   11990:	add	ip, ip, #126976	; 0x1f000
   11994:	ldr	pc, [ip, #1928]!	; 0x788

00011998 <fputs@plt>:
   11998:	add	ip, pc, #0, 12
   1199c:	add	ip, ip, #126976	; 0x1f000
   119a0:	ldr	pc, [ip, #1920]!	; 0x780

000119a4 <strncmp@plt>:
   119a4:	add	ip, pc, #0, 12
   119a8:	add	ip, ip, #126976	; 0x1f000
   119ac:	ldr	pc, [ip, #1912]!	; 0x778

000119b0 <abort@plt>:
   119b0:	add	ip, pc, #0, 12
   119b4:	add	ip, ip, #126976	; 0x1f000
   119b8:	ldr	pc, [ip, #1904]!	; 0x770

000119bc <close@plt>:
   119bc:	add	ip, pc, #0, 12
   119c0:	add	ip, ip, #126976	; 0x1f000
   119c4:	ldr	pc, [ip, #1896]!	; 0x768

000119c8 <__assert_fail@plt>:
   119c8:	add	ip, pc, #0, 12
   119cc:	add	ip, ip, #126976	; 0x1f000
   119d0:	ldr	pc, [ip, #1888]!	; 0x760

000119d4 <putc_unlocked@plt>:
   119d4:	add	ip, pc, #0, 12
   119d8:	add	ip, ip, #126976	; 0x1f000
   119dc:	ldr	pc, [ip, #1880]!	; 0x758

000119e0 <ftello64@plt>:
   119e0:	add	ip, pc, #0, 12
   119e4:	add	ip, ip, #126976	; 0x1f000
   119e8:	ldr	pc, [ip, #1872]!	; 0x750

Disassembly of section .text:

000119ec <argp_parse@@Base-0x5624>:
   119ec:	mov	fp, #0
   119f0:	mov	lr, #0
   119f4:	pop	{r1}		; (ldr r1, [sp], #4)
   119f8:	mov	r2, sp
   119fc:	push	{r2}		; (str r2, [sp, #-4]!)
   11a00:	push	{r0}		; (str r0, [sp, #-4]!)
   11a04:	ldr	ip, [pc, #16]	; 11a1c <ftello64@plt+0x3c>
   11a08:	push	{ip}		; (str ip, [sp, #-4]!)
   11a0c:	ldr	r0, [pc, #12]	; 11a20 <ftello64@plt+0x40>
   11a10:	ldr	r3, [pc, #12]	; 11a24 <ftello64@plt+0x44>
   11a14:	bl	117c4 <__libc_start_main@plt>
   11a18:	bl	119b0 <abort@plt>
   11a1c:	andeq	sp, r1, r4, asr #15
   11a20:	ldrdeq	r1, [r1], -ip
   11a24:	andeq	sp, r1, r4, ror #14
   11a28:	ldr	r3, [pc, #20]	; 11a44 <ftello64@plt+0x64>
   11a2c:	ldr	r2, [pc, #20]	; 11a48 <ftello64@plt+0x68>
   11a30:	add	r3, pc, r3
   11a34:	ldr	r2, [r3, r2]
   11a38:	cmp	r2, #0
   11a3c:	bxeq	lr
   11a40:	b	117f4 <__gmon_start__@plt>
   11a44:	andeq	pc, r1, r8, asr #11
   11a48:	andeq	r0, r0, ip, lsr r1
   11a4c:	ldr	r0, [pc, #24]	; 11a6c <ftello64@plt+0x8c>
   11a50:	ldr	r3, [pc, #24]	; 11a70 <ftello64@plt+0x90>
   11a54:	cmp	r3, r0
   11a58:	bxeq	lr
   11a5c:	ldr	r3, [pc, #16]	; 11a74 <ftello64@plt+0x94>
   11a60:	cmp	r3, #0
   11a64:	bxeq	lr
   11a68:	bx	r3
   11a6c:	andeq	r1, r3, ip, asr #21
   11a70:	andeq	r1, r3, ip, asr #21
   11a74:	andeq	r0, r0, r0
   11a78:	ldr	r0, [pc, #36]	; 11aa4 <ftello64@plt+0xc4>
   11a7c:	ldr	r1, [pc, #36]	; 11aa8 <ftello64@plt+0xc8>
   11a80:	sub	r1, r1, r0
   11a84:	asr	r1, r1, #2
   11a88:	add	r1, r1, r1, lsr #31
   11a8c:	asrs	r1, r1, #1
   11a90:	bxeq	lr
   11a94:	ldr	r3, [pc, #16]	; 11aac <ftello64@plt+0xcc>
   11a98:	cmp	r3, #0
   11a9c:	bxeq	lr
   11aa0:	bx	r3
   11aa4:	andeq	r1, r3, ip, asr #21
   11aa8:	andeq	r1, r3, ip, asr #21
   11aac:	andeq	r0, r0, r0
   11ab0:	push	{r4, lr}
   11ab4:	ldr	r4, [pc, #24]	; 11ad4 <ftello64@plt+0xf4>
   11ab8:	ldrb	r3, [r4]
   11abc:	cmp	r3, #0
   11ac0:	popne	{r4, pc}
   11ac4:	bl	11a4c <ftello64@plt+0x6c>
   11ac8:	mov	r3, #1
   11acc:	strb	r3, [r4]
   11ad0:	pop	{r4, pc}
   11ad4:	andeq	r1, r3, r0, ror #21
   11ad8:	b	11a78 <ftello64@plt+0x98>
   11adc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ae0:	add	fp, sp, #28
   11ae4:	sub	sp, sp, #4
   11ae8:	mov	r5, r0
   11aec:	ldr	r0, [r1]
   11af0:	mov	r4, r1
   11af4:	bl	18734 <_obstack_memory_used@@Base+0x5c>
   11af8:	mov	r0, r5
   11afc:	mov	r1, r4
   11b00:	bl	13578 <ftello64@plt+0x1b98>
   11b04:	mov	r0, #2
   11b08:	mov	r1, #1
   11b0c:	mov	r2, #0
   11b10:	mov	r5, #0
   11b14:	bl	11974 <socket@plt>
   11b18:	cmn	r0, #1
   11b1c:	ble	11c00 <ftello64@plt+0x220>
   11b20:	movw	r7, #7044	; 0x1b84
   11b24:	mov	r9, r0
   11b28:	movt	r7, #3
   11b2c:	ldr	r0, [r7]
   11b30:	cmp	r0, #1
   11b34:	blt	11bec <ftello64@plt+0x20c>
   11b38:	movw	r4, #7040	; 0x1b80
   11b3c:	movw	sl, #7064	; 0x1b98
   11b40:	movw	r8, #55593	; 0xd929
   11b44:	mov	r5, #0
   11b48:	movt	r4, #3
   11b4c:	movt	sl, #3
   11b50:	movt	r8, #1
   11b54:	ldr	r6, [r4]
   11b58:	ldr	r0, [sl]
   11b5c:	cmp	r0, #0
   11b60:	beq	11b98 <ftello64@plt+0x1b8>
   11b64:	ldr	r0, [r6]
   11b68:	bl	1198c <if_nametoindex@plt>
   11b6c:	cmp	r0, #0
   11b70:	beq	11bb0 <ftello64@plt+0x1d0>
   11b74:	cmp	r5, #0
   11b78:	beq	11b84 <ftello64@plt+0x1a4>
   11b7c:	mov	r0, #32
   11b80:	bl	11884 <putchar@plt>
   11b84:	ldr	r1, [r6]
   11b88:	mov	r0, r8
   11b8c:	add	r5, r5, #1
   11b90:	bl	116b0 <printf@plt>
   11b94:	b	11bb0 <ftello64@plt+0x1d0>
   11b98:	mov	r0, r9
   11b9c:	mov	r1, r6
   11ba0:	bl	12944 <ftello64@plt+0xf64>
   11ba4:	mov	r5, #0
   11ba8:	cmp	r0, #0
   11bac:	bne	11bd0 <ftello64@plt+0x1f0>
   11bb0:	ldr	r1, [r7]
   11bb4:	ldr	r0, [r4]
   11bb8:	add	r6, r6, #56	; 0x38
   11bbc:	rsb	r1, r1, r1, lsl #3
   11bc0:	add	r0, r0, r1, lsl #3
   11bc4:	cmp	r6, r0
   11bc8:	bcc	11b58 <ftello64@plt+0x178>
   11bcc:	b	11bd4 <ftello64@plt+0x1f4>
   11bd0:	mov	r5, r0
   11bd4:	cmp	r5, #0
   11bd8:	ldrne	r0, [sl]
   11bdc:	cmpne	r0, #0
   11be0:	beq	11bec <ftello64@plt+0x20c>
   11be4:	mov	r0, #10
   11be8:	bl	11884 <putchar@plt>
   11bec:	mov	r0, r9
   11bf0:	bl	119bc <close@plt>
   11bf4:	mov	r0, r5
   11bf8:	sub	sp, fp, #28
   11bfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c00:	bl	11848 <__errno_location@plt>
   11c04:	ldr	r1, [r0]
   11c08:	movw	r2, #55268	; 0xd7e4
   11c0c:	mov	r0, #0
   11c10:	movt	r2, #1
   11c14:	bl	11794 <error@plt>
   11c18:	mov	r0, #1
   11c1c:	bl	1180c <exit@plt>
   11c20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c24:	add	fp, sp, #28
   11c28:	sub	sp, sp, #12
   11c2c:	movw	r6, #4424	; 0x1148
   11c30:	mov	r9, r0
   11c34:	mov	sl, #0
   11c38:	mov	r5, #0
   11c3c:	movt	r6, #3
   11c40:	ldr	r0, [r6]
   11c44:	cmp	r0, #0
   11c48:	beq	11c80 <ftello64@plt+0x2a0>
   11c4c:	add	r7, r6, #8
   11c50:	mov	r5, #0
   11c54:	ldr	r1, [r7]
   11c58:	cmp	r1, #0
   11c5c:	bne	11c6c <ftello64@plt+0x28c>
   11c60:	bl	11824 <strlen@plt>
   11c64:	add	r0, r5, r0
   11c68:	add	r5, r0, #1
   11c6c:	ldr	r0, [r7, #4]
   11c70:	add	r1, r7, #12
   11c74:	mov	r7, r1
   11c78:	cmp	r0, #0
   11c7c:	bne	11c54 <ftello64@plt+0x274>
   11c80:	add	r0, r5, #80	; 0x50
   11c84:	bl	18ef4 <_obstack_memory_used@@Base+0x81c>
   11c88:	str	r0, [sp, #8]
   11c8c:	ldr	r0, [r6]
   11c90:	cmp	r0, #0
   11c94:	beq	11d2c <ftello64@plt+0x34c>
   11c98:	ldr	r0, [sp, #8]
   11c9c:	mov	sl, #0
   11ca0:	add	r8, r0, #80	; 0x50
   11ca4:	ldr	r0, [r6, #8]
   11ca8:	cmp	r0, #0
   11cac:	bne	11d20 <ftello64@plt+0x340>
   11cb0:	ldrb	r0, [r6, #4]
   11cb4:	tst	r0, #72	; 0x48
   11cb8:	bne	11d20 <ftello64@plt+0x340>
   11cbc:	ldr	r0, [sp, #8]
   11cc0:	ldr	r7, [r6]
   11cc4:	movw	r1, #55412	; 0xd874
   11cc8:	mov	r2, #2
   11ccc:	movt	r1, #1
   11cd0:	str	r8, [r0, sl, lsl #2]
   11cd4:	mov	r0, r7
   11cd8:	bl	119a4 <strncmp@plt>
   11cdc:	cmp	r0, #0
   11ce0:	addeq	r7, r7, #2
   11ce4:	ldrb	r4, [r7]
   11ce8:	cmp	r4, #0
   11cec:	beq	11d14 <ftello64@plt+0x334>
   11cf0:	add	r7, r7, #1
   11cf4:	bl	117dc <__ctype_tolower_loc@plt>
   11cf8:	ldr	r1, [r0]
   11cfc:	uxtb	r2, r4
   11d00:	ldr	r1, [r1, r2, lsl #2]
   11d04:	strb	r1, [r8], #1
   11d08:	ldrb	r4, [r7], #1
   11d0c:	cmp	r4, #0
   11d10:	bne	11cf8 <ftello64@plt+0x318>
   11d14:	mov	r0, #0
   11d18:	add	sl, sl, #1
   11d1c:	strb	r0, [r8], #1
   11d20:	ldr	r0, [r6, #12]!
   11d24:	cmp	r0, #0
   11d28:	bne	11ca4 <ftello64@plt+0x2c4>
   11d2c:	ldr	r0, [sp, #8]
   11d30:	movw	r3, #7748	; 0x1e44
   11d34:	mov	r1, sl
   11d38:	mov	r2, #4
   11d3c:	movt	r3, #1
   11d40:	bl	11944 <qsort@plt>
   11d44:	add	r4, r5, sl, lsl #1
   11d48:	cmp	r9, #0
   11d4c:	beq	11d84 <ftello64@plt+0x3a4>
   11d50:	mov	r0, r9
   11d54:	bl	11824 <strlen@plt>
   11d58:	add	r0, r4, r0
   11d5c:	add	r0, r0, #36	; 0x24
   11d60:	bl	18ef4 <_obstack_memory_used@@Base+0x81c>
   11d64:	mov	r1, r9
   11d68:	mov	r4, r0
   11d6c:	bl	1177c <strcpy@plt>
   11d70:	mov	r0, r9
   11d74:	bl	11824 <strlen@plt>
   11d78:	add	r6, r4, r0
   11d7c:	str	r4, [sp, #4]
   11d80:	b	11d94 <ftello64@plt+0x3b4>
   11d84:	add	r0, r4, #36	; 0x24
   11d88:	bl	18ef4 <_obstack_memory_used@@Base+0x81c>
   11d8c:	mov	r6, r0
   11d90:	str	r0, [sp, #4]
   11d94:	cmp	sl, #0
   11d98:	beq	11e14 <ftello64@plt+0x434>
   11d9c:	mov	r4, #0
   11da0:	movw	r8, #8236	; 0x202c
   11da4:	cmp	r4, #0
   11da8:	beq	11de0 <ftello64@plt+0x400>
   11dac:	ldr	r9, [sp, #8]
   11db0:	ldr	r7, [r9, r4, lsl #2]!
   11db4:	ldr	r5, [r9, #-4]
   11db8:	mov	r0, r5
   11dbc:	bl	11824 <strlen@plt>
   11dc0:	mov	r2, r0
   11dc4:	mov	r0, r5
   11dc8:	mov	r1, r7
   11dcc:	bl	119a4 <strncmp@plt>
   11dd0:	cmp	r0, #0
   11dd4:	bne	11de8 <ftello64@plt+0x408>
   11dd8:	add	r4, r4, #1
   11ddc:	b	11e0c <ftello64@plt+0x42c>
   11de0:	ldr	r9, [sp, #8]
   11de4:	ldr	r7, [r9]
   11de8:	mov	r0, r6
   11dec:	mov	r1, r7
   11df0:	bl	1177c <strcpy@plt>
   11df4:	ldr	r0, [r9]
   11df8:	bl	11824 <strlen@plt>
   11dfc:	add	r4, r4, #1
   11e00:	add	r6, r6, r0
   11e04:	cmp	r4, sl
   11e08:	strhcc	r8, [r6], #2
   11e0c:	cmp	r4, sl
   11e10:	bne	11da4 <ftello64@plt+0x3c4>
   11e14:	movw	r1, #55424	; 0xd880
   11e18:	mov	r0, r6
   11e1c:	mov	r2, #35	; 0x23
   11e20:	movt	r1, #1
   11e24:	bl	11704 <memcpy@plt>
   11e28:	mov	r0, #0
   11e2c:	strb	r0, [r6, #35]	; 0x23
   11e30:	ldr	r0, [sp, #8]
   11e34:	bl	1827c <argp_parse@@Base+0x126c>
   11e38:	ldr	r0, [sp, #4]
   11e3c:	sub	sp, fp, #28
   11e40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e44:	ldr	r1, [r1]
   11e48:	ldr	r0, [r0]
   11e4c:	b	11698 <strcmp@plt>
   11e50:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11e54:	add	fp, sp, #24
   11e58:	movw	r5, #4424	; 0x1148
   11e5c:	movt	r5, #3
   11e60:	ldr	r4, [r5]
   11e64:	cmp	r4, #0
   11e68:	beq	11e90 <ftello64@plt+0x4b0>
   11e6c:	mov	r8, r1
   11e70:	ldr	r1, [r5, #4]
   11e74:	cmp	r1, r0
   11e78:	ldreq	r1, [r5, #8]
   11e7c:	cmpeq	r1, #0
   11e80:	beq	11e98 <ftello64@plt+0x4b8>
   11e84:	ldr	r4, [r5, #12]!
   11e88:	cmp	r4, #0
   11e8c:	bne	11e70 <ftello64@plt+0x490>
   11e90:	mov	r4, #0
   11e94:	b	11f00 <ftello64@plt+0x520>
   11e98:	cmp	r8, #0
   11e9c:	mov	r9, r4
   11ea0:	beq	11ef8 <ftello64@plt+0x518>
   11ea4:	mov	r6, #12
   11ea8:	mov	r9, r4
   11eac:	mov	r0, r8
   11eb0:	mov	r1, r9
   11eb4:	bl	11674 <strstr@plt>
   11eb8:	cmp	r0, #0
   11ebc:	beq	11ef8 <ftello64@plt+0x518>
   11ec0:	mov	r7, r0
   11ec4:	ldrb	r0, [r0, #-1]
   11ec8:	cmp	r0, #58	; 0x3a
   11ecc:	bne	11ef8 <ftello64@plt+0x518>
   11ed0:	mov	r0, r9
   11ed4:	bl	11824 <strlen@plt>
   11ed8:	ldrb	r0, [r7, r0]
   11edc:	cmp	r0, #58	; 0x3a
   11ee0:	bne	11ef8 <ftello64@plt+0x518>
   11ee4:	ldr	r9, [r5, r6]
   11ee8:	add	r6, r6, #12
   11eec:	cmp	r9, #0
   11ef0:	bne	11eac <ftello64@plt+0x4cc>
   11ef4:	mov	r9, #0
   11ef8:	cmp	r9, #0
   11efc:	movne	r4, r9
   11f00:	mov	r0, r4
   11f04:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11f08:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11f0c:	add	fp, sp, #24
   11f10:	mov	r8, r2
   11f14:	mov	r7, r1
   11f18:	mov	r6, r0
   11f1c:	mov	r4, #0
   11f20:	cmp	r1, #2
   11f24:	bcc	11f78 <ftello64@plt+0x598>
   11f28:	ldrb	r0, [r6]
   11f2c:	cmp	r0, #45	; 0x2d
   11f30:	bne	11f44 <ftello64@plt+0x564>
   11f34:	sub	r7, r7, #1
   11f38:	add	r6, r6, #1
   11f3c:	mov	r9, #1
   11f40:	b	11f7c <ftello64@plt+0x59c>
   11f44:	cmp	r7, #3
   11f48:	bcc	11f74 <ftello64@plt+0x594>
   11f4c:	movw	r1, #55412	; 0xd874
   11f50:	mov	r0, r6
   11f54:	mov	r2, #2
   11f58:	movt	r1, #1
   11f5c:	bl	11854 <strncasecmp@plt>
   11f60:	cmp	r0, #0
   11f64:	bne	11f78 <ftello64@plt+0x598>
   11f68:	sub	r7, r7, #2
   11f6c:	add	r6, r6, #2
   11f70:	b	11f3c <ftello64@plt+0x55c>
   11f74:	mov	r7, #2
   11f78:	mov	r9, #0
   11f7c:	movw	r1, #4424	; 0x1148
   11f80:	movt	r1, #3
   11f84:	ldr	r0, [r1]
   11f88:	cmp	r0, #0
   11f8c:	beq	11fd0 <ftello64@plt+0x5f0>
   11f90:	add	r5, r1, #8
   11f94:	mov	r1, r6
   11f98:	mov	r2, r7
   11f9c:	bl	11854 <strncasecmp@plt>
   11fa0:	cmp	r0, #0
   11fa4:	beq	11fc0 <ftello64@plt+0x5e0>
   11fa8:	ldr	r0, [r5, #4]
   11fac:	add	r1, r5, #12
   11fb0:	mov	r5, r1
   11fb4:	cmp	r0, #0
   11fb8:	bne	11f94 <ftello64@plt+0x5b4>
   11fbc:	b	11fd0 <ftello64@plt+0x5f0>
   11fc0:	ldr	r0, [r5]
   11fc4:	eor	r0, r0, r9
   11fc8:	str	r0, [r8]
   11fcc:	ldr	r4, [r5, #-4]
   11fd0:	mov	r0, r4
   11fd4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11fd8:	push	{r4, r5, fp, lr}
   11fdc:	add	fp, sp, #8
   11fe0:	mov	r4, r1
   11fe4:	mov	r5, r0
   11fe8:	bl	11824 <strlen@plt>
   11fec:	mov	r1, r0
   11ff0:	mov	r0, r5
   11ff4:	mov	r2, r4
   11ff8:	pop	{r4, r5, fp, lr}
   11ffc:	b	11f08 <ftello64@plt+0x528>
   12000:	subs	ip, r2, #1
   12004:	beq	1203c <ftello64@plt+0x65c>
   12008:	movw	r2, #55460	; 0xd8a4
   1200c:	movt	r2, #1
   12010:	add	r3, r2, #4
   12014:	ldr	r2, [r3, #-4]
   12018:	cmp	r2, #0
   1201c:	beq	1203c <ftello64@plt+0x65c>
   12020:	tst	r2, r0
   12024:	ldrne	r2, [r3]
   12028:	subne	ip, ip, #1
   1202c:	add	r3, r3, #8
   12030:	strbne	r2, [r1], #1
   12034:	cmp	ip, #0
   12038:	bne	12014 <ftello64@plt+0x634>
   1203c:	mov	r0, #0
   12040:	strb	r0, [r1]
   12044:	bx	lr
   12048:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1204c:	add	fp, sp, #28
   12050:	push	{r2}		; (str r2, [sp, #-4]!)
   12054:	cmp	r0, #0
   12058:	beq	12108 <ftello64@plt+0x728>
   1205c:	mov	sl, r1
   12060:	mov	r5, r0
   12064:	mov	r9, #1
   12068:	mov	r8, #0
   1206c:	mov	r4, #0
   12070:	mov	r6, #1
   12074:	tst	r5, r6
   12078:	beq	120c4 <ftello64@plt+0x6e4>
   1207c:	mov	r0, r6
   12080:	mov	r1, sl
   12084:	bl	11e50 <ftello64@plt+0x470>
   12088:	cmp	r0, #0
   1208c:	beq	120c4 <ftello64@plt+0x6e4>
   12090:	mov	r7, r0
   12094:	cmp	r9, #0
   12098:	bne	120a8 <ftello64@plt+0x6c8>
   1209c:	ldr	r0, [sp]
   120a0:	bl	11884 <putchar@plt>
   120a4:	add	r4, r4, #1
   120a8:	movw	r0, #55593	; 0xd929
   120ac:	mov	r1, r7
   120b0:	movt	r0, #1
   120b4:	bl	116b0 <printf@plt>
   120b8:	bic	r5, r5, r6
   120bc:	add	r4, r0, r4
   120c0:	mov	r9, #0
   120c4:	cmp	r8, r6, lsl #1
   120c8:	lslne	r6, r6, #1
   120cc:	cmpne	r5, #0
   120d0:	bne	12074 <ftello64@plt+0x694>
   120d4:	cmp	r5, #0
   120d8:	beq	1210c <ftello64@plt+0x72c>
   120dc:	cmp	r9, #0
   120e0:	bne	120f0 <ftello64@plt+0x710>
   120e4:	ldr	r0, [sp]
   120e8:	bl	11884 <putchar@plt>
   120ec:	add	r4, r4, #1
   120f0:	movw	r0, #55415	; 0xd877
   120f4:	mov	r1, r5
   120f8:	movt	r0, #1
   120fc:	bl	116b0 <printf@plt>
   12100:	add	r4, r0, r4
   12104:	b	1210c <ftello64@plt+0x72c>
   12108:	mov	r4, #0
   1210c:	mov	r0, r4
   12110:	sub	sp, fp, #28
   12114:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12118:	push	{r4, r5, r6, r7, fp, lr}
   1211c:	add	fp, sp, #16
   12120:	sub	sp, sp, #64	; 0x40
   12124:	mov	r5, r2
   12128:	add	r2, sp, #16
   1212c:	mov	r6, r0
   12130:	vmov.i32	q8, #0	; 0x00000000
   12134:	mov	r4, r1
   12138:	add	r3, sp, #12
   1213c:	mov	r1, #0
   12140:	mov	r0, r2
   12144:	vst1.64	{d16-d17}, [r0]!
   12148:	vst1.64	{d16-d17}, [r0]
   1214c:	mov	r0, #2
   12150:	str	r0, [sp, #20]
   12154:	mov	r0, r5
   12158:	bl	11968 <getaddrinfo@plt>
   1215c:	cmp	r0, #0
   12160:	beq	12188 <ftello64@plt+0x7a8>
   12164:	bl	116e0 <gai_strerror@plt>
   12168:	movw	r2, #55572	; 0xd914
   1216c:	str	r0, [sp]
   12170:	mov	r0, #0
   12174:	mov	r1, #0
   12178:	mov	r3, r5
   1217c:	movt	r2, #1
   12180:	bl	11794 <error@plt>
   12184:	b	121c8 <ftello64@plt+0x7e8>
   12188:	ldr	r0, [sp, #12]
   1218c:	b	121a0 <ftello64@plt+0x7c0>
   12190:	ldr	r1, [r0, #4]
   12194:	cmp	r1, #2
   12198:	beq	121d8 <ftello64@plt+0x7f8>
   1219c:	ldr	r0, [r0, #28]
   121a0:	cmp	r0, #0
   121a4:	bne	12190 <ftello64@plt+0x7b0>
   121a8:	movw	r2, #55596	; 0xd92c
   121ac:	mov	r0, #0
   121b0:	mov	r1, #0
   121b4:	mov	r3, r5
   121b8:	movt	r2, #1
   121bc:	bl	11794 <error@plt>
   121c0:	ldr	r0, [sp, #12]
   121c4:	bl	1195c <freeaddrinfo@plt>
   121c8:	mvn	r5, #0
   121cc:	mov	r0, r5
   121d0:	sub	sp, fp, #16
   121d4:	pop	{r4, r5, r6, r7, fp, pc}
   121d8:	ldr	r1, [r0, #16]
   121dc:	ldr	r0, [r0, #20]
   121e0:	mov	r3, #0
   121e4:	mov	r2, #1
   121e8:	str	r2, [sp, #8]
   121ec:	str	r3, [sp]
   121f0:	str	r3, [sp, #4]
   121f4:	sub	r2, fp, #32
   121f8:	mov	r3, #16
   121fc:	bl	118cc <getnameinfo@plt>
   12200:	mov	r7, r0
   12204:	ldr	r0, [sp, #12]
   12208:	bl	1195c <freeaddrinfo@plt>
   1220c:	cmp	r7, #0
   12210:	beq	1221c <ftello64@plt+0x83c>
   12214:	mov	r0, r7
   12218:	b	12164 <ftello64@plt+0x784>
   1221c:	mov	r0, #2
   12220:	add	r1, r4, #20
   12224:	strh	r0, [r4, #16]
   12228:	sub	r0, fp, #32
   1222c:	bl	1168c <inet_aton@plt>
   12230:	cmp	r0, #0
   12234:	beq	12288 <ftello64@plt+0x8a8>
   12238:	mov	r0, r6
   1223c:	movw	r1, #35094	; 0x8916
   12240:	mov	r2, r4
   12244:	bl	1836c <argp_parse@@Base+0x135c>
   12248:	cmn	r0, #1
   1224c:	ble	122a0 <ftello64@plt+0x8c0>
   12250:	movw	r0, #7060	; 0x1b94
   12254:	mov	r5, #0
   12258:	movt	r0, #3
   1225c:	ldr	r0, [r0]
   12260:	cmp	r0, #0
   12264:	beq	121cc <ftello64@plt+0x7ec>
   12268:	ldr	r0, [r4, #20]
   1226c:	bl	1171c <inet_ntoa@plt>
   12270:	mov	r2, r0
   12274:	movw	r0, #55685	; 0xd985
   12278:	mov	r1, r4
   1227c:	movt	r0, #1
   12280:	bl	116b0 <printf@plt>
   12284:	b	121cc <ftello64@plt+0x7ec>
   12288:	movw	r2, #55635	; 0xd953
   1228c:	sub	r3, fp, #32
   12290:	mov	r0, #0
   12294:	mov	r1, #0
   12298:	movt	r2, #1
   1229c:	b	12180 <ftello64@plt+0x7a0>
   122a0:	bl	11848 <__errno_location@plt>
   122a4:	ldr	r1, [r0]
   122a8:	movw	r2, #55663	; 0xd96f
   122ac:	movw	r3, #55673	; 0xd979
   122b0:	mov	r0, #0
   122b4:	movt	r2, #1
   122b8:	movt	r3, #1
   122bc:	b	12180 <ftello64@plt+0x7a0>
   122c0:	push	{r4, r5, r6, sl, fp, lr}
   122c4:	add	fp, sp, #16
   122c8:	mov	r6, r0
   122cc:	mov	r0, #2
   122d0:	mov	r4, r1
   122d4:	mov	r5, r2
   122d8:	strh	r0, [r1, #16]
   122dc:	add	r1, r1, #20
   122e0:	mov	r0, r2
   122e4:	bl	1168c <inet_aton@plt>
   122e8:	cmp	r0, #0
   122ec:	beq	12340 <ftello64@plt+0x960>
   122f0:	mov	r0, r6
   122f4:	movw	r1, #35100	; 0x891c
   122f8:	mov	r2, r4
   122fc:	bl	1836c <argp_parse@@Base+0x135c>
   12300:	cmn	r0, #1
   12304:	ble	12358 <ftello64@plt+0x978>
   12308:	movw	r0, #7060	; 0x1b94
   1230c:	mov	r5, #0
   12310:	movt	r0, #3
   12314:	ldr	r0, [r0]
   12318:	cmp	r0, #0
   1231c:	beq	1237c <ftello64@plt+0x99c>
   12320:	ldr	r0, [r4, #20]
   12324:	bl	1171c <inet_ntoa@plt>
   12328:	mov	r2, r0
   1232c:	movw	r0, #55738	; 0xd9ba
   12330:	mov	r1, r4
   12334:	movt	r0, #1
   12338:	bl	116b0 <printf@plt>
   1233c:	b	1237c <ftello64@plt+0x99c>
   12340:	movw	r2, #55635	; 0xd953
   12344:	mov	r0, #0
   12348:	mov	r1, #0
   1234c:	mov	r3, r5
   12350:	movt	r2, #1
   12354:	b	12374 <ftello64@plt+0x994>
   12358:	bl	11848 <__errno_location@plt>
   1235c:	ldr	r1, [r0]
   12360:	movw	r2, #55663	; 0xd96f
   12364:	movw	r3, #55723	; 0xd9ab
   12368:	mov	r0, #0
   1236c:	movt	r2, #1
   12370:	movt	r3, #1
   12374:	bl	11794 <error@plt>
   12378:	mvn	r5, #0
   1237c:	mov	r0, r5
   12380:	pop	{r4, r5, r6, sl, fp, pc}
   12384:	push	{r4, r5, r6, r7, fp, lr}
   12388:	add	fp, sp, #16
   1238c:	sub	sp, sp, #64	; 0x40
   12390:	mov	r5, r2
   12394:	add	r2, sp, #16
   12398:	mov	r6, r0
   1239c:	vmov.i32	q8, #0	; 0x00000000
   123a0:	mov	r4, r1
   123a4:	add	r3, sp, #12
   123a8:	mov	r1, #0
   123ac:	mov	r0, r2
   123b0:	vst1.64	{d16-d17}, [r0]!
   123b4:	vst1.64	{d16-d17}, [r0]
   123b8:	mov	r0, #2
   123bc:	str	r0, [sp, #20]
   123c0:	mov	r0, r5
   123c4:	bl	11968 <getaddrinfo@plt>
   123c8:	cmp	r0, #0
   123cc:	beq	123f4 <ftello64@plt+0xa14>
   123d0:	bl	116e0 <gai_strerror@plt>
   123d4:	movw	r2, #55572	; 0xd914
   123d8:	str	r0, [sp]
   123dc:	mov	r0, #0
   123e0:	mov	r1, #0
   123e4:	mov	r3, r5
   123e8:	movt	r2, #1
   123ec:	bl	11794 <error@plt>
   123f0:	b	12434 <ftello64@plt+0xa54>
   123f4:	ldr	r0, [sp, #12]
   123f8:	b	1240c <ftello64@plt+0xa2c>
   123fc:	ldr	r1, [r0, #4]
   12400:	cmp	r1, #2
   12404:	beq	12444 <ftello64@plt+0xa64>
   12408:	ldr	r0, [r0, #28]
   1240c:	cmp	r0, #0
   12410:	bne	123fc <ftello64@plt+0xa1c>
   12414:	movw	r2, #55596	; 0xd92c
   12418:	mov	r0, #0
   1241c:	mov	r1, #0
   12420:	mov	r3, r5
   12424:	movt	r2, #1
   12428:	bl	11794 <error@plt>
   1242c:	ldr	r0, [sp, #12]
   12430:	bl	1195c <freeaddrinfo@plt>
   12434:	mvn	r5, #0
   12438:	mov	r0, r5
   1243c:	sub	sp, fp, #16
   12440:	pop	{r4, r5, r6, r7, fp, pc}
   12444:	ldr	r1, [r0, #16]
   12448:	ldr	r0, [r0, #20]
   1244c:	mov	r3, #0
   12450:	mov	r2, #1
   12454:	str	r2, [sp, #8]
   12458:	str	r3, [sp]
   1245c:	str	r3, [sp, #4]
   12460:	sub	r2, fp, #32
   12464:	mov	r3, #16
   12468:	bl	118cc <getnameinfo@plt>
   1246c:	mov	r7, r0
   12470:	ldr	r0, [sp, #12]
   12474:	bl	1195c <freeaddrinfo@plt>
   12478:	cmp	r7, #0
   1247c:	beq	12488 <ftello64@plt+0xaa8>
   12480:	mov	r0, r7
   12484:	b	123d0 <ftello64@plt+0x9f0>
   12488:	mov	r0, #2
   1248c:	add	r1, r4, #20
   12490:	strh	r0, [r4, #16]
   12494:	sub	r0, fp, #32
   12498:	bl	1168c <inet_aton@plt>
   1249c:	cmp	r0, #0
   124a0:	beq	124f4 <ftello64@plt+0xb14>
   124a4:	mov	r0, r6
   124a8:	movw	r1, #35096	; 0x8918
   124ac:	mov	r2, r4
   124b0:	bl	1836c <argp_parse@@Base+0x135c>
   124b4:	cmn	r0, #1
   124b8:	ble	1250c <ftello64@plt+0xb2c>
   124bc:	movw	r0, #7060	; 0x1b94
   124c0:	mov	r5, #0
   124c4:	movt	r0, #3
   124c8:	ldr	r0, [r0]
   124cc:	cmp	r0, #0
   124d0:	beq	12438 <ftello64@plt+0xa58>
   124d4:	ldr	r0, [r4, #20]
   124d8:	bl	1171c <inet_ntoa@plt>
   124dc:	mov	r2, r0
   124e0:	movw	r0, #55791	; 0xd9ef
   124e4:	mov	r1, r4
   124e8:	movt	r0, #1
   124ec:	bl	116b0 <printf@plt>
   124f0:	b	12438 <ftello64@plt+0xa58>
   124f4:	movw	r2, #55635	; 0xd953
   124f8:	sub	r3, fp, #32
   124fc:	mov	r0, #0
   12500:	mov	r1, #0
   12504:	movt	r2, #1
   12508:	b	123ec <ftello64@plt+0xa0c>
   1250c:	bl	11848 <__errno_location@plt>
   12510:	ldr	r1, [r0]
   12514:	movw	r2, #55663	; 0xd96f
   12518:	movw	r3, #55776	; 0xd9e0
   1251c:	mov	r0, #0
   12520:	movt	r2, #1
   12524:	movt	r3, #1
   12528:	b	123ec <ftello64@plt+0xa0c>
   1252c:	push	{r4, r5, r6, sl, fp, lr}
   12530:	add	fp, sp, #16
   12534:	mov	r6, r0
   12538:	mov	r0, #2
   1253c:	mov	r4, r1
   12540:	mov	r5, r2
   12544:	strh	r0, [r1, #16]
   12548:	add	r1, r1, #20
   1254c:	mov	r0, r2
   12550:	bl	1168c <inet_aton@plt>
   12554:	cmp	r0, #0
   12558:	beq	125ac <ftello64@plt+0xbcc>
   1255c:	mov	r0, r6
   12560:	movw	r1, #35098	; 0x891a
   12564:	mov	r2, r4
   12568:	bl	1836c <argp_parse@@Base+0x135c>
   1256c:	cmn	r0, #1
   12570:	ble	125c4 <ftello64@plt+0xbe4>
   12574:	movw	r0, #7060	; 0x1b94
   12578:	mov	r5, #0
   1257c:	movt	r0, #3
   12580:	ldr	r0, [r0]
   12584:	cmp	r0, #0
   12588:	beq	125e8 <ftello64@plt+0xc08>
   1258c:	ldr	r0, [r4, #20]
   12590:	bl	1171c <inet_ntoa@plt>
   12594:	mov	r2, r0
   12598:	movw	r0, #55849	; 0xda29
   1259c:	mov	r1, r4
   125a0:	movt	r0, #1
   125a4:	bl	116b0 <printf@plt>
   125a8:	b	125e8 <ftello64@plt+0xc08>
   125ac:	movw	r2, #55635	; 0xd953
   125b0:	mov	r0, #0
   125b4:	mov	r1, #0
   125b8:	mov	r3, r5
   125bc:	movt	r2, #1
   125c0:	b	125e0 <ftello64@plt+0xc00>
   125c4:	bl	11848 <__errno_location@plt>
   125c8:	ldr	r1, [r0]
   125cc:	movw	r2, #55663	; 0xd96f
   125d0:	movw	r3, #55834	; 0xda1a
   125d4:	mov	r0, #0
   125d8:	movt	r2, #1
   125dc:	movt	r3, #1
   125e0:	bl	11794 <error@plt>
   125e4:	mvn	r5, #0
   125e8:	mov	r0, r5
   125ec:	pop	{r4, r5, r6, sl, fp, pc}
   125f0:	push	{r4, r5, r6, r7, fp, lr}
   125f4:	add	fp, sp, #16
   125f8:	sub	sp, sp, #8
   125fc:	mov	r6, r0
   12600:	mov	r0, r2
   12604:	mov	r7, r2
   12608:	mov	r4, r1
   1260c:	bl	117e8 <ether_aton@plt>
   12610:	cmp	r0, #0
   12614:	beq	12690 <ftello64@plt+0xcb0>
   12618:	mov	r5, r0
   1261c:	mov	r0, r6
   12620:	movw	r1, #35111	; 0x8927
   12624:	mov	r2, r4
   12628:	add	r7, r4, #16
   1262c:	bl	1836c <argp_parse@@Base+0x135c>
   12630:	ldr	r0, [r5]
   12634:	movw	r1, #35108	; 0x8924
   12638:	mov	r2, r4
   1263c:	str	r0, [r7, #2]
   12640:	ldrh	r0, [r5, #4]
   12644:	strh	r0, [r7, #6]
   12648:	mov	r0, r6
   1264c:	bl	1836c <argp_parse@@Base+0x135c>
   12650:	cmn	r0, #1
   12654:	ble	126c0 <ftello64@plt+0xce0>
   12658:	movw	r0, #7060	; 0x1b94
   1265c:	mov	r6, #0
   12660:	movt	r0, #3
   12664:	ldr	r0, [r0]
   12668:	cmp	r0, #0
   1266c:	beq	126e4 <ftello64@plt+0xd04>
   12670:	mov	r0, r5
   12674:	bl	118c0 <ether_ntoa@plt>
   12678:	mov	r2, r0
   1267c:	movw	r0, #55948	; 0xda8c
   12680:	mov	r1, r4
   12684:	movt	r0, #1
   12688:	bl	116b0 <printf@plt>
   1268c:	b	126e4 <ftello64@plt+0xd04>
   12690:	mov	r5, sp
   12694:	mov	r0, r7
   12698:	mov	r1, r5
   1269c:	bl	11680 <ether_hostton@plt>
   126a0:	cmp	r0, #0
   126a4:	beq	1261c <ftello64@plt+0xc3c>
   126a8:	movw	r2, #55897	; 0xda59
   126ac:	mov	r0, #0
   126b0:	mov	r1, #0
   126b4:	mov	r3, r7
   126b8:	movt	r2, #1
   126bc:	b	126dc <ftello64@plt+0xcfc>
   126c0:	bl	11848 <__errno_location@plt>
   126c4:	ldr	r1, [r0]
   126c8:	movw	r2, #55663	; 0xd96f
   126cc:	movw	r3, #55934	; 0xda7e
   126d0:	mov	r0, #0
   126d4:	movt	r2, #1
   126d8:	movt	r3, #1
   126dc:	bl	11794 <error@plt>
   126e0:	mvn	r6, #0
   126e4:	mov	r0, r6
   126e8:	sub	sp, fp, #16
   126ec:	pop	{r4, r5, r6, r7, fp, pc}
   126f0:	push	{r4, r5, fp, lr}
   126f4:	add	fp, sp, #8
   126f8:	mov	r4, r1
   126fc:	str	r2, [r1, #16]
   12700:	movw	r1, #35106	; 0x8922
   12704:	mov	r2, r4
   12708:	bl	1836c <argp_parse@@Base+0x135c>
   1270c:	cmn	r0, #1
   12710:	ble	12744 <ftello64@plt+0xd64>
   12714:	movw	r0, #7060	; 0x1b94
   12718:	mov	r5, #0
   1271c:	movt	r0, #3
   12720:	ldr	r0, [r0]
   12724:	cmp	r0, #0
   12728:	beq	12760 <ftello64@plt+0xd80>
   1272c:	ldr	r2, [r4, #16]
   12730:	movw	r0, #56013	; 0xdacd
   12734:	mov	r1, r4
   12738:	movt	r0, #1
   1273c:	bl	116b0 <printf@plt>
   12740:	b	12760 <ftello64@plt+0xd80>
   12744:	bl	11848 <__errno_location@plt>
   12748:	ldr	r1, [r0]
   1274c:	movw	r2, #55995	; 0xdabb
   12750:	mov	r0, #0
   12754:	movt	r2, #1
   12758:	bl	11794 <error@plt>
   1275c:	mvn	r5, #0
   12760:	mov	r0, r5
   12764:	pop	{r4, r5, fp, pc}
   12768:	push	{r4, r5, fp, lr}
   1276c:	add	fp, sp, #8
   12770:	mov	r4, r1
   12774:	str	r2, [r1, #16]
   12778:	movw	r1, #35102	; 0x891e
   1277c:	mov	r2, r4
   12780:	bl	1836c <argp_parse@@Base+0x135c>
   12784:	cmn	r0, #1
   12788:	ble	127bc <ftello64@plt+0xddc>
   1278c:	movw	r0, #7060	; 0x1b94
   12790:	mov	r5, #0
   12794:	movt	r0, #3
   12798:	ldr	r0, [r0]
   1279c:	cmp	r0, #0
   127a0:	beq	127d8 <ftello64@plt+0xdf8>
   127a4:	ldr	r2, [r4, #16]
   127a8:	movw	r0, #56066	; 0xdb02
   127ac:	mov	r1, r4
   127b0:	movt	r0, #1
   127b4:	bl	116b0 <printf@plt>
   127b8:	b	127d8 <ftello64@plt+0xdf8>
   127bc:	bl	11848 <__errno_location@plt>
   127c0:	ldr	r1, [r0]
   127c4:	movw	r2, #56045	; 0xdaed
   127c8:	mov	r0, #0
   127cc:	movt	r2, #1
   127d0:	bl	11794 <error@plt>
   127d4:	mvn	r5, #0
   127d8:	mov	r0, r5
   127dc:	pop	{r4, r5, fp, pc}
   127e0:	push	{r4, r5, r6, r7, fp, lr}
   127e4:	add	fp, sp, #16
   127e8:	sub	sp, sp, #32
   127ec:	mov	r5, r0
   127f0:	mov	r0, r1
   127f4:	mov	r7, r2
   127f8:	mov	r2, sp
   127fc:	mov	r6, r1
   12800:	movw	r1, #35091	; 0x8913
   12804:	mov	r4, r3
   12808:	vld1.32	{d16-d17}, [r0]!
   1280c:	vld1.32	{d18-d19}, [r0]
   12810:	mov	r0, r2
   12814:	vst1.64	{d16-d17}, [r0]!
   12818:	vst1.64	{d18-d19}, [r0]
   1281c:	mov	r0, r5
   12820:	bl	1836c <argp_parse@@Base+0x135c>
   12824:	cmn	r0, #1
   12828:	ble	12908 <ftello64@plt+0xf28>
   1282c:	ldrh	r0, [sp, #16]
   12830:	movw	r1, #35092	; 0x8914
   12834:	mov	r2, r6
   12838:	orr	r0, r0, r7
   1283c:	bic	r0, r0, r4
   12840:	strh	r0, [r6, #16]
   12844:	mov	r0, r5
   12848:	bl	1836c <argp_parse@@Base+0x135c>
   1284c:	cmn	r0, #1
   12850:	ble	1291c <ftello64@plt+0xf3c>
   12854:	movw	r0, #7060	; 0x1b94
   12858:	mov	r5, #0
   1285c:	movt	r0, #3
   12860:	ldr	r0, [r0]
   12864:	cmp	r0, #0
   12868:	beq	12938 <ftello64@plt+0xf58>
   1286c:	movw	r0, #2115	; 0x843
   12870:	movw	r1, #56157	; 0xdb5d
   12874:	cmp	r7, #0
   12878:	movt	r0, #2
   1287c:	movt	r1, #1
   12880:	movne	r1, r0
   12884:	movw	r0, #56141	; 0xdb4d
   12888:	movt	r0, #1
   1288c:	bl	116b0 <printf@plt>
   12890:	cmp	r7, #0
   12894:	beq	128bc <ftello64@plt+0xedc>
   12898:	movw	r0, #56180	; 0xdb74
   1289c:	movt	r0, #1
   128a0:	bl	116b0 <printf@plt>
   128a4:	mov	r0, r7
   128a8:	mov	r1, #0
   128ac:	mov	r2, #44	; 0x2c
   128b0:	bl	12048 <ftello64@plt+0x668>
   128b4:	mov	r0, #39	; 0x27
   128b8:	bl	11884 <putchar@plt>
   128bc:	movw	r0, #56161	; 0xdb61
   128c0:	mov	r1, r6
   128c4:	movt	r0, #1
   128c8:	bl	116b0 <printf@plt>
   128cc:	cmp	r4, #0
   128d0:	beq	128f8 <ftello64@plt+0xf18>
   128d4:	movw	r0, #56170	; 0xdb6a
   128d8:	movt	r0, #1
   128dc:	bl	116b0 <printf@plt>
   128e0:	mov	r0, r4
   128e4:	mov	r1, #0
   128e8:	mov	r2, #44	; 0x2c
   128ec:	bl	12048 <ftello64@plt+0x668>
   128f0:	mov	r0, #39	; 0x27
   128f4:	bl	11884 <putchar@plt>
   128f8:	movw	r0, #58533	; 0xe4a5
   128fc:	movt	r0, #1
   12900:	bl	117ac <puts@plt>
   12904:	b	12938 <ftello64@plt+0xf58>
   12908:	bl	11848 <__errno_location@plt>
   1290c:	ldr	r1, [r0]
   12910:	movw	r2, #56101	; 0xdb25
   12914:	movt	r2, #1
   12918:	b	1292c <ftello64@plt+0xf4c>
   1291c:	bl	11848 <__errno_location@plt>
   12920:	ldr	r1, [r0]
   12924:	movw	r2, #56121	; 0xdb39
   12928:	movt	r2, #1
   1292c:	mov	r0, #0
   12930:	bl	11794 <error@plt>
   12934:	mvn	r5, #0
   12938:	mov	r0, r5
   1293c:	sub	sp, fp, #16
   12940:	pop	{r4, r5, r6, r7, fp, pc}
   12944:	push	{r4, r5, r6, sl, fp, lr}
   12948:	add	fp, sp, #16
   1294c:	sub	sp, sp, #32
   12950:	mov	r4, r0
   12954:	mov	r0, sp
   12958:	mov	r5, r1
   1295c:	vmov.i32	q8, #0	; 0x00000000
   12960:	mov	r2, #16
   12964:	add	r1, r0, #16
   12968:	mov	r6, r0
   1296c:	vst1.64	{d16-d17}, [r1]
   12970:	mov	r1, #15
   12974:	vst1.64	{d16-d17}, [r6], r1
   12978:	ldr	r1, [r5]
   1297c:	bl	11890 <strncpy@plt>
   12980:	mov	r0, #0
   12984:	strb	r0, [r6]
   12988:	ldr	r0, [r5, #4]
   1298c:	tst	r0, #8
   12990:	beq	129b4 <ftello64@plt+0xfd4>
   12994:	ldr	r2, [r5, #20]
   12998:	mov	r1, sp
   1299c:	mov	r0, r4
   129a0:	bl	12118 <ftello64@plt+0x738>
   129a4:	mov	r6, r0
   129a8:	cmp	r0, #0
   129ac:	bne	12b14 <ftello64@plt+0x1134>
   129b0:	ldr	r0, [r5, #4]
   129b4:	tst	r0, #16
   129b8:	beq	129dc <ftello64@plt+0xffc>
   129bc:	ldr	r2, [r5, #24]
   129c0:	mov	r1, sp
   129c4:	mov	r0, r4
   129c8:	bl	122c0 <ftello64@plt+0x8e0>
   129cc:	mov	r6, r0
   129d0:	cmp	r0, #0
   129d4:	bne	12b14 <ftello64@plt+0x1134>
   129d8:	ldr	r0, [r5, #4]
   129dc:	tst	r0, #32
   129e0:	beq	12a04 <ftello64@plt+0x1024>
   129e4:	ldr	r2, [r5, #28]
   129e8:	mov	r1, sp
   129ec:	mov	r0, r4
   129f0:	bl	12384 <ftello64@plt+0x9a4>
   129f4:	mov	r6, r0
   129f8:	cmp	r0, #0
   129fc:	bne	12b14 <ftello64@plt+0x1134>
   12a00:	ldr	r0, [r5, #4]
   12a04:	tst	r0, #64	; 0x40
   12a08:	beq	12a2c <ftello64@plt+0x104c>
   12a0c:	ldr	r2, [r5, #32]
   12a10:	mov	r1, sp
   12a14:	mov	r0, r4
   12a18:	bl	1252c <ftello64@plt+0xb4c>
   12a1c:	mov	r6, r0
   12a20:	cmp	r0, #0
   12a24:	bne	12b14 <ftello64@plt+0x1134>
   12a28:	ldr	r0, [r5, #4]
   12a2c:	tst	r0, #1024	; 0x400
   12a30:	beq	12a54 <ftello64@plt+0x1074>
   12a34:	ldr	r2, [r5, #52]	; 0x34
   12a38:	mov	r1, sp
   12a3c:	mov	r0, r4
   12a40:	bl	125f0 <ftello64@plt+0xc10>
   12a44:	mov	r6, r0
   12a48:	cmp	r0, #0
   12a4c:	bne	12b14 <ftello64@plt+0x1134>
   12a50:	ldr	r0, [r5, #4]
   12a54:	tst	r0, #128	; 0x80
   12a58:	beq	12a7c <ftello64@plt+0x109c>
   12a5c:	ldr	r2, [r5, #36]	; 0x24
   12a60:	mov	r1, sp
   12a64:	mov	r0, r4
   12a68:	bl	126f0 <ftello64@plt+0xd10>
   12a6c:	mov	r6, r0
   12a70:	cmp	r0, #0
   12a74:	bne	12b14 <ftello64@plt+0x1134>
   12a78:	ldr	r0, [r5, #4]
   12a7c:	tst	r0, #256	; 0x100
   12a80:	beq	12aa4 <ftello64@plt+0x10c4>
   12a84:	ldr	r2, [r5, #40]	; 0x28
   12a88:	mov	r1, sp
   12a8c:	mov	r0, r4
   12a90:	bl	12768 <ftello64@plt+0xd88>
   12a94:	mov	r6, r0
   12a98:	cmp	r0, #0
   12a9c:	bne	12b14 <ftello64@plt+0x1134>
   12aa0:	ldr	r0, [r5, #4]
   12aa4:	tst	r0, #1
   12aa8:	beq	12ac8 <ftello64@plt+0x10e8>
   12aac:	ldr	r2, [r5, #8]
   12ab0:	mov	r1, sp
   12ab4:	mov	r0, r4
   12ab8:	bl	16c04 <ftello64@plt+0x5224>
   12abc:	mov	r6, r0
   12ac0:	cmp	r0, #0
   12ac4:	bne	12b14 <ftello64@plt+0x1134>
   12ac8:	ldr	r2, [r5, #44]	; 0x2c
   12acc:	ldr	r3, [r5, #48]	; 0x30
   12ad0:	orrs	r0, r2, r3
   12ad4:	beq	12af0 <ftello64@plt+0x1110>
   12ad8:	mov	r1, sp
   12adc:	mov	r0, r4
   12ae0:	bl	127e0 <ftello64@plt+0xe00>
   12ae4:	mov	r6, r0
   12ae8:	cmp	r0, #0
   12aec:	bne	12b14 <ftello64@plt+0x1134>
   12af0:	ldrb	r0, [r5, #4]
   12af4:	mov	r6, #0
   12af8:	tst	r0, #2
   12afc:	beq	12b14 <ftello64@plt+0x1134>
   12b00:	ldr	r1, [r5]
   12b04:	ldr	r3, [r5, #12]
   12b08:	mov	r2, sp
   12b0c:	mov	r0, r4
   12b10:	bl	155dc <ftello64@plt+0x3bfc>
   12b14:	mov	r0, r6
   12b18:	sub	sp, fp, #16
   12b1c:	pop	{r4, r5, r6, sl, fp, pc}
   12b20:	push	{r4, r5, r6, sl, fp, lr}
   12b24:	add	fp, sp, #16
   12b28:	movw	r6, #4676	; 0x1244
   12b2c:	mov	r5, r0
   12b30:	mov	r4, #0
   12b34:	movt	r6, #3
   12b38:	ldr	r0, [r6]
   12b3c:	b	12b54 <ftello64@plt+0x1174>
   12b40:	mov	r1, r5
   12b44:	bl	11698 <strcmp@plt>
   12b48:	cmp	r0, #0
   12b4c:	beq	12b60 <ftello64@plt+0x1180>
   12b50:	ldr	r0, [r6, #12]!
   12b54:	cmp	r0, #0
   12b58:	bne	12b40 <ftello64@plt+0x1160>
   12b5c:	b	12b64 <ftello64@plt+0x1184>
   12b60:	mov	r4, r6
   12b64:	mov	r0, r4
   12b68:	pop	{r4, r5, r6, sl, fp, pc}
   12b6c:	push	{r4, r5, r6, sl, fp, lr}
   12b70:	add	fp, sp, #16
   12b74:	movw	r5, #7044	; 0x1b84
   12b78:	mov	r4, r0
   12b7c:	movw	r0, #7056	; 0x1b90
   12b80:	mov	r1, #1
   12b84:	movw	r6, #7040	; 0x1b80
   12b88:	movt	r0, #3
   12b8c:	movt	r5, #3
   12b90:	movt	r6, #3
   12b94:	str	r1, [r0]
   12b98:	ldr	r0, [r5]
   12b9c:	add	r1, r0, #1
   12ba0:	ldr	r0, [r6]
   12ba4:	str	r1, [r5]
   12ba8:	rsb	r1, r1, r1, lsl #3
   12bac:	lsl	r1, r1, #3
   12bb0:	bl	193f8 <_obstack_memory_used@@Base+0xd20>
   12bb4:	cmp	r0, #0
   12bb8:	str	r0, [r6]
   12bbc:	bne	12bdc <ftello64@plt+0x11fc>
   12bc0:	bl	11848 <__errno_location@plt>
   12bc4:	ldr	r1, [r0]
   12bc8:	movw	r2, #60593	; 0xecb1
   12bcc:	mov	r0, #1
   12bd0:	movt	r2, #1
   12bd4:	bl	11794 <error@plt>
   12bd8:	ldr	r0, [r6]
   12bdc:	ldr	r1, [r5]
   12be0:	vmov.i32	q8, #0	; 0x00000000
   12be4:	rsb	r1, r1, r1, lsl #3
   12be8:	add	r0, r0, r1, lsl #3
   12bec:	mov	r1, #0
   12bf0:	str	r4, [r0, #-56]!	; 0xffffffc8
   12bf4:	str	r1, [r0, #52]	; 0x34
   12bf8:	add	r1, r0, #36	; 0x24
   12bfc:	vst1.32	{d16-d17}, [r1]
   12c00:	add	r1, r0, #20
   12c04:	vst1.32	{d16-d17}, [r1]
   12c08:	add	r1, r0, #4
   12c0c:	vst1.32	{d16-d17}, [r1]
   12c10:	pop	{r4, r5, r6, sl, fp, pc}
   12c14:	push	{r4, r5, fp, lr}
   12c18:	add	fp, sp, #8
   12c1c:	sub	sp, sp, #8
   12c20:	mov	r5, r1
   12c24:	mov	r4, r0
   12c28:	cmp	r0, #0
   12c2c:	bne	12c50 <ftello64@plt+0x1270>
   12c30:	movw	r2, #60638	; 0xecde
   12c34:	movw	r3, #55655	; 0xd967
   12c38:	mov	r0, #1
   12c3c:	mov	r1, #0
   12c40:	str	r5, [sp]
   12c44:	movt	r2, #1
   12c48:	movt	r3, #1
   12c4c:	bl	11794 <error@plt>
   12c50:	ldr	r0, [r4, #4]
   12c54:	tst	r0, #8
   12c58:	beq	12c84 <ftello64@plt+0x12a4>
   12c5c:	ldr	r0, [r4]
   12c60:	movw	r2, #60673	; 0xed01
   12c64:	movw	r3, #55655	; 0xd967
   12c68:	mov	r1, #0
   12c6c:	movt	r2, #1
   12c70:	movt	r3, #1
   12c74:	str	r0, [sp]
   12c78:	mov	r0, #1
   12c7c:	bl	11794 <error@plt>
   12c80:	ldr	r0, [r4, #4]
   12c84:	orr	r0, r0, #8
   12c88:	str	r5, [r4, #20]
   12c8c:	str	r0, [r4, #4]
   12c90:	sub	sp, fp, #8
   12c94:	pop	{r4, r5, fp, pc}
   12c98:	push	{r4, r5, fp, lr}
   12c9c:	add	fp, sp, #8
   12ca0:	sub	sp, sp, #8
   12ca4:	mov	r5, r1
   12ca8:	mov	r4, r0
   12cac:	cmp	r0, #0
   12cb0:	bne	12cd4 <ftello64@plt+0x12f4>
   12cb4:	movw	r2, #60638	; 0xecde
   12cb8:	movw	r3, #60712	; 0xed28
   12cbc:	mov	r0, #1
   12cc0:	mov	r1, #0
   12cc4:	str	r5, [sp]
   12cc8:	movt	r2, #1
   12ccc:	movt	r3, #1
   12cd0:	bl	11794 <error@plt>
   12cd4:	ldr	r0, [r4, #4]
   12cd8:	tst	r0, #16
   12cdc:	beq	12d08 <ftello64@plt+0x1328>
   12ce0:	ldr	r0, [r4]
   12ce4:	movw	r2, #60673	; 0xed01
   12ce8:	movw	r3, #60712	; 0xed28
   12cec:	mov	r1, #0
   12cf0:	movt	r2, #1
   12cf4:	movt	r3, #1
   12cf8:	str	r0, [sp]
   12cfc:	mov	r0, #1
   12d00:	bl	11794 <error@plt>
   12d04:	ldr	r0, [r4, #4]
   12d08:	orr	r0, r0, #16
   12d0c:	str	r5, [r4, #24]
   12d10:	str	r0, [r4, #4]
   12d14:	sub	sp, fp, #8
   12d18:	pop	{r4, r5, fp, pc}
   12d1c:	push	{r4, r5, fp, lr}
   12d20:	add	fp, sp, #8
   12d24:	sub	sp, sp, #8
   12d28:	mov	r5, r1
   12d2c:	mov	r4, r0
   12d30:	cmp	r0, #0
   12d34:	bne	12d58 <ftello64@plt+0x1378>
   12d38:	movw	r2, #60638	; 0xecde
   12d3c:	movw	r3, #60720	; 0xed30
   12d40:	mov	r0, #1
   12d44:	mov	r1, #0
   12d48:	str	r5, [sp]
   12d4c:	movt	r2, #1
   12d50:	movt	r3, #1
   12d54:	bl	11794 <error@plt>
   12d58:	ldr	r0, [r4, #4]
   12d5c:	tst	r0, #32
   12d60:	beq	12d8c <ftello64@plt+0x13ac>
   12d64:	ldr	r0, [r4]
   12d68:	movw	r2, #60673	; 0xed01
   12d6c:	movw	r3, #60720	; 0xed30
   12d70:	mov	r1, #0
   12d74:	movt	r2, #1
   12d78:	movt	r3, #1
   12d7c:	str	r0, [sp]
   12d80:	mov	r0, #1
   12d84:	bl	11794 <error@plt>
   12d88:	ldr	r0, [r4, #4]
   12d8c:	orr	r0, r0, #32
   12d90:	str	r5, [r4, #28]
   12d94:	str	r0, [r4, #4]
   12d98:	sub	sp, fp, #8
   12d9c:	pop	{r4, r5, fp, pc}
   12da0:	push	{r4, r5, fp, lr}
   12da4:	add	fp, sp, #8
   12da8:	sub	sp, sp, #8
   12dac:	mov	r5, r1
   12db0:	mov	r4, r0
   12db4:	cmp	r0, #0
   12db8:	bne	12ddc <ftello64@plt+0x13fc>
   12dbc:	movw	r2, #60638	; 0xecde
   12dc0:	movw	r3, #60747	; 0xed4b
   12dc4:	mov	r0, #1
   12dc8:	mov	r1, #0
   12dcc:	str	r5, [sp]
   12dd0:	movt	r2, #1
   12dd4:	movt	r3, #1
   12dd8:	bl	11794 <error@plt>
   12ddc:	ldr	r0, [r4, #4]
   12de0:	tst	r0, #64	; 0x40
   12de4:	beq	12e10 <ftello64@plt+0x1430>
   12de8:	ldr	r0, [r4]
   12dec:	movw	r2, #60673	; 0xed01
   12df0:	movw	r3, #60747	; 0xed4b
   12df4:	mov	r1, #0
   12df8:	movt	r2, #1
   12dfc:	movt	r3, #1
   12e00:	str	r0, [sp]
   12e04:	mov	r0, #1
   12e08:	bl	11794 <error@plt>
   12e0c:	ldr	r0, [r4, #4]
   12e10:	orr	r0, r0, #64	; 0x40
   12e14:	str	r5, [r4, #32]
   12e18:	str	r0, [r4, #4]
   12e1c:	sub	sp, fp, #8
   12e20:	pop	{r4, r5, fp, pc}
   12e24:	push	{r4, r5, fp, lr}
   12e28:	add	fp, sp, #8
   12e2c:	sub	sp, sp, #8
   12e30:	mov	r5, r1
   12e34:	mov	r4, r0
   12e38:	cmp	r0, #0
   12e3c:	bne	12e60 <ftello64@plt+0x1480>
   12e40:	movw	r2, #60638	; 0xecde
   12e44:	movw	r3, #55917	; 0xda6d
   12e48:	mov	r0, #1
   12e4c:	mov	r1, #0
   12e50:	str	r5, [sp]
   12e54:	movt	r2, #1
   12e58:	movt	r3, #1
   12e5c:	bl	11794 <error@plt>
   12e60:	ldr	r0, [r4, #4]
   12e64:	tst	r0, #1024	; 0x400
   12e68:	beq	12e94 <ftello64@plt+0x14b4>
   12e6c:	ldr	r0, [r4]
   12e70:	movw	r2, #60673	; 0xed01
   12e74:	movw	r3, #55917	; 0xda6d
   12e78:	mov	r1, #0
   12e7c:	movt	r2, #1
   12e80:	movt	r3, #1
   12e84:	str	r0, [sp]
   12e88:	mov	r0, #1
   12e8c:	bl	11794 <error@plt>
   12e90:	ldr	r0, [r4, #4]
   12e94:	orr	r0, r0, #1024	; 0x400
   12e98:	str	r5, [r4, #52]	; 0x34
   12e9c:	str	r0, [r4, #4]
   12ea0:	sub	sp, fp, #8
   12ea4:	pop	{r4, r5, fp, pc}
   12ea8:	push	{r4, r5, fp, lr}
   12eac:	add	fp, sp, #8
   12eb0:	sub	sp, sp, #8
   12eb4:	mov	r5, r1
   12eb8:	mov	r4, r0
   12ebc:	cmp	r0, #0
   12ec0:	bne	12ee4 <ftello64@plt+0x1504>
   12ec4:	movw	r2, #60765	; 0xed5d
   12ec8:	movw	r3, #60801	; 0xed81
   12ecc:	mov	r0, #1
   12ed0:	mov	r1, #0
   12ed4:	str	r5, [sp]
   12ed8:	movt	r2, #1
   12edc:	movt	r3, #1
   12ee0:	bl	11794 <error@plt>
   12ee4:	ldrb	r0, [r4, #4]
   12ee8:	tst	r0, #128	; 0x80
   12eec:	beq	12f14 <ftello64@plt+0x1534>
   12ef0:	ldr	r0, [r4]
   12ef4:	movw	r2, #60673	; 0xed01
   12ef8:	movw	r3, #60801	; 0xed81
   12efc:	mov	r1, #0
   12f00:	movt	r2, #1
   12f04:	movt	r3, #1
   12f08:	str	r0, [sp]
   12f0c:	mov	r0, #1
   12f10:	bl	11794 <error@plt>
   12f14:	add	r1, sp, #4
   12f18:	mov	r0, r5
   12f1c:	mov	r2, #0
   12f20:	bl	116a4 <strtol@plt>
   12f24:	str	r0, [r4, #36]	; 0x24
   12f28:	ldrb	r0, [r5]
   12f2c:	cmp	r0, #0
   12f30:	beq	12f44 <ftello64@plt+0x1564>
   12f34:	ldr	r0, [sp, #4]
   12f38:	ldrb	r0, [r0]
   12f3c:	cmp	r0, #0
   12f40:	beq	12f64 <ftello64@plt+0x1584>
   12f44:	ldr	r0, [r4]
   12f48:	movw	r2, #60811	; 0xed8b
   12f4c:	mov	r1, #0
   12f50:	mov	r3, r5
   12f54:	movt	r2, #1
   12f58:	str	r0, [sp]
   12f5c:	mov	r0, #1
   12f60:	bl	11794 <error@plt>
   12f64:	ldr	r0, [r4, #4]
   12f68:	orr	r0, r0, #128	; 0x80
   12f6c:	str	r0, [r4, #4]
   12f70:	sub	sp, fp, #8
   12f74:	pop	{r4, r5, fp, pc}
   12f78:	push	{r4, r5, fp, lr}
   12f7c:	add	fp, sp, #8
   12f80:	sub	sp, sp, #8
   12f84:	mov	r5, r1
   12f88:	mov	r4, r0
   12f8c:	cmp	r0, #0
   12f90:	bne	12fb4 <ftello64@plt+0x15d4>
   12f94:	movw	r2, #60765	; 0xed5d
   12f98:	movw	r3, #60861	; 0xedbd
   12f9c:	mov	r0, #1
   12fa0:	mov	r1, #0
   12fa4:	str	r5, [sp]
   12fa8:	movt	r2, #1
   12fac:	movt	r3, #1
   12fb0:	bl	11794 <error@plt>
   12fb4:	ldrb	r0, [r4, #5]
   12fb8:	tst	r0, #1
   12fbc:	beq	12fe4 <ftello64@plt+0x1604>
   12fc0:	ldr	r0, [r4]
   12fc4:	movw	r2, #60673	; 0xed01
   12fc8:	movw	r3, #60861	; 0xedbd
   12fcc:	mov	r1, #0
   12fd0:	movt	r2, #1
   12fd4:	movt	r3, #1
   12fd8:	str	r0, [sp]
   12fdc:	mov	r0, #1
   12fe0:	bl	11794 <error@plt>
   12fe4:	add	r1, sp, #4
   12fe8:	mov	r0, r5
   12fec:	mov	r2, #0
   12ff0:	bl	116a4 <strtol@plt>
   12ff4:	str	r0, [r4, #40]	; 0x28
   12ff8:	ldrb	r0, [r5]
   12ffc:	cmp	r0, #0
   13000:	beq	13014 <ftello64@plt+0x1634>
   13004:	ldr	r0, [sp, #4]
   13008:	ldrb	r0, [r0]
   1300c:	cmp	r0, #0
   13010:	beq	13034 <ftello64@plt+0x1654>
   13014:	ldr	r0, [r4]
   13018:	movw	r2, #60811	; 0xed8b
   1301c:	mov	r1, #0
   13020:	mov	r3, r5
   13024:	movt	r2, #1
   13028:	str	r0, [sp]
   1302c:	mov	r0, #1
   13030:	bl	11794 <error@plt>
   13034:	ldr	r0, [r4, #4]
   13038:	orr	r0, r0, #256	; 0x100
   1303c:	str	r0, [r4, #4]
   13040:	sub	sp, fp, #8
   13044:	pop	{r4, r5, fp, pc}
   13048:	push	{r4, r5, fp, lr}
   1304c:	add	fp, sp, #8
   13050:	sub	sp, sp, #8
   13054:	mov	r5, r1
   13058:	mov	r4, r0
   1305c:	cmp	r0, #0
   13060:	bne	1307c <ftello64@plt+0x169c>
   13064:	movw	r2, #60874	; 0xedca
   13068:	mov	r0, #1
   1306c:	mov	r1, #0
   13070:	mov	r3, r5
   13074:	movt	r2, #1
   13078:	bl	11794 <error@plt>
   1307c:	movw	r1, #60921	; 0xedf9
   13080:	mov	r0, r5
   13084:	movt	r1, #1
   13088:	bl	1174c <strcasecmp@plt>
   1308c:	cmp	r0, #0
   13090:	beq	130b8 <ftello64@plt+0x16d8>
   13094:	ldr	r0, [r4]
   13098:	movw	r2, #60926	; 0xedfe
   1309c:	mov	r1, #0
   130a0:	mov	r3, r5
   130a4:	movt	r2, #1
   130a8:	str	r0, [sp]
   130ac:	mov	r0, #1
   130b0:	bl	11794 <error@plt>
   130b4:	b	130c0 <ftello64@plt+0x16e0>
   130b8:	mov	r0, #2
   130bc:	strh	r0, [r4, #16]
   130c0:	ldr	r0, [r4, #4]
   130c4:	orr	r0, r0, #4
   130c8:	str	r0, [r4, #4]
   130cc:	sub	sp, fp, #8
   130d0:	pop	{r4, r5, fp, pc}
   130d4:	movw	r3, #6888	; 0x1ae8
   130d8:	cmp	r0, #0
   130dc:	movw	ip, #6892	; 0x1aec
   130e0:	movt	r3, #3
   130e4:	movt	ip, #3
   130e8:	addne	r3, r0, #4
   130ec:	cmp	r2, #0
   130f0:	mov	r2, ip
   130f4:	ldr	r0, [r3]
   130f8:	orr	r0, r0, #512	; 0x200
   130fc:	str	r0, [r3]
   13100:	movw	r0, #6896	; 0x1af0
   13104:	movt	r0, #3
   13108:	moveq	r2, r0
   1310c:	moveq	r0, ip
   13110:	ldr	r3, [r2]
   13114:	orr	r3, r3, r1
   13118:	str	r3, [r2]
   1311c:	ldr	r2, [r0]
   13120:	bic	r1, r2, r1
   13124:	str	r1, [r0]
   13128:	bx	lr
   1312c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13130:	add	fp, sp, #28
   13134:	sub	sp, sp, #12
   13138:	mov	sl, r0
   1313c:	ldrb	r0, [r1]
   13140:	cmp	r0, #0
   13144:	beq	131e4 <ftello64@plt+0x1804>
   13148:	movw	r8, #60990	; 0xee3e
   1314c:	mov	r4, r1
   13150:	add	r9, sp, #8
   13154:	movt	r8, #1
   13158:	mov	r0, r4
   1315c:	mov	r1, #44	; 0x2c
   13160:	bl	11830 <strchr@plt>
   13164:	mov	r7, r0
   13168:	cmp	r0, #0
   1316c:	beq	13178 <ftello64@plt+0x1798>
   13170:	sub	r6, r7, r4
   13174:	b	13184 <ftello64@plt+0x17a4>
   13178:	mov	r0, r4
   1317c:	bl	11824 <strlen@plt>
   13180:	mov	r6, r0
   13184:	mov	r0, r4
   13188:	mov	r1, r6
   1318c:	mov	r2, r9
   13190:	bl	11f08 <ftello64@plt+0x528>
   13194:	mov	r5, r0
   13198:	cmp	r0, #0
   1319c:	bne	131bc <ftello64@plt+0x17dc>
   131a0:	mov	r0, #1
   131a4:	mov	r1, #0
   131a8:	mov	r2, r8
   131ac:	mov	r3, r6
   131b0:	str	r6, [sp]
   131b4:	str	r4, [sp, #4]
   131b8:	bl	11794 <error@plt>
   131bc:	ldr	r2, [sp, #8]
   131c0:	mov	r0, sl
   131c4:	mov	r1, r5
   131c8:	bl	130d4 <ftello64@plt+0x16f4>
   131cc:	add	r4, r4, r6
   131d0:	cmp	r7, #0
   131d4:	addne	r4, r4, #1
   131d8:	ldrb	r0, [r4]
   131dc:	cmp	r0, #0
   131e0:	bne	13158 <ftello64@plt+0x1778>
   131e4:	sub	sp, fp, #28
   131e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   131ec:	push	{r4, sl, fp, lr}
   131f0:	add	fp, sp, #8
   131f4:	mov	r4, r0
   131f8:	bl	12d1c <ftello64@plt+0x133c>
   131fc:	movw	r0, #6888	; 0x1ae8
   13200:	cmp	r4, #0
   13204:	movt	r0, #3
   13208:	addne	r0, r4, #4
   1320c:	ldr	r1, [r0]
   13210:	orr	r1, r1, #512	; 0x200
   13214:	str	r1, [r0]
   13218:	movw	r0, #6896	; 0x1af0
   1321c:	movt	r0, #3
   13220:	ldr	r1, [r0]
   13224:	orr	r1, r1, #16
   13228:	str	r1, [r0]
   1322c:	movw	r0, #6892	; 0x1aec
   13230:	movt	r0, #3
   13234:	ldr	r1, [r0]
   13238:	bic	r1, r1, #16
   1323c:	str	r1, [r0]
   13240:	pop	{r4, sl, fp, pc}
   13244:	push	{r4, r5, fp, lr}
   13248:	add	fp, sp, #8
   1324c:	mov	r4, r0
   13250:	cmp	r0, #0
   13254:	bne	13274 <ftello64@plt+0x1894>
   13258:	movw	r0, #6692	; 0x1a24
   1325c:	movw	r4, #56183	; 0xdb77
   13260:	movt	r0, #3
   13264:	movt	r4, #1
   13268:	ldr	r0, [r0]
   1326c:	cmp	r0, #0
   13270:	movne	r4, r0
   13274:	movw	r5, #4676	; 0x1244
   13278:	movt	r5, #3
   1327c:	ldr	r1, [r5]
   13280:	cmp	r1, #0
   13284:	beq	132a8 <ftello64@plt+0x18c8>
   13288:	movw	r5, #4676	; 0x1244
   1328c:	movt	r5, #3
   13290:	mov	r0, r4
   13294:	bl	11698 <strcmp@plt>
   13298:	cmp	r0, #0
   1329c:	ldrne	r1, [r5, #12]!
   132a0:	cmpne	r1, #0
   132a4:	bne	13290 <ftello64@plt+0x18b0>
   132a8:	ldr	r0, [r5, #8]
   132ac:	cmp	r0, #0
   132b0:	bne	132d0 <ftello64@plt+0x18f0>
   132b4:	movw	r2, #61009	; 0xee51
   132b8:	mov	r0, #1
   132bc:	mov	r1, #0
   132c0:	mov	r3, r4
   132c4:	movt	r2, #1
   132c8:	bl	11794 <error@plt>
   132cc:	ldr	r0, [r5, #8]
   132d0:	movw	r1, #7048	; 0x1b88
   132d4:	movt	r1, #3
   132d8:	str	r0, [r1]
   132dc:	pop	{r4, r5, fp, pc}
   132e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   132e4:	add	fp, sp, #24
   132e8:	sub	sp, sp, #16
   132ec:	movw	r1, #61420	; 0xefec
   132f0:	mov	r4, r0
   132f4:	mov	r0, #0
   132f8:	str	r0, [sp, #12]
   132fc:	str	r0, [sp, #8]
   13300:	movt	r1, #1
   13304:	mov	r0, r4
   13308:	bl	11938 <fopen64@plt>
   1330c:	mov	r5, r0
   13310:	cmp	r0, #0
   13314:	bne	13334 <ftello64@plt+0x1954>
   13318:	bl	11848 <__errno_location@plt>
   1331c:	ldr	r1, [r0]
   13320:	movw	r2, #61035	; 0xee6b
   13324:	mov	r0, #1
   13328:	mov	r3, r4
   1332c:	movt	r2, #1
   13330:	bl	11794 <error@plt>
   13334:	movw	r0, #33404	; 0x827c
   13338:	movw	r4, #6900	; 0x1af4
   1333c:	movw	r3, #37832	; 0x93c8
   13340:	mov	r1, #0
   13344:	mov	r2, #0
   13348:	movt	r0, #1
   1334c:	movt	r4, #3
   13350:	movt	r3, #1
   13354:	str	r0, [sp]
   13358:	mov	r0, r4
   1335c:	bl	183a8 <_obstack_begin@@Base>
   13360:	add	r0, sp, #12
   13364:	add	r1, sp, #8
   13368:	mov	r2, r5
   1336c:	bl	11980 <getline@plt>
   13370:	ldr	r6, [sp, #12]
   13374:	cmp	r0, #1
   13378:	blt	1343c <ftello64@plt+0x1a5c>
   1337c:	add	r8, sp, #12
   13380:	add	r9, sp, #8
   13384:	mov	r0, r6
   13388:	bl	11824 <strlen@plt>
   1338c:	cmp	r0, #0
   13390:	beq	13420 <ftello64@plt+0x1a40>
   13394:	mov	r7, r0
   13398:	sub	r0, r0, #1
   1339c:	ldrb	r1, [r6, r0]
   133a0:	cmp	r1, #10
   133a4:	bne	133b4 <ftello64@plt+0x19d4>
   133a8:	cmp	r0, #0
   133ac:	mov	r7, r0
   133b0:	beq	13420 <ftello64@plt+0x1a40>
   133b4:	mov	r0, #0
   133b8:	ldrb	r1, [r6, r0]
   133bc:	cmp	r1, #9
   133c0:	cmpne	r1, #32
   133c4:	bne	133d8 <ftello64@plt+0x19f8>
   133c8:	add	r0, r0, #1
   133cc:	cmp	r7, r0
   133d0:	bne	133b8 <ftello64@plt+0x19d8>
   133d4:	b	133e0 <ftello64@plt+0x1a00>
   133d8:	cmp	r1, #35	; 0x23
   133dc:	beq	13420 <ftello64@plt+0x1a40>
   133e0:	ldr	r0, [r4, #12]
   133e4:	ldr	r1, [r4, #16]
   133e8:	sub	r1, r1, r0
   133ec:	cmp	r1, r7
   133f0:	bcs	13408 <ftello64@plt+0x1a28>
   133f4:	mov	r0, r4
   133f8:	mov	r1, r7
   133fc:	bl	184b4 <_obstack_newchunk@@Base>
   13400:	ldr	r0, [r4, #12]
   13404:	ldr	r6, [sp, #12]
   13408:	mov	r1, r6
   1340c:	mov	r2, r7
   13410:	bl	11704 <memcpy@plt>
   13414:	ldr	r0, [r4, #12]
   13418:	add	r0, r0, r7
   1341c:	str	r0, [r4, #12]
   13420:	mov	r0, r8
   13424:	mov	r1, r9
   13428:	mov	r2, r5
   1342c:	bl	11980 <getline@plt>
   13430:	ldr	r6, [sp, #12]
   13434:	cmp	r0, #0
   13438:	bgt	13384 <ftello64@plt+0x19a4>
   1343c:	mov	r0, r6
   13440:	bl	1827c <argp_parse@@Base+0x126c>
   13444:	mov	r0, r5
   13448:	bl	118b4 <fclose@plt>
   1344c:	ldr	r0, [r4, #12]
   13450:	ldr	r1, [r4, #16]
   13454:	cmp	r1, r0
   13458:	bne	1346c <ftello64@plt+0x1a8c>
   1345c:	mov	r0, r4
   13460:	mov	r1, #1
   13464:	bl	184b4 <_obstack_newchunk@@Base>
   13468:	ldr	r0, [r4, #12]
   1346c:	add	r1, r0, #1
   13470:	str	r1, [r4, #12]
   13474:	mov	r1, #0
   13478:	strb	r1, [r0]
   1347c:	ldr	r1, [r4, #8]
   13480:	ldr	r0, [r4, #12]
   13484:	cmp	r0, r1
   13488:	ldrbeq	r2, [r4, #40]	; 0x28
   1348c:	orreq	r2, r2, #2
   13490:	strbeq	r2, [r4, #40]	; 0x28
   13494:	movw	r2, #7048	; 0x1b88
   13498:	ldr	r3, [r4, #24]
   1349c:	movt	r2, #3
   134a0:	str	r1, [r2]
   134a4:	ldr	r1, [r4, #4]
   134a8:	ldr	r2, [r4, #16]
   134ac:	add	r0, r3, r0
   134b0:	bic	r0, r0, r3
   134b4:	sub	r3, r0, r1
   134b8:	sub	r1, r2, r1
   134bc:	cmp	r3, r1
   134c0:	movhi	r0, r2
   134c4:	str	r0, [r4, #8]
   134c8:	str	r0, [r4, #12]
   134cc:	sub	sp, fp, #24
   134d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   134d4:	cmp	r0, #0
   134d8:	movwne	r1, #6888	; 0x1ae8
   134dc:	movtne	r1, #3
   134e0:	ldrne	r2, [r1]
   134e4:	cmpne	r2, #0
   134e8:	ldrne	r3, [r0, #4]
   134ec:	orrne	r2, r3, r2
   134f0:	strne	r2, [r0, #4]
   134f4:	movne	r2, #0
   134f8:	strne	r2, [r1]
   134fc:	push	{r4, sl, fp, lr}
   13500:	add	fp, sp, #8
   13504:	cmp	r0, #0
   13508:	beq	13574 <ftello64@plt+0x1b94>
   1350c:	ldr	r1, [r0, #4]
   13510:	cmp	r1, #0
   13514:	bne	13530 <ftello64@plt+0x1b50>
   13518:	mov	r1, #2
   1351c:	str	r1, [r0, #4]
   13520:	movw	r1, #7048	; 0x1b88
   13524:	movt	r1, #3
   13528:	ldr	r1, [r1]
   1352c:	str	r1, [r0, #12]
   13530:	movw	ip, #6896	; 0x1af0
   13534:	movw	lr, #6892	; 0x1aec
   13538:	movt	ip, #3
   1353c:	movt	lr, #3
   13540:	ldr	r3, [ip]
   13544:	ldr	r1, [lr]
   13548:	orrs	r2, r1, r3
   1354c:	popeq	{r4, sl, fp, pc}
   13550:	ldr	r2, [r0, #44]	; 0x2c
   13554:	ldr	r4, [r0, #48]	; 0x30
   13558:	orr	r2, r2, r3
   1355c:	orr	r1, r4, r1
   13560:	str	r2, [r0, #44]	; 0x2c
   13564:	str	r1, [r0, #48]	; 0x30
   13568:	mov	r0, #0
   1356c:	str	r0, [ip]
   13570:	str	r0, [lr]
   13574:	pop	{r4, sl, fp, pc}
   13578:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1357c:	add	fp, sp, #28
   13580:	sub	sp, sp, #4
   13584:	vpush	{d8-d9}
   13588:	sub	sp, sp, #16
   1358c:	movw	r6, #7040	; 0x1b80
   13590:	mov	r5, r0
   13594:	mov	r4, r1
   13598:	movt	r6, #3
   1359c:	ldr	r0, [r6]
   135a0:	str	r0, [sp, #8]
   135a4:	mov	r0, #0
   135a8:	bl	13244 <ftello64@plt+0x1864>
   135ac:	movw	r0, #7092	; 0x1bb4
   135b0:	movw	r1, #61062	; 0xee86
   135b4:	movt	r0, #3
   135b8:	movt	r1, #1
   135bc:	str	r1, [r0]
   135c0:	movw	r0, #61086	; 0xee9e
   135c4:	movw	r1, #4820	; 0x12d4
   135c8:	movt	r0, #1
   135cc:	movt	r1, #3
   135d0:	bl	18188 <argp_parse@@Base+0x1178>
   135d4:	movw	r0, #6728	; 0x1a48
   135d8:	movw	r1, #6944	; 0x1b20
   135dc:	add	r2, sp, #12
   135e0:	mov	r3, #8
   135e4:	movt	r0, #3
   135e8:	movt	r1, #3
   135ec:	str	r2, [sp]
   135f0:	mov	r2, r4
   135f4:	vld1.32	{d16-d17}, [r0]
   135f8:	movw	r0, #4828	; 0x12dc
   135fc:	movt	r0, #3
   13600:	str	r1, [r0, #16]
   13604:	vst1.64	{d16-d17}, [r1]
   13608:	movw	r1, #6696	; 0x1a28
   1360c:	movt	r1, #3
   13610:	ldr	r1, [r1]
   13614:	str	r1, [r0, #8]
   13618:	add	r1, sp, #8
   1361c:	str	r1, [sp, #4]
   13620:	mov	r1, r5
   13624:	bl	17010 <argp_parse@@Base>
   13628:	ldr	r0, [sp, #8]
   1362c:	bl	134d4 <ftello64@plt+0x1af4>
   13630:	ldr	r0, [sp, #12]
   13634:	cmp	r0, r5
   13638:	bge	13670 <ftello64@plt+0x1c90>
   1363c:	sub	r1, r5, r0
   13640:	add	r2, r4, r0, lsl #2
   13644:	add	r0, sp, #8
   13648:	bl	16844 <ftello64@plt+0x4e64>
   1364c:	cmp	r0, #0
   13650:	bne	13668 <ftello64@plt+0x1c88>
   13654:	movw	r2, #61095	; 0xeea7
   13658:	mov	r0, #1
   1365c:	mov	r1, #0
   13660:	movt	r2, #1
   13664:	bl	11794 <error@plt>
   13668:	ldr	r0, [sp, #8]
   1366c:	bl	134d4 <ftello64@plt+0x1af4>
   13670:	ldr	r0, [r6]
   13674:	cmp	r0, #0
   13678:	bne	13784 <ftello64@plt+0x1da4>
   1367c:	movw	r0, #6744	; 0x1a58
   13680:	movt	r0, #3
   13684:	ldr	r0, [r0]
   13688:	blx	r0
   1368c:	mov	r4, r0
   13690:	cmp	r0, #0
   13694:	bne	136ac <ftello64@plt+0x1ccc>
   13698:	movw	r2, #61113	; 0xeeb9
   1369c:	mov	r0, #1
   136a0:	mov	r1, #0
   136a4:	movt	r2, #1
   136a8:	bl	11794 <error@plt>
   136ac:	movw	r5, #7044	; 0x1b84
   136b0:	movw	r8, #60593	; 0xecb1
   136b4:	add	r7, r4, #4
   136b8:	movw	r4, #7048	; 0x1b88
   136bc:	mov	r9, #0
   136c0:	vmov.i32	q4, #0	; 0x00000000
   136c4:	mov	sl, #2
   136c8:	movt	r5, #3
   136cc:	movt	r8, #1
   136d0:	movt	r4, #3
   136d4:	b	13754 <ftello64@plt+0x1d74>
   136d8:	ldr	r0, [r5]
   136dc:	add	r1, r0, #1
   136e0:	ldr	r0, [r6]
   136e4:	str	r1, [r5]
   136e8:	rsb	r1, r1, r1, lsl #3
   136ec:	lsl	r1, r1, #3
   136f0:	bl	193f8 <_obstack_memory_used@@Base+0xd20>
   136f4:	cmp	r0, #0
   136f8:	str	r0, [r6]
   136fc:	bne	13718 <ftello64@plt+0x1d38>
   13700:	bl	11848 <__errno_location@plt>
   13704:	ldr	r1, [r0]
   13708:	mov	r0, #1
   1370c:	mov	r2, r8
   13710:	bl	11794 <error@plt>
   13714:	ldr	r0, [r6]
   13718:	ldr	r1, [r5]
   1371c:	rsb	r1, r1, r1, lsl #3
   13720:	add	r0, r0, r1, lsl #3
   13724:	sub	r1, r0, #20
   13728:	str	r9, [r0, #-4]
   1372c:	vst1.32	{d8-d9}, [r1]
   13730:	sub	r1, r0, #36	; 0x24
   13734:	vst1.32	{d8-d9}, [r1]
   13738:	sub	r1, r0, #52	; 0x34
   1373c:	vst1.32	{d8-d9}, [r1]
   13740:	ldr	r1, [r7], #8
   13744:	str	r1, [r0, #-56]	; 0xffffffc8
   13748:	str	sl, [r0, #-52]	; 0xffffffcc
   1374c:	ldr	r1, [r4]
   13750:	str	r1, [r0, #-44]	; 0xffffffd4
   13754:	ldr	r0, [r7, #-4]
   13758:	cmp	r0, #0
   1375c:	bne	136d8 <ftello64@plt+0x1cf8>
   13760:	ldr	r0, [r7]
   13764:	cmp	r0, #0
   13768:	bne	136d8 <ftello64@plt+0x1cf8>
   1376c:	ldr	r1, [r5]
   13770:	ldr	r0, [r6]
   13774:	movw	r3, #14228	; 0x3794
   13778:	mov	r2, #56	; 0x38
   1377c:	movt	r3, #1
   13780:	bl	11944 <qsort@plt>
   13784:	sub	sp, fp, #48	; 0x30
   13788:	vpop	{d8-d9}
   1378c:	add	sp, sp, #4
   13790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13794:	ldr	r1, [r1]
   13798:	ldr	r0, [r0]
   1379c:	b	11698 <strcmp@plt>
   137a0:	push	{r4, r5, r6, sl, fp, lr}
   137a4:	add	fp, sp, #16
   137a8:	mov	r5, r2
   137ac:	mov	r6, r1
   137b0:	mov	r2, r0
   137b4:	mov	r0, #7
   137b8:	ldr	r3, [r5, #28]
   137bc:	cmp	r2, #96	; 0x60
   137c0:	ldr	r1, [r3]
   137c4:	bgt	13810 <ftello64@plt+0x1e30>
   137c8:	cmp	r2, #69	; 0x45
   137cc:	bgt	137f0 <ftello64@plt+0x1e10>
   137d0:	cmp	r2, #65	; 0x41
   137d4:	beq	1388c <ftello64@plt+0x1eac>
   137d8:	cmp	r2, #66	; 0x42
   137dc:	bne	13a1c <ftello64@plt+0x203c>
   137e0:	mov	r0, r1
   137e4:	mov	r1, r6
   137e8:	bl	12da0 <ftello64@plt+0x13c0>
   137ec:	b	13a18 <ftello64@plt+0x2038>
   137f0:	cmp	r2, #70	; 0x46
   137f4:	beq	1389c <ftello64@plt+0x1ebc>
   137f8:	cmp	r2, #77	; 0x4d
   137fc:	bne	13a1c <ftello64@plt+0x203c>
   13800:	mov	r0, r1
   13804:	mov	r1, r6
   13808:	bl	12ea8 <ftello64@plt+0x14c8>
   1380c:	b	13a18 <ftello64@plt+0x2038>
   13810:	sub	r4, r2, #97	; 0x61
   13814:	cmp	r4, #21
   13818:	bhi	138ac <ftello64@plt+0x1ecc>
   1381c:	add	r2, pc, #0
   13820:	ldr	pc, [r2, r4, lsl #2]
   13824:	strdeq	r3, [r1], -ip
   13828:	andeq	r3, r1, r0, ror #15
   1382c:	andeq	r3, r1, ip, lsl sl
   13830:	andeq	r3, r1, ip, ror r8
   13834:	andeq	r3, r1, ip, lsl sl
   13838:	andeq	r3, r1, ip, lsl sl
   1383c:	andeq	r3, r1, ip, lsl sl
   13840:	andeq	r3, r1, ip, lsl sl
   13844:	andeq	r3, r1, ip, lsl #18
   13848:	andeq	r3, r1, ip, lsl sl
   1384c:	andeq	r3, r1, ip, lsl sl
   13850:	andeq	r3, r1, r8, lsr #18
   13854:	andeq	r3, r1, r4, lsr r9
   13858:	andeq	r3, r1, ip, lsl sl
   1385c:	andeq	r3, r1, ip, lsl sl
   13860:	andeq	r3, r1, ip, ror r8
   13864:	andeq	r3, r1, ip, lsl sl
   13868:	andeq	r3, r1, ip, lsl sl
   1386c:	andeq	r3, r1, r4, asr #18
   13870:	andeq	r3, r1, ip, lsl sl
   13874:	andeq	r3, r1, ip, lsl sl
   13878:	andeq	r3, r1, r0, asr r9
   1387c:	mov	r0, r1
   13880:	mov	r1, r6
   13884:	bl	131ec <ftello64@plt+0x180c>
   13888:	b	13a18 <ftello64@plt+0x2038>
   1388c:	mov	r0, r1
   13890:	mov	r1, r6
   13894:	bl	12c14 <ftello64@plt+0x1234>
   13898:	b	13a18 <ftello64@plt+0x2038>
   1389c:	mov	r0, r1
   138a0:	mov	r1, r6
   138a4:	bl	1312c <ftello64@plt+0x174c>
   138a8:	b	13a18 <ftello64@plt+0x2038>
   138ac:	sub	r4, r2, #256	; 0x100
   138b0:	cmp	r4, #3
   138b4:	bhi	138e0 <ftello64@plt+0x1f00>
   138b8:	add	r0, pc, #0
   138bc:	ldr	pc, [r0, r4, lsl #2]
   138c0:	ldrdeq	r3, [r1], -r0
   138c4:	andeq	r3, r1, r4, ror #18
   138c8:	andeq	r3, r1, r4, lsl #19
   138cc:	andeq	r3, r1, r8, asr #19
   138d0:	mov	r0, r1
   138d4:	mov	r1, r6
   138d8:	bl	12f78 <ftello64@plt+0x1598>
   138dc:	b	13a18 <ftello64@plt+0x2038>
   138e0:	movw	r1, #3
   138e4:	movt	r1, #256	; 0x100
   138e8:	cmp	r2, r1
   138ec:	popne	{r4, r5, r6, sl, fp, pc}
   138f0:	ldr	r0, [r5, #32]
   138f4:	str	r3, [r0]
   138f8:	b	13a18 <ftello64@plt+0x2038>
   138fc:	movw	r0, #7052	; 0x1b8c
   13900:	mov	r1, #1
   13904:	movt	r0, #3
   13908:	b	13a08 <ftello64@plt+0x2028>
   1390c:	mov	r0, r1
   13910:	bl	134d4 <ftello64@plt+0x1af4>
   13914:	mov	r0, r6
   13918:	bl	12b6c <ftello64@plt+0x118c>
   1391c:	ldr	r1, [r5, #28]
   13920:	str	r0, [r1]
   13924:	b	13a18 <ftello64@plt+0x2038>
   13928:	movw	r0, #7064	; 0x1b98
   1392c:	movt	r0, #3
   13930:	b	13958 <ftello64@plt+0x1f78>
   13934:	mov	r0, r1
   13938:	mov	r1, r6
   1393c:	bl	12c98 <ftello64@plt+0x12b8>
   13940:	b	13a18 <ftello64@plt+0x2038>
   13944:	movw	r0, #58480	; 0xe470
   13948:	movt	r0, #1
   1394c:	b	13a14 <ftello64@plt+0x2034>
   13950:	movw	r0, #7060	; 0x1b94
   13954:	movt	r0, #3
   13958:	ldr	r1, [r0]
   1395c:	add	r1, r1, #1
   13960:	b	13a08 <ftello64@plt+0x2028>
   13964:	cmp	r6, #0
   13968:	beq	13a10 <ftello64@plt+0x2030>
   1396c:	ldrb	r0, [r6]
   13970:	cmp	r0, #64	; 0x40
   13974:	bne	13a10 <ftello64@plt+0x2030>
   13978:	add	r0, r6, #1
   1397c:	bl	132e0 <ftello64@plt+0x1900>
   13980:	b	13a18 <ftello64@plt+0x2038>
   13984:	movw	r0, #6888	; 0x1ae8
   13988:	cmp	r1, #0
   1398c:	movt	r0, #3
   13990:	addne	r0, r1, #4
   13994:	ldr	r1, [r0]
   13998:	orr	r1, r1, #512	; 0x200
   1399c:	str	r1, [r0]
   139a0:	movw	r0, #6896	; 0x1af0
   139a4:	movt	r0, #3
   139a8:	ldr	r1, [r0]
   139ac:	orr	r1, r1, #65	; 0x41
   139b0:	str	r1, [r0]
   139b4:	movw	r0, #6892	; 0x1aec
   139b8:	movt	r0, #3
   139bc:	ldr	r1, [r0]
   139c0:	bic	r1, r1, #65	; 0x41
   139c4:	b	13a08 <ftello64@plt+0x2028>
   139c8:	movw	r0, #6888	; 0x1ae8
   139cc:	cmp	r1, #0
   139d0:	movt	r0, #3
   139d4:	addne	r0, r1, #4
   139d8:	ldr	r1, [r0]
   139dc:	orr	r1, r1, #512	; 0x200
   139e0:	str	r1, [r0]
   139e4:	movw	r0, #6892	; 0x1aec
   139e8:	movt	r0, #3
   139ec:	ldr	r1, [r0]
   139f0:	orr	r1, r1, #1
   139f4:	str	r1, [r0]
   139f8:	movw	r0, #6896	; 0x1af0
   139fc:	movt	r0, #3
   13a00:	ldr	r1, [r0]
   13a04:	bic	r1, r1, #1
   13a08:	str	r1, [r0]
   13a0c:	b	13a18 <ftello64@plt+0x2038>
   13a10:	mov	r0, r6
   13a14:	bl	13244 <ftello64@plt+0x1864>
   13a18:	mov	r0, #0
   13a1c:	pop	{r4, r5, r6, sl, fp, pc}
   13a20:	movw	r2, #4
   13a24:	movt	r2, #512	; 0x200
   13a28:	cmp	r0, r2
   13a2c:	movne	r0, r1
   13a30:	bxne	lr
   13a34:	movw	r0, #61711	; 0xf10f
   13a38:	movt	r0, #1
   13a3c:	b	11c20 <ftello64@plt+0x240>
   13a40:	bx	lr
   13a44:	push	{r4, r5, r6, sl, fp, lr}
   13a48:	add	fp, sp, #16
   13a4c:	cmp	r1, #1
   13a50:	poplt	{r4, r5, r6, sl, fp, pc}
   13a54:	mov	r4, r0
   13a58:	ldr	r0, [r2]
   13a5c:	mov	r5, r2
   13a60:	mov	r6, r1
   13a64:	bl	12b20 <ftello64@plt+0x1140>
   13a68:	mov	r1, #1
   13a6c:	cmp	r0, #0
   13a70:	movweq	r1, #2
   13a74:	cmp	r1, r6
   13a78:	bge	13a94 <ftello64@plt+0x20b4>
   13a7c:	ldr	r0, [r5, r1, lsl #2]
   13a80:	mov	r1, #0
   13a84:	str	r0, [r4, #16]
   13a88:	mov	r0, r4
   13a8c:	pop	{r4, r5, r6, sl, fp, lr}
   13a90:	b	14edc <ftello64@plt+0x34fc>
   13a94:	pop	{r4, r5, r6, sl, fp, pc}
   13a98:	push	{r4, r5, fp, lr}
   13a9c:	add	fp, sp, #8
   13aa0:	cmp	r1, #0
   13aa4:	movne	r0, r2
   13aa8:	ldr	r4, [r0]
   13aac:	mov	r0, r4
   13ab0:	bl	12b20 <ftello64@plt+0x1140>
   13ab4:	mov	r5, r0
   13ab8:	cmp	r0, #0
   13abc:	bne	13adc <ftello64@plt+0x20fc>
   13ac0:	bl	11848 <__errno_location@plt>
   13ac4:	ldr	r1, [r0]
   13ac8:	movw	r2, #62323	; 0xf373
   13acc:	mov	r0, #1
   13ad0:	mov	r3, r4
   13ad4:	movt	r2, #1
   13ad8:	bl	11794 <error@plt>
   13adc:	ldr	r1, [r5, #4]
   13ae0:	ldrb	r0, [r1]
   13ae4:	cmp	r0, #0
   13ae8:	popeq	{r4, r5, fp, pc}
   13aec:	add	r4, r1, #1
   13af0:	uxtb	r1, r0
   13af4:	bl	14be8 <ftello64@plt+0x3208>
   13af8:	ldrb	r0, [r4], #1
   13afc:	cmp	r0, #0
   13b00:	bne	13af0 <ftello64@plt+0x2110>
   13b04:	pop	{r4, r5, fp, pc}
   13b08:	push	{r4, r5, fp, lr}
   13b0c:	add	fp, sp, #8
   13b10:	cmp	r1, #0
   13b14:	movne	r0, r2
   13b18:	ldr	r4, [r0]
   13b1c:	mov	r0, r4
   13b20:	bl	12b20 <ftello64@plt+0x1140>
   13b24:	mov	r5, r0
   13b28:	cmp	r0, #0
   13b2c:	bne	13b4c <ftello64@plt+0x216c>
   13b30:	bl	11848 <__errno_location@plt>
   13b34:	ldr	r1, [r0]
   13b38:	movw	r2, #62323	; 0xf373
   13b3c:	mov	r0, #1
   13b40:	mov	r3, r4
   13b44:	movt	r2, #1
   13b48:	bl	11794 <error@plt>
   13b4c:	ldr	r1, [r5, #8]
   13b50:	ldrb	r0, [r1]
   13b54:	cmp	r0, #0
   13b58:	popeq	{r4, r5, fp, pc}
   13b5c:	add	r4, r1, #1
   13b60:	uxtb	r1, r0
   13b64:	bl	14be8 <ftello64@plt+0x3208>
   13b68:	ldrb	r0, [r4], #1
   13b6c:	cmp	r0, #0
   13b70:	bne	13b60 <ftello64@plt+0x2180>
   13b74:	pop	{r4, r5, fp, pc}
   13b78:	cmp	r1, #0
   13b7c:	bxeq	lr
   13b80:	push	{r4, r5, r6, r7, fp, lr}
   13b84:	add	fp, sp, #16
   13b88:	movw	r1, #4676	; 0x1244
   13b8c:	mov	r5, r0
   13b90:	movt	r1, #3
   13b94:	ldr	r6, [r5]
   13b98:	ldr	r0, [r1]
   13b9c:	cmp	r0, #0
   13ba0:	beq	13bd0 <ftello64@plt+0x21f0>
   13ba4:	mov	r4, r2
   13ba8:	add	r7, r1, #12
   13bac:	str	r0, [r5]
   13bb0:	mov	r1, #0
   13bb4:	ldr	r0, [r4]
   13bb8:	str	r0, [r5, #16]
   13bbc:	mov	r0, r5
   13bc0:	bl	14edc <ftello64@plt+0x34fc>
   13bc4:	ldr	r0, [r7], #12
   13bc8:	cmp	r0, #0
   13bcc:	bne	13bac <ftello64@plt+0x21cc>
   13bd0:	str	r6, [r5]
   13bd4:	pop	{r4, r5, r6, r7, fp, lr}
   13bd8:	bx	lr
   13bdc:	movw	r3, #7060	; 0x1b94
   13be0:	movt	r3, #3
   13be4:	ldr	r3, [r3]
   13be8:	clz	r3, r3
   13bec:	lsr	r3, r3, #5
   13bf0:	cmp	r3, r1
   13bf4:	bxge	lr
   13bf8:	ldr	r1, [r2, r3, lsl #2]
   13bfc:	str	r1, [r0, #16]
   13c00:	mov	r1, #0
   13c04:	b	14edc <ftello64@plt+0x34fc>
   13c08:	push	{fp, lr}
   13c0c:	mov	fp, sp
   13c10:	movw	r0, #5288	; 0x14a8
   13c14:	mov	r1, #0
   13c18:	movt	r0, #3
   13c1c:	ldr	r0, [r0]
   13c20:	str	r1, [r0]
   13c24:	movw	r0, #7080	; 0x1ba8
   13c28:	movt	r0, #3
   13c2c:	ldr	r1, [r0]
   13c30:	mov	r0, #10
   13c34:	bl	11908 <putc@plt>
   13c38:	movw	r0, #7068	; 0x1b9c
   13c3c:	mov	r1, #1
   13c40:	movt	r0, #3
   13c44:	str	r1, [r0]
   13c48:	pop	{fp, pc}
   13c4c:	push	{fp, lr}
   13c50:	mov	fp, sp
   13c54:	movw	r0, #5288	; 0x14a8
   13c58:	movt	r0, #3
   13c5c:	ldr	r0, [r0]
   13c60:	ldr	r1, [r0]
   13c64:	asr	r2, r1, #31
   13c68:	add	r1, r1, r2, lsr #29
   13c6c:	bic	r1, r1, #7
   13c70:	add	r1, r1, #8
   13c74:	str	r1, [r0]
   13c78:	movw	r0, #7080	; 0x1ba8
   13c7c:	movt	r0, #3
   13c80:	ldr	r1, [r0]
   13c84:	mov	r0, #9
   13c88:	bl	11908 <putc@plt>
   13c8c:	movw	r0, #7068	; 0x1b9c
   13c90:	mov	r1, #1
   13c94:	movt	r0, #3
   13c98:	str	r1, [r0]
   13c9c:	pop	{fp, pc}
   13ca0:	push	{r4, r5, r6, sl, fp, lr}
   13ca4:	add	fp, sp, #16
   13ca8:	sub	sp, sp, #8
   13cac:	cmp	r1, #2
   13cb0:	blt	13d18 <ftello64@plt+0x2338>
   13cb4:	mov	r5, r0
   13cb8:	ldr	r0, [r2]
   13cbc:	mov	r4, r2
   13cc0:	add	r1, sp, #4
   13cc4:	mov	r2, #10
   13cc8:	bl	11818 <strtoul@plt>
   13ccc:	mov	r6, r0
   13cd0:	ldr	r0, [sp, #4]
   13cd4:	ldrb	r0, [r0]
   13cd8:	cmp	r0, #0
   13cdc:	beq	13cf4 <ftello64@plt+0x2314>
   13ce0:	movw	r2, #62344	; 0xf388
   13ce4:	mov	r0, #1
   13ce8:	mov	r1, #0
   13cec:	movt	r2, #1
   13cf0:	bl	11794 <error@plt>
   13cf4:	cmp	r6, #0
   13cf8:	beq	13d18 <ftello64@plt+0x2338>
   13cfc:	ldr	r0, [r4, #4]
   13d00:	mov	r1, #0
   13d04:	str	r0, [r5, #16]
   13d08:	mov	r0, r5
   13d0c:	bl	14edc <ftello64@plt+0x34fc>
   13d10:	subs	r6, r6, #1
   13d14:	bne	13cfc <ftello64@plt+0x231c>
   13d18:	sub	sp, fp, #16
   13d1c:	pop	{r4, r5, r6, sl, fp, pc}
   13d20:	ldr	r3, [r0, #12]
   13d24:	clz	r3, r3
   13d28:	lsr	r3, r3, #5
   13d2c:	cmp	r3, r1
   13d30:	bxge	lr
   13d34:	ldr	r1, [r2, r3, lsl #2]
   13d38:	str	r1, [r0, #16]
   13d3c:	mov	r1, #0
   13d40:	b	14edc <ftello64@plt+0x34fc>
   13d44:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13d48:	add	fp, sp, #24
   13d4c:	sub	sp, sp, #8
   13d50:	mov	r6, r1
   13d54:	movw	r1, #7056	; 0x1b90
   13d58:	mov	r4, r0
   13d5c:	movw	r0, #7052	; 0x1b8c
   13d60:	mov	r8, r2
   13d64:	mov	r5, #1
   13d68:	movt	r0, #3
   13d6c:	movt	r1, #3
   13d70:	ldr	r0, [r0]
   13d74:	ldr	r1, [r1]
   13d78:	orrs	r0, r1, r0
   13d7c:	beq	13da8 <ftello64@plt+0x23c8>
   13d80:	eor	r0, r5, #1
   13d84:	cmp	r0, r6
   13d88:	bge	13da0 <ftello64@plt+0x23c0>
   13d8c:	ldr	r0, [r8, r0, lsl #2]
   13d90:	mov	r1, #0
   13d94:	str	r0, [r4, #16]
   13d98:	mov	r0, r4
   13d9c:	bl	14edc <ftello64@plt+0x34fc>
   13da0:	sub	sp, fp, #24
   13da4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13da8:	movw	r0, #55281	; 0xd7f1
   13dac:	mov	r5, #0
   13db0:	add	r1, sp, #4
   13db4:	movt	r0, #1
   13db8:	str	r5, [sp, #4]
   13dbc:	bl	11fd8 <ftello64@plt+0x5f8>
   13dc0:	cmp	r0, #0
   13dc4:	beq	13d80 <ftello64@plt+0x23a0>
   13dc8:	mov	r7, r0
   13dcc:	ldr	r2, [r4, #4]
   13dd0:	ldr	r0, [r4, #8]
   13dd4:	movw	r1, #35091	; 0x8913
   13dd8:	bl	1836c <argp_parse@@Base+0x135c>
   13ddc:	cmp	r0, #0
   13de0:	bne	13d80 <ftello64@plt+0x23a0>
   13de4:	ldr	r0, [r4, #4]
   13de8:	ldrh	r0, [r0, #16]
   13dec:	ands	r5, r7, r0
   13df0:	movwne	r5, #1
   13df4:	b	13d80 <ftello64@plt+0x23a0>
   13df8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13dfc:	add	fp, sp, #24
   13e00:	mov	r4, r2
   13e04:	mov	r5, r1
   13e08:	bl	11848 <__errno_location@plt>
   13e0c:	mov	r1, #0
   13e10:	cmp	r5, #1
   13e14:	str	r1, [r0]
   13e18:	blt	13e4c <ftello64@plt+0x246c>
   13e1c:	ldr	r0, [r4]
   13e20:	mov	r1, #0
   13e24:	mov	r2, #0
   13e28:	bl	116a4 <strtol@plt>
   13e2c:	cmp	r0, #1
   13e30:	blt	13e4c <ftello64@plt+0x246c>
   13e34:	mov	r4, r0
   13e38:	movw	r0, #5288	; 0x14a8
   13e3c:	movt	r0, #3
   13e40:	ldr	r0, [r0]
   13e44:	ldr	r1, [r0]
   13e48:	b	13e6c <ftello64@plt+0x248c>
   13e4c:	movw	r0, #5288	; 0x14a8
   13e50:	movt	r0, #3
   13e54:	ldr	r0, [r0]
   13e58:	ldr	r1, [r0]
   13e5c:	asr	r2, r1, #31
   13e60:	add	r2, r1, r2, lsr #29
   13e64:	bic	r2, r2, #7
   13e68:	add	r4, r2, #8
   13e6c:	cmp	r1, r4
   13e70:	popge	{r4, r5, r6, r7, r8, sl, fp, pc}
   13e74:	movw	r8, #7080	; 0x1ba8
   13e78:	movw	r6, #7068	; 0x1b9c
   13e7c:	movw	r5, #5288	; 0x14a8
   13e80:	mov	r7, #1
   13e84:	movt	r8, #3
   13e88:	movt	r6, #3
   13e8c:	movt	r5, #3
   13e90:	add	r1, r1, #1
   13e94:	str	r1, [r0]
   13e98:	mov	r0, #32
   13e9c:	ldr	r1, [r8]
   13ea0:	bl	11908 <putc@plt>
   13ea4:	ldr	r0, [r5]
   13ea8:	str	r7, [r6]
   13eac:	ldr	r1, [r0]
   13eb0:	cmp	r1, r4
   13eb4:	blt	13e90 <ftello64@plt+0x24b0>
   13eb8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   13ebc:	cmp	r1, #2
   13ec0:	bxlt	lr
   13ec4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ec8:	add	fp, sp, #28
   13ecc:	sub	sp, sp, #4
   13ed0:	movw	r9, #7068	; 0x1b9c
   13ed4:	mov	r6, r0
   13ed8:	mov	r0, #0
   13edc:	mov	r4, r2
   13ee0:	mov	r8, r1
   13ee4:	mov	r7, #1
   13ee8:	movt	r9, #3
   13eec:	ldr	sl, [r9]
   13ef0:	str	r0, [r9]
   13ef4:	mov	r0, #0
   13ef8:	b	13f00 <ftello64@plt+0x2520>
   13efc:	ldr	r0, [r9]
   13f00:	cmp	r0, #0
   13f04:	beq	13f3c <ftello64@plt+0x255c>
   13f08:	ldr	r1, [r4]
   13f0c:	ldrb	r0, [r1]
   13f10:	cmp	r0, #0
   13f14:	beq	13f30 <ftello64@plt+0x2550>
   13f18:	add	r5, r1, #1
   13f1c:	uxtb	r1, r0
   13f20:	bl	14be8 <ftello64@plt+0x3208>
   13f24:	ldrb	r0, [r5], #1
   13f28:	cmp	r0, #0
   13f2c:	bne	13f1c <ftello64@plt+0x253c>
   13f30:	mov	r0, #0
   13f34:	mov	sl, #1
   13f38:	str	r0, [r9]
   13f3c:	ldr	r0, [r4, r7, lsl #2]
   13f40:	mov	r1, #0
   13f44:	str	r0, [r6, #16]
   13f48:	mov	r0, r6
   13f4c:	bl	14edc <ftello64@plt+0x34fc>
   13f50:	add	r7, r7, #1
   13f54:	cmp	r7, r8
   13f58:	bne	13efc <ftello64@plt+0x251c>
   13f5c:	str	sl, [r9]
   13f60:	sub	sp, fp, #28
   13f64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f68:	bx	lr
   13f6c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13f70:	add	fp, sp, #24
   13f74:	cmp	r1, #1
   13f78:	poplt	{r4, r5, r6, r7, r8, r9, fp, pc}
   13f7c:	mov	r6, r1
   13f80:	movw	r1, #5292	; 0x14ac
   13f84:	mov	r8, r0
   13f88:	mov	r9, r2
   13f8c:	mov	r4, #2
   13f90:	movt	r1, #3
   13f94:	ldr	r0, [r1]
   13f98:	cmp	r0, #0
   13f9c:	beq	13fcc <ftello64@plt+0x25ec>
   13fa0:	ldr	r7, [r9]
   13fa4:	add	r5, r1, #8
   13fa8:	mov	r1, r7
   13fac:	bl	11698 <strcmp@plt>
   13fb0:	cmp	r0, #0
   13fb4:	beq	13fc8 <ftello64@plt+0x25e8>
   13fb8:	ldr	r0, [r5], #8
   13fbc:	cmp	r0, #0
   13fc0:	bne	13fa8 <ftello64@plt+0x25c8>
   13fc4:	b	13fcc <ftello64@plt+0x25ec>
   13fc8:	mov	r4, #1
   13fcc:	cmp	r4, r6
   13fd0:	bge	13fec <ftello64@plt+0x260c>
   13fd4:	ldr	r0, [r9, r4, lsl #2]
   13fd8:	mov	r1, #0
   13fdc:	str	r0, [r8, #16]
   13fe0:	mov	r0, r8
   13fe4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   13fe8:	b	14edc <ftello64@plt+0x34fc>
   13fec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13ff0:	push	{r4, r5, r6, r7, fp, lr}
   13ff4:	add	fp, sp, #16
   13ff8:	cmp	r1, #1
   13ffc:	blt	14048 <ftello64@plt+0x2668>
   14000:	mov	r5, r2
   14004:	mov	r6, r1
   14008:	mov	r4, r0
   1400c:	mov	r7, #0
   14010:	b	14020 <ftello64@plt+0x2640>
   14014:	add	r7, r7, #1
   14018:	cmp	r7, r6
   1401c:	popge	{r4, r5, r6, r7, fp, pc}
   14020:	ldr	r0, [r5, r7, lsl #2]
   14024:	bl	12b20 <ftello64@plt+0x1140>
   14028:	cmp	r0, #0
   1402c:	beq	14014 <ftello64@plt+0x2634>
   14030:	ldr	r0, [r0, #8]
   14034:	mov	r1, #0
   14038:	str	r0, [r4, #16]
   1403c:	mov	r0, r4
   14040:	pop	{r4, r5, r6, r7, fp, lr}
   14044:	b	14edc <ftello64@plt+0x34fc>
   14048:	pop	{r4, r5, r6, r7, fp, pc}
   1404c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14050:	add	fp, sp, #28
   14054:	sub	sp, sp, #4
   14058:	movw	r8, #5288	; 0x14a8
   1405c:	mov	r6, r0
   14060:	movw	r0, #7072	; 0x1ba0
   14064:	movw	sl, #7080	; 0x1ba8
   14068:	cmp	r1, #1
   1406c:	movt	r8, #3
   14070:	movt	r0, #3
   14074:	movt	sl, #3
   14078:	ldr	r9, [r8]
   1407c:	str	r0, [r8]
   14080:	movw	r0, #6872	; 0x1ad8
   14084:	ldr	r7, [sl]
   14088:	movt	r0, #3
   1408c:	ldr	r0, [r0]
   14090:	str	r0, [sl]
   14094:	blt	140bc <ftello64@plt+0x26dc>
   14098:	mov	r4, r2
   1409c:	mov	r5, r1
   140a0:	ldr	r0, [r4], #4
   140a4:	mov	r1, #0
   140a8:	str	r0, [r6, #16]
   140ac:	mov	r0, r6
   140b0:	bl	14edc <ftello64@plt+0x34fc>
   140b4:	subs	r5, r5, #1
   140b8:	bne	140a0 <ftello64@plt+0x26c0>
   140bc:	str	r9, [r8]
   140c0:	str	r7, [sl]
   140c4:	sub	sp, fp, #28
   140c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140cc:	push	{r4, sl, fp, lr}
   140d0:	add	fp, sp, #8
   140d4:	movw	r0, #7000	; 0x1b58
   140d8:	movt	r0, #3
   140dc:	ldr	r1, [r0]
   140e0:	ldrb	r0, [r1]
   140e4:	cmp	r0, #0
   140e8:	popeq	{r4, sl, fp, pc}
   140ec:	add	r4, r1, #1
   140f0:	uxtb	r1, r0
   140f4:	bl	14be8 <ftello64@plt+0x3208>
   140f8:	ldrb	r0, [r4], #1
   140fc:	cmp	r0, #0
   14100:	bne	140f0 <ftello64@plt+0x2710>
   14104:	pop	{r4, sl, fp, pc}
   14108:	push	{fp, lr}
   1410c:	mov	fp, sp
   14110:	mov	r0, #0
   14114:	cmp	r1, #1
   14118:	blt	1412c <ftello64@plt+0x274c>
   1411c:	ldr	r0, [r2]
   14120:	mov	r1, #0
   14124:	mov	r2, #0
   14128:	bl	11818 <strtoul@plt>
   1412c:	bl	1180c <exit@plt>
   14130:	push	{r4, sl, fp, lr}
   14134:	add	fp, sp, #8
   14138:	ldr	r1, [r0]
   1413c:	ldrb	r0, [r1]
   14140:	cmp	r0, #0
   14144:	popeq	{r4, sl, fp, pc}
   14148:	add	r4, r1, #1
   1414c:	uxtb	r1, r0
   14150:	bl	14be8 <ftello64@plt+0x3208>
   14154:	ldrb	r0, [r4], #1
   14158:	cmp	r0, #0
   1415c:	bne	1414c <ftello64@plt+0x276c>
   14160:	pop	{r4, sl, fp, pc}
   14164:	push	{r4, r5, r6, sl, fp, lr}
   14168:	add	fp, sp, #16
   1416c:	mov	r4, r0
   14170:	ldr	r0, [r0]
   14174:	mov	r5, r2
   14178:	mov	r6, r1
   1417c:	bl	1198c <if_nametoindex@plt>
   14180:	clz	r0, r0
   14184:	lsr	r0, r0, #5
   14188:	cmp	r0, r6
   1418c:	popge	{r4, r5, r6, sl, fp, pc}
   14190:	ldr	r0, [r5, r0, lsl #2]
   14194:	mov	r1, #0
   14198:	str	r0, [r4, #16]
   1419c:	mov	r0, r4
   141a0:	pop	{r4, r5, r6, sl, fp, lr}
   141a4:	b	14edc <ftello64@plt+0x34fc>
   141a8:	push	{r4, r5, fp, lr}
   141ac:	add	fp, sp, #8
   141b0:	mov	r5, r0
   141b4:	ldr	r0, [r0]
   141b8:	bl	1198c <if_nametoindex@plt>
   141bc:	mov	r4, r0
   141c0:	cmp	r0, #0
   141c4:	bne	141e4 <ftello64@plt+0x2804>
   141c8:	bl	11848 <__errno_location@plt>
   141cc:	ldr	r1, [r0]
   141d0:	ldr	r3, [r5]
   141d4:	movw	r2, #62365	; 0xf39d
   141d8:	mov	r0, #1
   141dc:	movt	r2, #1
   141e0:	bl	11794 <error@plt>
   141e4:	movw	r0, #64927	; 0xfd9f
   141e8:	mov	r1, r4
   141ec:	movt	r0, #1
   141f0:	bl	116b0 <printf@plt>
   141f4:	movw	r1, #5288	; 0x14a8
   141f8:	movt	r1, #3
   141fc:	ldr	r1, [r1]
   14200:	ldr	r2, [r1]
   14204:	add	r0, r2, r0
   14208:	str	r0, [r1]
   1420c:	movw	r0, #7068	; 0x1b9c
   14210:	mov	r1, #1
   14214:	movt	r0, #3
   14218:	str	r1, [r0]
   1421c:	pop	{r4, r5, fp, pc}
   14220:	push	{r4, r5, r6, sl, fp, lr}
   14224:	add	fp, sp, #16
   14228:	mov	r5, r2
   1422c:	mov	r4, r0
   14230:	ldr	r2, [r0, #4]
   14234:	ldr	r0, [r0, #8]
   14238:	mov	r6, r1
   1423c:	movw	r1, #35093	; 0x8915
   14240:	bl	1836c <argp_parse@@Base+0x135c>
   14244:	cmp	r0, #0
   14248:	blt	1425c <ftello64@plt+0x287c>
   1424c:	cmp	r6, #1
   14250:	blt	1427c <ftello64@plt+0x289c>
   14254:	ldr	r0, [r5]
   14258:	b	14268 <ftello64@plt+0x2888>
   1425c:	cmp	r6, #2
   14260:	poplt	{r4, r5, r6, sl, fp, pc}
   14264:	ldr	r0, [r5, #4]
   14268:	str	r0, [r4, #16]
   1426c:	mov	r0, r4
   14270:	mov	r1, #0
   14274:	pop	{r4, r5, r6, sl, fp, lr}
   14278:	b	14edc <ftello64@plt+0x34fc>
   1427c:	pop	{r4, r5, r6, sl, fp, pc}
   14280:	push	{r4, r5, r6, sl, fp, lr}
   14284:	add	fp, sp, #16
   14288:	mov	r5, r2
   1428c:	mov	r4, r0
   14290:	ldr	r2, [r0, #4]
   14294:	ldr	r0, [r0, #8]
   14298:	mov	r6, r1
   1429c:	movw	r1, #35093	; 0x8915
   142a0:	bl	1836c <argp_parse@@Base+0x135c>
   142a4:	cmn	r0, #1
   142a8:	ble	142c4 <ftello64@plt+0x28e4>
   142ac:	ldr	r0, [r4, #4]
   142b0:	mov	r1, r6
   142b4:	mov	r2, r5
   142b8:	add	r3, r0, #16
   142bc:	pop	{r4, r5, r6, sl, fp, lr}
   142c0:	b	151d4 <ftello64@plt+0x37f4>
   142c4:	bl	11848 <__errno_location@plt>
   142c8:	ldr	r1, [r0]
   142cc:	ldr	r3, [r4, #4]
   142d0:	movw	r2, #62406	; 0xf3c6
   142d4:	mov	r0, #1
   142d8:	movt	r2, #1
   142dc:	pop	{r4, r5, r6, sl, fp, lr}
   142e0:	b	11794 <error@plt>
   142e4:	push	{r4, r5, r6, sl, fp, lr}
   142e8:	add	fp, sp, #16
   142ec:	mov	r5, r2
   142f0:	mov	r4, r0
   142f4:	ldr	r2, [r0, #4]
   142f8:	ldr	r0, [r0, #8]
   142fc:	mov	r6, r1
   14300:	movw	r1, #35099	; 0x891b
   14304:	bl	1836c <argp_parse@@Base+0x135c>
   14308:	cmp	r0, #0
   1430c:	blt	14320 <ftello64@plt+0x2940>
   14310:	cmp	r6, #1
   14314:	blt	14340 <ftello64@plt+0x2960>
   14318:	ldr	r0, [r5]
   1431c:	b	1432c <ftello64@plt+0x294c>
   14320:	cmp	r6, #2
   14324:	poplt	{r4, r5, r6, sl, fp, pc}
   14328:	ldr	r0, [r5, #4]
   1432c:	str	r0, [r4, #16]
   14330:	mov	r0, r4
   14334:	mov	r1, #0
   14338:	pop	{r4, r5, r6, sl, fp, lr}
   1433c:	b	14edc <ftello64@plt+0x34fc>
   14340:	pop	{r4, r5, r6, sl, fp, pc}
   14344:	push	{r4, r5, r6, sl, fp, lr}
   14348:	add	fp, sp, #16
   1434c:	mov	r5, r2
   14350:	mov	r4, r0
   14354:	ldr	r2, [r0, #4]
   14358:	ldr	r0, [r0, #8]
   1435c:	mov	r6, r1
   14360:	movw	r1, #35099	; 0x891b
   14364:	bl	1836c <argp_parse@@Base+0x135c>
   14368:	cmn	r0, #1
   1436c:	ble	14388 <ftello64@plt+0x29a8>
   14370:	ldr	r0, [r4, #4]
   14374:	mov	r1, r6
   14378:	mov	r2, r5
   1437c:	add	r3, r0, #16
   14380:	pop	{r4, r5, r6, sl, fp, lr}
   14384:	b	151d4 <ftello64@plt+0x37f4>
   14388:	bl	11848 <__errno_location@plt>
   1438c:	ldr	r1, [r0]
   14390:	ldr	r3, [r4, #4]
   14394:	movw	r2, #62444	; 0xf3ec
   14398:	mov	r0, #1
   1439c:	movt	r2, #1
   143a0:	pop	{r4, r5, r6, sl, fp, lr}
   143a4:	b	11794 <error@plt>
   143a8:	push	{r4, r5, r6, r7, fp, lr}
   143ac:	add	fp, sp, #16
   143b0:	sub	sp, sp, #8
   143b4:	mov	r4, r0
   143b8:	movw	r0, #55284	; 0xd7f4
   143bc:	mov	r6, r1
   143c0:	add	r1, sp, #4
   143c4:	mov	r5, r2
   143c8:	movt	r0, #1
   143cc:	bl	11fd8 <ftello64@plt+0x5f8>
   143d0:	cmp	r0, #0
   143d4:	beq	14428 <ftello64@plt+0x2a48>
   143d8:	mov	r7, r0
   143dc:	ldr	r2, [r4, #4]
   143e0:	ldr	r0, [r4, #8]
   143e4:	movw	r1, #35091	; 0x8913
   143e8:	bl	1836c <argp_parse@@Base+0x135c>
   143ec:	cmn	r0, #1
   143f0:	ble	14428 <ftello64@plt+0x2a48>
   143f4:	ldr	r2, [r4, #4]
   143f8:	ldrh	r0, [r2, #16]
   143fc:	tst	r7, r0
   14400:	beq	14428 <ftello64@plt+0x2a48>
   14404:	ldr	r0, [r4, #8]
   14408:	movw	r1, #35097	; 0x8919
   1440c:	bl	1836c <argp_parse@@Base+0x135c>
   14410:	cmp	r0, #0
   14414:	blt	14428 <ftello64@plt+0x2a48>
   14418:	cmp	r6, #1
   1441c:	blt	14444 <ftello64@plt+0x2a64>
   14420:	ldr	r0, [r5]
   14424:	b	14434 <ftello64@plt+0x2a54>
   14428:	cmp	r6, #2
   1442c:	blt	14444 <ftello64@plt+0x2a64>
   14430:	ldr	r0, [r5, #4]
   14434:	str	r0, [r4, #16]
   14438:	mov	r0, r4
   1443c:	mov	r1, #0
   14440:	bl	14edc <ftello64@plt+0x34fc>
   14444:	sub	sp, fp, #16
   14448:	pop	{r4, r5, r6, r7, fp, pc}
   1444c:	push	{r4, r5, r6, sl, fp, lr}
   14450:	add	fp, sp, #16
   14454:	mov	r5, r2
   14458:	mov	r4, r0
   1445c:	ldr	r2, [r0, #4]
   14460:	ldr	r0, [r0, #8]
   14464:	mov	r6, r1
   14468:	movw	r1, #35097	; 0x8919
   1446c:	bl	1836c <argp_parse@@Base+0x135c>
   14470:	cmn	r0, #1
   14474:	ble	14490 <ftello64@plt+0x2ab0>
   14478:	ldr	r0, [r4, #4]
   1447c:	mov	r1, r6
   14480:	mov	r2, r5
   14484:	add	r3, r0, #16
   14488:	pop	{r4, r5, r6, sl, fp, lr}
   1448c:	b	151d4 <ftello64@plt+0x37f4>
   14490:	bl	11848 <__errno_location@plt>
   14494:	ldr	r1, [r0]
   14498:	ldr	r3, [r4, #4]
   1449c:	movw	r2, #62485	; 0xf415
   144a0:	mov	r0, #1
   144a4:	movt	r2, #1
   144a8:	pop	{r4, r5, r6, sl, fp, lr}
   144ac:	b	11794 <error@plt>
   144b0:	push	{r4, r5, r6, r7, fp, lr}
   144b4:	add	fp, sp, #16
   144b8:	sub	sp, sp, #8
   144bc:	mov	r4, r0
   144c0:	movw	r0, #55309	; 0xd80d
   144c4:	mov	r6, r1
   144c8:	add	r1, sp, #4
   144cc:	mov	r5, r2
   144d0:	movt	r0, #1
   144d4:	bl	11fd8 <ftello64@plt+0x5f8>
   144d8:	cmp	r0, #0
   144dc:	beq	14530 <ftello64@plt+0x2b50>
   144e0:	mov	r7, r0
   144e4:	ldr	r2, [r4, #4]
   144e8:	ldr	r0, [r4, #8]
   144ec:	movw	r1, #35091	; 0x8913
   144f0:	bl	1836c <argp_parse@@Base+0x135c>
   144f4:	cmn	r0, #1
   144f8:	ble	14530 <ftello64@plt+0x2b50>
   144fc:	ldr	r2, [r4, #4]
   14500:	ldrh	r0, [r2, #16]
   14504:	tst	r7, r0
   14508:	beq	14530 <ftello64@plt+0x2b50>
   1450c:	ldr	r0, [r4, #8]
   14510:	movw	r1, #35095	; 0x8917
   14514:	bl	1836c <argp_parse@@Base+0x135c>
   14518:	cmp	r0, #0
   1451c:	blt	14530 <ftello64@plt+0x2b50>
   14520:	cmp	r6, #1
   14524:	blt	1454c <ftello64@plt+0x2b6c>
   14528:	ldr	r0, [r5]
   1452c:	b	1453c <ftello64@plt+0x2b5c>
   14530:	cmp	r6, #2
   14534:	blt	1454c <ftello64@plt+0x2b6c>
   14538:	ldr	r0, [r5, #4]
   1453c:	str	r0, [r4, #16]
   14540:	mov	r0, r4
   14544:	mov	r1, #0
   14548:	bl	14edc <ftello64@plt+0x34fc>
   1454c:	sub	sp, fp, #16
   14550:	pop	{r4, r5, r6, r7, fp, pc}
   14554:	push	{r4, r5, r6, sl, fp, lr}
   14558:	add	fp, sp, #16
   1455c:	mov	r5, r2
   14560:	mov	r4, r0
   14564:	ldr	r2, [r0, #4]
   14568:	ldr	r0, [r0, #8]
   1456c:	mov	r6, r1
   14570:	movw	r1, #35095	; 0x8917
   14574:	bl	1836c <argp_parse@@Base+0x135c>
   14578:	cmn	r0, #1
   1457c:	ble	14598 <ftello64@plt+0x2bb8>
   14580:	ldr	r0, [r4, #4]
   14584:	mov	r1, r6
   14588:	mov	r2, r5
   1458c:	add	r3, r0, #16
   14590:	pop	{r4, r5, r6, sl, fp, lr}
   14594:	b	151d4 <ftello64@plt+0x37f4>
   14598:	bl	11848 <__errno_location@plt>
   1459c:	ldr	r1, [r0]
   145a0:	ldr	r3, [r4, #4]
   145a4:	movw	r2, #62526	; 0xf43e
   145a8:	mov	r0, #1
   145ac:	movt	r2, #1
   145b0:	pop	{r4, r5, r6, sl, fp, lr}
   145b4:	b	11794 <error@plt>
   145b8:	push	{r4, r5, r6, sl, fp, lr}
   145bc:	add	fp, sp, #16
   145c0:	mov	r5, r2
   145c4:	mov	r4, r0
   145c8:	ldr	r2, [r0, #4]
   145cc:	ldr	r0, [r0, #8]
   145d0:	mov	r6, r1
   145d4:	movw	r1, #35091	; 0x8913
   145d8:	bl	1836c <argp_parse@@Base+0x135c>
   145dc:	cmp	r0, #0
   145e0:	blt	145f4 <ftello64@plt+0x2c14>
   145e4:	cmp	r6, #1
   145e8:	blt	14614 <ftello64@plt+0x2c34>
   145ec:	ldr	r0, [r5]
   145f0:	b	14600 <ftello64@plt+0x2c20>
   145f4:	cmp	r6, #2
   145f8:	poplt	{r4, r5, r6, sl, fp, pc}
   145fc:	ldr	r0, [r5, #4]
   14600:	str	r0, [r4, #16]
   14604:	mov	r0, r4
   14608:	mov	r1, #0
   1460c:	pop	{r4, r5, r6, sl, fp, lr}
   14610:	b	14edc <ftello64@plt+0x34fc>
   14614:	pop	{r4, r5, r6, sl, fp, pc}
   14618:	push	{r4, r5, r6, r7, fp, lr}
   1461c:	add	fp, sp, #16
   14620:	mov	r4, r2
   14624:	mov	r6, r0
   14628:	ldr	r2, [r0, #4]
   1462c:	ldr	r0, [r0, #8]
   14630:	mov	r5, r1
   14634:	movw	r1, #35091	; 0x8913
   14638:	bl	1836c <argp_parse@@Base+0x135c>
   1463c:	cmn	r0, #1
   14640:	ble	146ac <ftello64@plt+0x2ccc>
   14644:	ldr	r0, [r6, #4]
   14648:	cmp	r5, #1
   1464c:	ldrh	r6, [r0, #16]
   14650:	blt	146cc <ftello64@plt+0x2cec>
   14654:	ldr	r7, [r4]
   14658:	movw	r1, #64480	; 0xfbe0
   1465c:	movt	r1, #1
   14660:	mov	r0, r7
   14664:	bl	11698 <strcmp@plt>
   14668:	cmp	r0, #0
   1466c:	beq	146e0 <ftello64@plt+0x2d00>
   14670:	movw	r1, #61685	; 0xf0f5
   14674:	mov	r0, r7
   14678:	movt	r1, #1
   1467c:	bl	11698 <strcmp@plt>
   14680:	cmp	r0, #0
   14684:	beq	146f4 <ftello64@plt+0x2d14>
   14688:	movw	r1, #62683	; 0xf4db
   1468c:	mov	r0, r7
   14690:	movt	r1, #1
   14694:	bl	11698 <strcmp@plt>
   14698:	cmp	r0, #0
   1469c:	popne	{r4, r5, r6, r7, fp, pc}
   146a0:	sub	r1, r5, #1
   146a4:	add	r2, r4, #4
   146a8:	b	146d4 <ftello64@plt+0x2cf4>
   146ac:	bl	11848 <__errno_location@plt>
   146b0:	ldr	r1, [r0]
   146b4:	ldr	r3, [r6, #4]
   146b8:	movw	r2, #62644	; 0xf4b4
   146bc:	mov	r0, #1
   146c0:	movt	r2, #1
   146c4:	pop	{r4, r5, r6, r7, fp, lr}
   146c8:	b	11794 <error@plt>
   146cc:	mov	r1, r5
   146d0:	mov	r2, r4
   146d4:	mov	r3, r6
   146d8:	pop	{r4, r5, r6, r7, fp, lr}
   146dc:	b	152f0 <ftello64@plt+0x3910>
   146e0:	sub	r1, r5, #1
   146e4:	add	r2, r4, #4
   146e8:	mov	r3, r6
   146ec:	pop	{r4, r5, r6, r7, fp, lr}
   146f0:	b	14ca0 <ftello64@plt+0x32c0>
   146f4:	mov	r3, r6
   146f8:	pop	{r4, r5, r6, r7, fp, lr}
   146fc:	b	154a4 <ftello64@plt+0x3ac4>
   14700:	push	{r4, r5, r6, sl, fp, lr}
   14704:	add	fp, sp, #16
   14708:	mov	r5, r2
   1470c:	mov	r4, r0
   14710:	ldr	r2, [r0, #4]
   14714:	ldr	r0, [r0, #8]
   14718:	mov	r6, r1
   1471c:	movw	r1, #35105	; 0x8921
   14720:	bl	1836c <argp_parse@@Base+0x135c>
   14724:	cmp	r0, #0
   14728:	blt	1473c <ftello64@plt+0x2d5c>
   1472c:	cmp	r6, #1
   14730:	blt	1475c <ftello64@plt+0x2d7c>
   14734:	ldr	r0, [r5]
   14738:	b	14748 <ftello64@plt+0x2d68>
   1473c:	cmp	r6, #2
   14740:	poplt	{r4, r5, r6, sl, fp, pc}
   14744:	ldr	r0, [r5, #4]
   14748:	str	r0, [r4, #16]
   1474c:	mov	r0, r4
   14750:	mov	r1, #0
   14754:	pop	{r4, r5, r6, sl, fp, lr}
   14758:	b	14edc <ftello64@plt+0x34fc>
   1475c:	pop	{r4, r5, r6, sl, fp, pc}
   14760:	push	{r4, r5, r6, sl, fp, lr}
   14764:	add	fp, sp, #16
   14768:	mov	r5, r2
   1476c:	mov	r4, r0
   14770:	ldr	r2, [r0, #4]
   14774:	ldr	r0, [r0, #8]
   14778:	mov	r6, r1
   1477c:	movw	r1, #35105	; 0x8921
   14780:	bl	1836c <argp_parse@@Base+0x135c>
   14784:	cmn	r0, #1
   14788:	ble	147a4 <ftello64@plt+0x2dc4>
   1478c:	ldr	r0, [r4, #4]
   14790:	mov	r1, r6
   14794:	mov	r2, r5
   14798:	ldr	r3, [r0, #16]
   1479c:	pop	{r4, r5, r6, sl, fp, lr}
   147a0:	b	14ca0 <ftello64@plt+0x32c0>
   147a4:	bl	11848 <__errno_location@plt>
   147a8:	ldr	r1, [r0]
   147ac:	ldr	r3, [r4, #4]
   147b0:	movw	r2, #62567	; 0xf467
   147b4:	mov	r0, #1
   147b8:	movt	r2, #1
   147bc:	pop	{r4, r5, r6, sl, fp, lr}
   147c0:	b	11794 <error@plt>
   147c4:	push	{r4, r5, r6, sl, fp, lr}
   147c8:	add	fp, sp, #16
   147cc:	mov	r5, r2
   147d0:	mov	r4, r0
   147d4:	ldr	r2, [r0, #4]
   147d8:	ldr	r0, [r0, #8]
   147dc:	mov	r6, r1
   147e0:	movw	r1, #35101	; 0x891d
   147e4:	bl	1836c <argp_parse@@Base+0x135c>
   147e8:	cmp	r0, #0
   147ec:	blt	14810 <ftello64@plt+0x2e30>
   147f0:	ldr	r0, [r4, #4]
   147f4:	ldr	r0, [r0, #16]
   147f8:	cmp	r0, #1
   147fc:	blt	14810 <ftello64@plt+0x2e30>
   14800:	cmp	r6, #1
   14804:	blt	14830 <ftello64@plt+0x2e50>
   14808:	ldr	r0, [r5]
   1480c:	b	1481c <ftello64@plt+0x2e3c>
   14810:	cmp	r6, #2
   14814:	poplt	{r4, r5, r6, sl, fp, pc}
   14818:	ldr	r0, [r5, #4]
   1481c:	str	r0, [r4, #16]
   14820:	mov	r0, r4
   14824:	mov	r1, #0
   14828:	pop	{r4, r5, r6, sl, fp, lr}
   1482c:	b	14edc <ftello64@plt+0x34fc>
   14830:	pop	{r4, r5, r6, sl, fp, pc}
   14834:	push	{r4, r5, r6, sl, fp, lr}
   14838:	add	fp, sp, #16
   1483c:	mov	r5, r2
   14840:	mov	r4, r0
   14844:	ldr	r2, [r0, #4]
   14848:	ldr	r0, [r0, #8]
   1484c:	mov	r6, r1
   14850:	movw	r1, #35101	; 0x891d
   14854:	bl	1836c <argp_parse@@Base+0x135c>
   14858:	cmn	r0, #1
   1485c:	ble	14878 <ftello64@plt+0x2e98>
   14860:	ldr	r0, [r4, #4]
   14864:	mov	r1, r6
   14868:	mov	r2, r5
   1486c:	ldr	r3, [r0, #16]
   14870:	pop	{r4, r5, r6, sl, fp, lr}
   14874:	b	14ca0 <ftello64@plt+0x32c0>
   14878:	bl	11848 <__errno_location@plt>
   1487c:	ldr	r1, [r0]
   14880:	ldr	r3, [r4, #4]
   14884:	movw	r2, #62604	; 0xf48c
   14888:	mov	r0, #1
   1488c:	movt	r2, #1
   14890:	pop	{r4, r5, r6, sl, fp, lr}
   14894:	b	11794 <error@plt>
   14898:	cmp	r1, #2
   1489c:	bxlt	lr
   148a0:	ldr	r1, [r2, #4]
   148a4:	str	r1, [r0, #16]
   148a8:	mov	r1, #0
   148ac:	b	14edc <ftello64@plt+0x34fc>
   148b0:	push	{r4, r5, fp, lr}
   148b4:	add	fp, sp, #8
   148b8:	movw	r5, #62690	; 0xf4e2
   148bc:	mov	r0, #40	; 0x28
   148c0:	mvn	r4, #0
   148c4:	movt	r5, #1
   148c8:	uxtb	r1, r0
   148cc:	bl	14be8 <ftello64@plt+0x3208>
   148d0:	ldrb	r0, [r5, -r4]
   148d4:	sub	r4, r4, #1
   148d8:	cmn	r4, #12
   148dc:	bne	148c8 <ftello64@plt+0x2ee8>
   148e0:	pop	{r4, r5, fp, pc}
   148e4:	cmp	r1, #2
   148e8:	bxlt	lr
   148ec:	ldr	r1, [r2, #4]
   148f0:	str	r1, [r0, #16]
   148f4:	mov	r1, #0
   148f8:	b	14edc <ftello64@plt+0x34fc>
   148fc:	push	{r4, r5, fp, lr}
   14900:	add	fp, sp, #8
   14904:	movw	r5, #62690	; 0xf4e2
   14908:	mov	r0, #40	; 0x28
   1490c:	mvn	r4, #0
   14910:	movt	r5, #1
   14914:	uxtb	r1, r0
   14918:	bl	14be8 <ftello64@plt+0x3208>
   1491c:	ldrb	r0, [r5, -r4]
   14920:	sub	r4, r4, #1
   14924:	cmn	r4, #12
   14928:	bne	14914 <ftello64@plt+0x2f34>
   1492c:	pop	{r4, r5, fp, pc}
   14930:	push	{r4, r5, r6, sl, fp, lr}
   14934:	add	fp, sp, #16
   14938:	mov	r5, r2
   1493c:	mov	r4, r0
   14940:	ldr	r2, [r0, #4]
   14944:	ldr	r0, [r0, #8]
   14948:	mov	r6, r1
   1494c:	movw	r1, #35184	; 0x8970
   14950:	bl	1836c <argp_parse@@Base+0x135c>
   14954:	cmp	r0, #0
   14958:	blt	1496c <ftello64@plt+0x2f8c>
   1495c:	cmp	r6, #1
   14960:	blt	1498c <ftello64@plt+0x2fac>
   14964:	ldr	r0, [r5]
   14968:	b	14978 <ftello64@plt+0x2f98>
   1496c:	cmp	r6, #2
   14970:	poplt	{r4, r5, r6, sl, fp, pc}
   14974:	ldr	r0, [r5, #4]
   14978:	str	r0, [r4, #16]
   1497c:	mov	r0, r4
   14980:	mov	r1, #0
   14984:	pop	{r4, r5, r6, sl, fp, lr}
   14988:	b	14edc <ftello64@plt+0x34fc>
   1498c:	pop	{r4, r5, r6, sl, fp, pc}
   14990:	ldr	r3, [r0, #4]
   14994:	ldrb	r3, [r3, #26]
   14998:	cmp	r3, #0
   1499c:	beq	149b0 <ftello64@plt+0x2fd0>
   149a0:	cmp	r1, #1
   149a4:	blt	149c8 <ftello64@plt+0x2fe8>
   149a8:	ldr	r1, [r2]
   149ac:	b	149bc <ftello64@plt+0x2fdc>
   149b0:	cmp	r1, #2
   149b4:	bxlt	lr
   149b8:	ldr	r1, [r2, #4]
   149bc:	str	r1, [r0, #16]
   149c0:	mov	r1, #0
   149c4:	b	14edc <ftello64@plt+0x34fc>
   149c8:	bx	lr
   149cc:	ldr	r0, [r0, #4]
   149d0:	ldrb	r3, [r0, #26]
   149d4:	b	14ca0 <ftello64@plt+0x32c0>
   149d8:	ldr	r3, [r0, #4]
   149dc:	ldrh	r3, [r3, #24]
   149e0:	cmp	r3, #256	; 0x100
   149e4:	bcc	149f8 <ftello64@plt+0x3018>
   149e8:	cmp	r1, #1
   149ec:	blt	14a10 <ftello64@plt+0x3030>
   149f0:	ldr	r1, [r2]
   149f4:	b	14a04 <ftello64@plt+0x3024>
   149f8:	cmp	r1, #2
   149fc:	bxlt	lr
   14a00:	ldr	r1, [r2, #4]
   14a04:	str	r1, [r0, #16]
   14a08:	mov	r1, #0
   14a0c:	b	14edc <ftello64@plt+0x34fc>
   14a10:	bx	lr
   14a14:	ldr	r0, [r0, #4]
   14a18:	ldrh	r3, [r0, #24]
   14a1c:	cmp	r3, #255	; 0xff
   14a20:	bls	14a28 <ftello64@plt+0x3048>
   14a24:	b	14ca0 <ftello64@plt+0x32c0>
   14a28:	push	{r4, r5, fp, lr}
   14a2c:	add	fp, sp, #8
   14a30:	movw	r5, #62702	; 0xf4ee
   14a34:	mov	r0, #40	; 0x28
   14a38:	mov	r4, #1
   14a3c:	movt	r5, #1
   14a40:	uxtb	r1, r0
   14a44:	bl	14be8 <ftello64@plt+0x3208>
   14a48:	ldrb	r0, [r5, r4]
   14a4c:	add	r4, r4, #1
   14a50:	cmp	r4, #16
   14a54:	bne	14a40 <ftello64@plt+0x3060>
   14a58:	pop	{r4, r5, fp, pc}
   14a5c:	ldr	r3, [r0, #4]
   14a60:	ldr	r3, [r3, #16]
   14a64:	cmp	r3, #0
   14a68:	beq	14a7c <ftello64@plt+0x309c>
   14a6c:	cmp	r1, #1
   14a70:	blt	14a94 <ftello64@plt+0x30b4>
   14a74:	ldr	r1, [r2]
   14a78:	b	14a88 <ftello64@plt+0x30a8>
   14a7c:	cmp	r1, #2
   14a80:	bxlt	lr
   14a84:	ldr	r1, [r2, #4]
   14a88:	str	r1, [r0, #16]
   14a8c:	mov	r1, #0
   14a90:	b	14edc <ftello64@plt+0x34fc>
   14a94:	bx	lr
   14a98:	ldr	r0, [r0, #4]
   14a9c:	ldr	r3, [r0, #16]
   14aa0:	cmp	r3, #0
   14aa4:	beq	14aac <ftello64@plt+0x30cc>
   14aa8:	b	14dbc <ftello64@plt+0x33dc>
   14aac:	push	{r4, r5, fp, lr}
   14ab0:	add	fp, sp, #8
   14ab4:	movw	r5, #62702	; 0xf4ee
   14ab8:	mov	r0, #40	; 0x28
   14abc:	mov	r4, #1
   14ac0:	movt	r5, #1
   14ac4:	uxtb	r1, r0
   14ac8:	bl	14be8 <ftello64@plt+0x3208>
   14acc:	ldrb	r0, [r5, r4]
   14ad0:	add	r4, r4, #1
   14ad4:	cmp	r4, #16
   14ad8:	bne	14ac4 <ftello64@plt+0x30e4>
   14adc:	pop	{r4, r5, fp, pc}
   14ae0:	ldr	r3, [r0, #4]
   14ae4:	ldr	r3, [r3, #20]
   14ae8:	cmp	r3, #0
   14aec:	beq	14b00 <ftello64@plt+0x3120>
   14af0:	cmp	r1, #1
   14af4:	blt	14b18 <ftello64@plt+0x3138>
   14af8:	ldr	r1, [r2]
   14afc:	b	14b0c <ftello64@plt+0x312c>
   14b00:	cmp	r1, #2
   14b04:	bxlt	lr
   14b08:	ldr	r1, [r2, #4]
   14b0c:	str	r1, [r0, #16]
   14b10:	mov	r1, #0
   14b14:	b	14edc <ftello64@plt+0x34fc>
   14b18:	bx	lr
   14b1c:	ldr	r0, [r0, #4]
   14b20:	ldr	r3, [r0, #20]
   14b24:	cmp	r3, #0
   14b28:	beq	14b30 <ftello64@plt+0x3150>
   14b2c:	b	14dbc <ftello64@plt+0x33dc>
   14b30:	push	{r4, r5, fp, lr}
   14b34:	add	fp, sp, #8
   14b38:	movw	r5, #62702	; 0xf4ee
   14b3c:	mov	r0, #40	; 0x28
   14b40:	mov	r4, #1
   14b44:	movt	r5, #1
   14b48:	uxtb	r1, r0
   14b4c:	bl	14be8 <ftello64@plt+0x3208>
   14b50:	ldrb	r0, [r5, r4]
   14b54:	add	r4, r4, #1
   14b58:	cmp	r4, #16
   14b5c:	bne	14b48 <ftello64@plt+0x3168>
   14b60:	pop	{r4, r5, fp, pc}
   14b64:	ldr	r3, [r0, #4]
   14b68:	ldrb	r3, [r3, #27]
   14b6c:	cmp	r3, #0
   14b70:	beq	14b84 <ftello64@plt+0x31a4>
   14b74:	cmp	r1, #1
   14b78:	blt	14b9c <ftello64@plt+0x31bc>
   14b7c:	ldr	r1, [r2]
   14b80:	b	14b90 <ftello64@plt+0x31b0>
   14b84:	cmp	r1, #2
   14b88:	bxlt	lr
   14b8c:	ldr	r1, [r2, #4]
   14b90:	str	r1, [r0, #16]
   14b94:	mov	r1, #0
   14b98:	b	14edc <ftello64@plt+0x34fc>
   14b9c:	bx	lr
   14ba0:	ldr	r0, [r0, #4]
   14ba4:	ldrb	r3, [r0, #27]
   14ba8:	cmp	r3, #0
   14bac:	beq	14bb4 <ftello64@plt+0x31d4>
   14bb0:	b	14ca0 <ftello64@plt+0x32c0>
   14bb4:	push	{r4, r5, fp, lr}
   14bb8:	add	fp, sp, #8
   14bbc:	movw	r5, #62702	; 0xf4ee
   14bc0:	mov	r0, #40	; 0x28
   14bc4:	mov	r4, #1
   14bc8:	movt	r5, #1
   14bcc:	uxtb	r1, r0
   14bd0:	bl	14be8 <ftello64@plt+0x3208>
   14bd4:	ldrb	r0, [r5, r4]
   14bd8:	add	r4, r4, #1
   14bdc:	cmp	r4, #16
   14be0:	bne	14bcc <ftello64@plt+0x31ec>
   14be4:	pop	{r4, r5, fp, pc}
   14be8:	mov	r0, r1
   14bec:	cmp	r1, #9
   14bf0:	beq	14c10 <ftello64@plt+0x3230>
   14bf4:	movw	r1, #5288	; 0x14a8
   14bf8:	cmp	r0, #10
   14bfc:	movt	r1, #3
   14c00:	bne	14c34 <ftello64@plt+0x3254>
   14c04:	ldr	r1, [r1]
   14c08:	mov	r2, #0
   14c0c:	b	14c40 <ftello64@plt+0x3260>
   14c10:	movw	r1, #5288	; 0x14a8
   14c14:	movt	r1, #3
   14c18:	ldr	r1, [r1]
   14c1c:	ldr	r2, [r1]
   14c20:	asr	r3, r2, #31
   14c24:	add	r2, r2, r3, lsr #29
   14c28:	bic	r2, r2, #7
   14c2c:	add	r2, r2, #8
   14c30:	b	14c40 <ftello64@plt+0x3260>
   14c34:	ldr	r1, [r1]
   14c38:	ldr	r2, [r1]
   14c3c:	add	r2, r2, #1
   14c40:	str	r2, [r1]
   14c44:	push	{fp, lr}
   14c48:	mov	fp, sp
   14c4c:	movw	r1, #7080	; 0x1ba8
   14c50:	movt	r1, #3
   14c54:	ldr	r1, [r1]
   14c58:	bl	11908 <putc@plt>
   14c5c:	movw	r0, #7068	; 0x1b9c
   14c60:	mov	r1, #1
   14c64:	movt	r0, #3
   14c68:	str	r1, [r0]
   14c6c:	pop	{fp, pc}
   14c70:	push	{r4, sl, fp, lr}
   14c74:	add	fp, sp, #8
   14c78:	ldrb	r0, [r1]
   14c7c:	cmp	r0, #0
   14c80:	popeq	{r4, sl, fp, pc}
   14c84:	add	r4, r1, #1
   14c88:	uxtb	r1, r0
   14c8c:	bl	14be8 <ftello64@plt+0x3208>
   14c90:	ldrb	r0, [r4], #1
   14c94:	cmp	r0, #0
   14c98:	bne	14c88 <ftello64@plt+0x32a8>
   14c9c:	pop	{r4, sl, fp, pc}
   14ca0:	push	{r4, r5, r6, sl, fp, lr}
   14ca4:	add	fp, sp, #16
   14ca8:	movw	r0, #64927	; 0xfd9f
   14cac:	mov	r4, r3
   14cb0:	cmp	r1, #1
   14cb4:	movt	r0, #1
   14cb8:	blt	14d88 <ftello64@plt+0x33a8>
   14cbc:	ldr	r6, [r2]
   14cc0:	mov	r5, r2
   14cc4:	ldrb	r1, [r6]
   14cc8:	cmp	r1, #37	; 0x25
   14ccc:	bne	14d88 <ftello64@plt+0x33a8>
   14cd0:	ldrb	r0, [r6, #1]!
   14cd4:	cmp	r0, #35	; 0x23
   14cd8:	addeq	r6, r6, #1
   14cdc:	bl	11800 <__ctype_b_loc@plt>
   14ce0:	ldr	r0, [r0]
   14ce4:	ldrb	r1, [r6], #1
   14ce8:	add	r2, r0, r1, lsl #1
   14cec:	ldrb	r2, [r2, #1]
   14cf0:	tst	r2, #8
   14cf4:	bne	14ce4 <ftello64@plt+0x3304>
   14cf8:	orr	r2, r1, #32
   14cfc:	sub	r0, r6, #1
   14d00:	cmp	r2, #104	; 0x68
   14d04:	bne	14d20 <ftello64@plt+0x3340>
   14d08:	mov	r1, r6
   14d0c:	ldrb	r2, [r1], #-1
   14d10:	cmp	r2, #0
   14d14:	movne	r1, r6
   14d18:	movne	r0, r6
   14d1c:	ldrb	r1, [r1]
   14d20:	mov	r2, #105	; 0x69
   14d24:	cmp	r1, #103	; 0x67
   14d28:	bgt	14d48 <ftello64@plt+0x3368>
   14d2c:	cmp	r1, #72	; 0x48
   14d30:	beq	14d6c <ftello64@plt+0x338c>
   14d34:	cmp	r1, #79	; 0x4f
   14d38:	beq	14d64 <ftello64@plt+0x3384>
   14d3c:	cmp	r1, #88	; 0x58
   14d40:	moveq	r2, #88	; 0x58
   14d44:	b	14d78 <ftello64@plt+0x3398>
   14d48:	cmp	r1, #120	; 0x78
   14d4c:	beq	14d74 <ftello64@plt+0x3394>
   14d50:	cmp	r1, #111	; 0x6f
   14d54:	beq	14d64 <ftello64@plt+0x3384>
   14d58:	cmp	r1, #104	; 0x68
   14d5c:	moveq	r2, #120	; 0x78
   14d60:	b	14d78 <ftello64@plt+0x3398>
   14d64:	mov	r2, #111	; 0x6f
   14d68:	b	14d78 <ftello64@plt+0x3398>
   14d6c:	mov	r2, #88	; 0x58
   14d70:	b	14d78 <ftello64@plt+0x3398>
   14d74:	mov	r2, #120	; 0x78
   14d78:	mov	r1, #0
   14d7c:	strb	r1, [r0, #1]
   14d80:	strb	r2, [r0]
   14d84:	ldr	r0, [r5]
   14d88:	mov	r1, r4
   14d8c:	bl	116b0 <printf@plt>
   14d90:	movw	r1, #5288	; 0x14a8
   14d94:	movt	r1, #3
   14d98:	ldr	r1, [r1]
   14d9c:	ldr	r2, [r1]
   14da0:	add	r0, r2, r0
   14da4:	str	r0, [r1]
   14da8:	movw	r0, #7068	; 0x1b9c
   14dac:	mov	r1, #1
   14db0:	movt	r0, #3
   14db4:	str	r1, [r0]
   14db8:	pop	{r4, r5, r6, sl, fp, pc}
   14dbc:	push	{r4, r5, r6, sl, fp, lr}
   14dc0:	add	fp, sp, #16
   14dc4:	movw	r0, #65189	; 0xfea5
   14dc8:	mov	r4, r3
   14dcc:	cmp	r1, #1
   14dd0:	movt	r0, #1
   14dd4:	blt	14e90 <ftello64@plt+0x34b0>
   14dd8:	ldr	r1, [r2]
   14ddc:	mov	r5, r2
   14de0:	ldrb	r2, [r1]
   14de4:	cmp	r2, #37	; 0x25
   14de8:	bne	14e90 <ftello64@plt+0x34b0>
   14dec:	add	r6, r1, #1
   14df0:	bl	11800 <__ctype_b_loc@plt>
   14df4:	ldr	r0, [r0]
   14df8:	ldrb	r1, [r6], #1
   14dfc:	add	r2, r0, r1, lsl #1
   14e00:	ldrb	r2, [r2, #1]
   14e04:	tst	r2, #8
   14e08:	bne	14df8 <ftello64@plt+0x3418>
   14e0c:	cmp	r1, #35	; 0x23
   14e10:	subne	r6, r6, #1
   14e14:	mov	r0, r6
   14e18:	ldrb	r1, [r0], #1
   14e1c:	cmp	r1, #108	; 0x6c
   14e20:	mov	r1, #105	; 0x69
   14e24:	movne	r0, r6
   14e28:	ldrb	r2, [r0]
   14e2c:	cmp	r2, #103	; 0x67
   14e30:	bgt	14e50 <ftello64@plt+0x3470>
   14e34:	cmp	r2, #72	; 0x48
   14e38:	beq	14e74 <ftello64@plt+0x3494>
   14e3c:	cmp	r2, #79	; 0x4f
   14e40:	beq	14e6c <ftello64@plt+0x348c>
   14e44:	cmp	r2, #88	; 0x58
   14e48:	moveq	r1, #88	; 0x58
   14e4c:	b	14e80 <ftello64@plt+0x34a0>
   14e50:	cmp	r2, #120	; 0x78
   14e54:	beq	14e7c <ftello64@plt+0x349c>
   14e58:	cmp	r2, #111	; 0x6f
   14e5c:	beq	14e6c <ftello64@plt+0x348c>
   14e60:	cmp	r2, #104	; 0x68
   14e64:	moveq	r1, #120	; 0x78
   14e68:	b	14e80 <ftello64@plt+0x34a0>
   14e6c:	mov	r1, #111	; 0x6f
   14e70:	b	14e80 <ftello64@plt+0x34a0>
   14e74:	mov	r1, #88	; 0x58
   14e78:	b	14e80 <ftello64@plt+0x34a0>
   14e7c:	mov	r1, #120	; 0x78
   14e80:	mov	r2, #0
   14e84:	strb	r2, [r0, #1]
   14e88:	strb	r1, [r0]
   14e8c:	ldr	r0, [r5]
   14e90:	mov	r1, r4
   14e94:	bl	116b0 <printf@plt>
   14e98:	movw	r1, #5288	; 0x14a8
   14e9c:	movt	r1, #3
   14ea0:	ldr	r1, [r1]
   14ea4:	ldr	r2, [r1]
   14ea8:	add	r0, r2, r0
   14eac:	str	r0, [r1]
   14eb0:	movw	r0, #7068	; 0x1b9c
   14eb4:	mov	r1, #1
   14eb8:	movt	r0, #3
   14ebc:	str	r1, [r0]
   14ec0:	pop	{r4, r5, r6, sl, fp, pc}
   14ec4:	cmp	r3, r1
   14ec8:	bxge	lr
   14ecc:	ldr	r1, [r2, r3, lsl #2]
   14ed0:	str	r1, [r0, #16]
   14ed4:	mov	r1, #0
   14ed8:	b	14edc <ftello64@plt+0x34fc>
   14edc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ee0:	add	fp, sp, #28
   14ee4:	sub	sp, sp, #12
   14ee8:	mov	r8, r1
   14eec:	ldr	r1, [r0, #20]
   14ef0:	ldr	r6, [r0, #16]
   14ef4:	mov	r4, r0
   14ef8:	add	r0, r1, #1
   14efc:	str	r0, [r4, #20]
   14f00:	ldrb	r0, [r6]
   14f04:	cmp	r0, #0
   14f08:	beq	151bc <ftello64@plt+0x37dc>
   14f0c:	cmp	r0, #125	; 0x7d
   14f10:	bne	14f1c <ftello64@plt+0x353c>
   14f14:	cmp	r1, #0
   14f18:	bgt	151bc <ftello64@plt+0x37dc>
   14f1c:	mov	r9, #0
   14f20:	mov	sl, #7
   14f24:	uxtb	r1, r0
   14f28:	cmp	r1, #36	; 0x24
   14f2c:	beq	14f5c <ftello64@plt+0x357c>
   14f30:	cmp	r1, #0
   14f34:	beq	151bc <ftello64@plt+0x37dc>
   14f38:	cmp	r1, #125	; 0x7d
   14f3c:	bne	14f4c <ftello64@plt+0x356c>
   14f40:	ldr	r0, [r4, #20]
   14f44:	cmp	r0, #1
   14f48:	bgt	151bc <ftello64@plt+0x37dc>
   14f4c:	cmp	r8, #0
   14f50:	bleq	14be8 <ftello64@plt+0x3208>
   14f54:	ldrb	r0, [r6, #1]!
   14f58:	b	14f24 <ftello64@plt+0x3544>
   14f5c:	ldrb	r1, [r6, #1]
   14f60:	cmp	r1, #36	; 0x24
   14f64:	beq	14f78 <ftello64@plt+0x3598>
   14f68:	cmp	r1, #123	; 0x7b
   14f6c:	beq	14f84 <ftello64@plt+0x35a4>
   14f70:	cmp	r1, #125	; 0x7d
   14f74:	bne	15028 <ftello64@plt+0x3648>
   14f78:	cmp	r8, #0
   14f7c:	bleq	14be8 <ftello64@plt+0x3208>
   14f80:	b	15074 <ftello64@plt+0x3694>
   14f84:	add	r7, r6, #2
   14f88:	mov	r1, #125	; 0x7d
   14f8c:	mov	r0, r7
   14f90:	bl	11830 <strchr@plt>
   14f94:	cmp	r0, #0
   14f98:	beq	1509c <ftello64@plt+0x36bc>
   14f9c:	sub	r6, r0, r7
   14fa0:	mov	r5, r0
   14fa4:	add	r0, r6, #8
   14fa8:	bic	r0, r0, #7
   14fac:	sub	r0, sp, r0
   14fb0:	mov	sp, r0
   14fb4:	mov	r1, r7
   14fb8:	mov	r2, r6
   14fbc:	mov	r7, r0
   14fc0:	bl	11704 <memcpy@plt>
   14fc4:	strb	r9, [r7, r6]
   14fc8:	add	r6, r5, #1
   14fcc:	cmp	r8, #0
   14fd0:	beq	150cc <ftello64@plt+0x36ec>
   14fd4:	str	r6, [r4, #16]
   14fd8:	ldrb	r0, [r6]
   14fdc:	cmp	r0, #123	; 0x7b
   14fe0:	bne	1507c <ftello64@plt+0x369c>
   14fe4:	add	r0, r6, #1
   14fe8:	mov	r1, #1
   14fec:	str	r0, [r4, #16]
   14ff0:	mov	r0, r4
   14ff4:	bl	14edc <ftello64@plt+0x34fc>
   14ff8:	ldr	r1, [r4, #16]
   14ffc:	ldrb	r0, [r1]
   15000:	cmp	r0, #125	; 0x7d
   15004:	bne	15018 <ftello64@plt+0x3638>
   15008:	add	r6, r1, #1
   1500c:	str	r6, [r4, #16]
   15010:	ldrb	r0, [r1, #1]
   15014:	b	1501c <ftello64@plt+0x363c>
   15018:	mov	r6, r1
   1501c:	cmp	r0, #123	; 0x7b
   15020:	beq	14fe4 <ftello64@plt+0x3604>
   15024:	b	15078 <ftello64@plt+0x3698>
   15028:	cmp	r8, #0
   1502c:	bne	15074 <ftello64@plt+0x3694>
   15030:	movw	r0, #5288	; 0x14a8
   15034:	movt	r0, #3
   15038:	ldr	r0, [r0]
   1503c:	ldr	r1, [r0]
   15040:	add	r1, r1, #1
   15044:	str	r1, [r0]
   15048:	movw	r0, #7080	; 0x1ba8
   1504c:	movt	r0, #3
   15050:	ldr	r1, [r0]
   15054:	mov	r0, #36	; 0x24
   15058:	bl	11908 <putc@plt>
   1505c:	movw	r1, #7068	; 0x1b9c
   15060:	mov	r0, #1
   15064:	movt	r1, #3
   15068:	str	r0, [r1]
   1506c:	ldrb	r1, [r6, #1]
   15070:	bl	14be8 <ftello64@plt+0x3208>
   15074:	add	r6, r6, #2
   15078:	ldrb	r0, [r6]
   1507c:	cmp	r0, #0
   15080:	beq	151bc <ftello64@plt+0x37dc>
   15084:	cmp	r0, #125	; 0x7d
   15088:	bne	14f24 <ftello64@plt+0x3544>
   1508c:	ldr	r1, [r4, #20]
   15090:	cmp	r1, #1
   15094:	ble	14f24 <ftello64@plt+0x3544>
   15098:	b	151bc <ftello64@plt+0x37dc>
   1509c:	mov	r0, #36	; 0x24
   150a0:	mov	r5, #1
   150a4:	uxtb	r1, r0
   150a8:	bl	14be8 <ftello64@plt+0x3208>
   150ac:	ldrb	r0, [r6, r5]
   150b0:	add	r5, r5, #1
   150b4:	cmp	r0, #0
   150b8:	bne	150a4 <ftello64@plt+0x36c4>
   150bc:	mov	r0, r6
   150c0:	bl	11824 <strlen@plt>
   150c4:	add	r6, r6, r0
   150c8:	b	15078 <ftello64@plt+0x3698>
   150cc:	mov	r0, r5
   150d0:	bl	11824 <strlen@plt>
   150d4:	add	r0, sl, r0, lsr #1
   150d8:	bic	r0, r0, #7
   150dc:	sub	sl, sp, r0
   150e0:	mov	sp, sl
   150e4:	ldrb	r0, [r5, #1]
   150e8:	cmp	r0, #123	; 0x7b
   150ec:	bne	1519c <ftello64@plt+0x37bc>
   150f0:	mov	r2, #0
   150f4:	str	r7, [fp, #-40]	; 0xffffffd8
   150f8:	str	r8, [fp, #-36]	; 0xffffffdc
   150fc:	add	r5, r6, #1
   15100:	mov	r0, r4
   15104:	mov	r1, #1
   15108:	mov	r8, r2
   1510c:	str	r5, [r4, #16]
   15110:	bl	14edc <ftello64@plt+0x34fc>
   15114:	ldr	r9, [r4, #16]
   15118:	sub	r6, r9, r5
   1511c:	add	r0, r6, #1
   15120:	bl	18ef4 <_obstack_memory_used@@Base+0x81c>
   15124:	mov	r1, r5
   15128:	mov	r2, r6
   1512c:	mov	r7, r0
   15130:	str	r0, [sl, r8, lsl #2]
   15134:	bl	11704 <memcpy@plt>
   15138:	mov	r0, #0
   1513c:	add	r2, r8, #1
   15140:	strb	r0, [r7, r6]
   15144:	mov	r6, r9
   15148:	ldrb	r0, [r6], #1
   1514c:	cmp	r0, #125	; 0x7d
   15150:	movne	r6, r9
   15154:	ldrb	r0, [r6]
   15158:	cmp	r0, #123	; 0x7b
   1515c:	beq	150fc <ftello64@plt+0x371c>
   15160:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15164:	mov	r1, r4
   15168:	mov	r3, sl
   1516c:	bl	154f0 <ftello64@plt+0x3b10>
   15170:	str	r6, [r4, #16]
   15174:	ldr	r0, [sl, r8, lsl #2]
   15178:	bl	1827c <argp_parse@@Base+0x126c>
   1517c:	add	r1, r8, #1
   15180:	sub	r0, r8, #1
   15184:	cmp	r1, #1
   15188:	mov	r8, r0
   1518c:	bgt	15174 <ftello64@plt+0x3794>
   15190:	ldr	r8, [fp, #-36]	; 0xffffffdc
   15194:	mov	r9, #0
   15198:	b	151b4 <ftello64@plt+0x37d4>
   1519c:	mov	r0, r7
   151a0:	mov	r1, r4
   151a4:	mov	r2, #0
   151a8:	mov	r3, sl
   151ac:	bl	154f0 <ftello64@plt+0x3b10>
   151b0:	str	r6, [r4, #16]
   151b4:	mov	sl, #7
   151b8:	b	15078 <ftello64@plt+0x3698>
   151bc:	str	r6, [r4, #16]
   151c0:	ldr	r0, [r4, #20]
   151c4:	sub	r0, r0, #1
   151c8:	str	r0, [r4, #20]
   151cc:	sub	sp, fp, #28
   151d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151d4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   151d8:	add	fp, sp, #24
   151dc:	sub	sp, sp, #16
   151e0:	ldr	r0, [r3, #4]
   151e4:	mov	r6, r3
   151e8:	mov	r8, r2
   151ec:	mov	r9, r1
   151f0:	bl	1171c <inet_ntoa@plt>
   151f4:	mov	r1, #46	; 0x2e
   151f8:	mov	r7, r0
   151fc:	bl	11830 <strchr@plt>
   15200:	mov	r4, r0
   15204:	mov	r5, #0
   15208:	mov	r0, r7
   1520c:	mov	r1, #0
   15210:	mov	r2, #0
   15214:	strb	r5, [r4], #1
   15218:	bl	116a4 <strtol@plt>
   1521c:	str	r0, [sp]
   15220:	mov	r0, r4
   15224:	mov	r1, #46	; 0x2e
   15228:	bl	11830 <strchr@plt>
   1522c:	mov	r7, r0
   15230:	mov	r0, r4
   15234:	mov	r1, #0
   15238:	mov	r2, #0
   1523c:	strb	r5, [r7], #1
   15240:	bl	116a4 <strtol@plt>
   15244:	str	r0, [sp, #4]
   15248:	mov	r0, r7
   1524c:	mov	r1, #46	; 0x2e
   15250:	bl	11830 <strchr@plt>
   15254:	mov	r4, r0
   15258:	mov	r0, r7
   1525c:	mov	r1, #0
   15260:	mov	r2, #0
   15264:	strb	r5, [r4], #1
   15268:	bl	116a4 <strtol@plt>
   1526c:	str	r0, [sp, #8]
   15270:	mov	r0, r4
   15274:	mov	r1, #0
   15278:	mov	r2, #0
   1527c:	bl	116a4 <strtol@plt>
   15280:	str	r0, [sp, #12]
   15284:	ldr	r0, [r6, #4]
   15288:	bl	1171c <inet_ntoa@plt>
   1528c:	cmp	r9, #1
   15290:	blt	152c4 <ftello64@plt+0x38e4>
   15294:	ldr	r0, [r8]
   15298:	mov	r1, #0
   1529c:	mov	r2, #0
   152a0:	bl	116a4 <strtol@plt>
   152a4:	cmp	r0, #3
   152a8:	bhi	152e8 <ftello64@plt+0x3908>
   152ac:	mov	r1, sp
   152b0:	add	r2, r8, #4
   152b4:	ldr	r3, [r1, r0, lsl #2]
   152b8:	sub	r1, r9, #1
   152bc:	bl	14ca0 <ftello64@plt+0x32c0>
   152c0:	b	152e8 <ftello64@plt+0x3908>
   152c4:	ldrb	r1, [r0]
   152c8:	cmp	r1, #0
   152cc:	beq	152e8 <ftello64@plt+0x3908>
   152d0:	add	r4, r0, #1
   152d4:	uxtb	r1, r1
   152d8:	bl	14be8 <ftello64@plt+0x3208>
   152dc:	ldrb	r1, [r4], #1
   152e0:	cmp	r1, #0
   152e4:	bne	152d4 <ftello64@plt+0x38f4>
   152e8:	sub	sp, fp, #24
   152ec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   152f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   152f4:	add	fp, sp, #28
   152f8:	push	{r2}		; (str r2, [sp, #-4]!)
   152fc:	cmp	r3, #0
   15300:	beq	15424 <ftello64@plt+0x3a44>
   15304:	mov	r4, r3
   15308:	mov	r8, r1
   1530c:	mov	r9, #0
   15310:	mov	sl, #1
   15314:	mov	r7, #1
   15318:	b	15394 <ftello64@plt+0x39b4>
   1531c:	cmp	r8, #1
   15320:	blt	15354 <ftello64@plt+0x3974>
   15324:	ldr	r0, [sp]
   15328:	ldr	r1, [r0]
   1532c:	ldrb	r0, [r1]
   15330:	cmp	r0, #0
   15334:	beq	153bc <ftello64@plt+0x39dc>
   15338:	add	r6, r1, #1
   1533c:	uxtb	r1, r0
   15340:	bl	14be8 <ftello64@plt+0x3208>
   15344:	ldrb	r0, [r6], #1
   15348:	cmp	r0, #0
   1534c:	bne	1533c <ftello64@plt+0x395c>
   15350:	b	153bc <ftello64@plt+0x39dc>
   15354:	movw	r0, #5288	; 0x14a8
   15358:	movt	r0, #3
   1535c:	ldr	r0, [r0]
   15360:	ldr	r1, [r0]
   15364:	add	r1, r1, #1
   15368:	str	r1, [r0]
   1536c:	movw	r0, #7080	; 0x1ba8
   15370:	movt	r0, #3
   15374:	ldr	r1, [r0]
   15378:	mov	r0, #32
   1537c:	bl	11908 <putc@plt>
   15380:	movw	r0, #7068	; 0x1b9c
   15384:	mov	r1, #1
   15388:	movt	r0, #3
   1538c:	str	r1, [r0]
   15390:	b	153bc <ftello64@plt+0x39dc>
   15394:	tst	r4, r7
   15398:	beq	153e8 <ftello64@plt+0x3a08>
   1539c:	mov	r0, r7
   153a0:	mov	r1, #0
   153a4:	bl	11e50 <ftello64@plt+0x470>
   153a8:	cmp	r0, #0
   153ac:	beq	153e8 <ftello64@plt+0x3a08>
   153b0:	mov	r5, r0
   153b4:	cmp	sl, #0
   153b8:	beq	1531c <ftello64@plt+0x393c>
   153bc:	ldrb	r0, [r5]
   153c0:	cmp	r0, #0
   153c4:	beq	153e0 <ftello64@plt+0x3a00>
   153c8:	add	r5, r5, #1
   153cc:	uxtb	r1, r0
   153d0:	bl	14be8 <ftello64@plt+0x3208>
   153d4:	ldrb	r0, [r5], #1
   153d8:	cmp	r0, #0
   153dc:	bne	153cc <ftello64@plt+0x39ec>
   153e0:	bic	r4, r4, r7
   153e4:	mov	sl, #0
   153e8:	cmp	r9, r7, lsl #1
   153ec:	lslne	r7, r7, #1
   153f0:	cmpne	r4, #0
   153f4:	bne	15394 <ftello64@plt+0x39b4>
   153f8:	cmp	r4, #0
   153fc:	beq	15424 <ftello64@plt+0x3a44>
   15400:	cmp	sl, #0
   15404:	beq	1542c <ftello64@plt+0x3a4c>
   15408:	ldr	r0, [sp]
   1540c:	sub	r1, r8, #1
   15410:	mov	r3, r4
   15414:	add	r2, r0, #4
   15418:	sub	sp, fp, #28
   1541c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15420:	b	14ca0 <ftello64@plt+0x32c0>
   15424:	sub	sp, fp, #28
   15428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1542c:	cmp	r8, #1
   15430:	blt	15464 <ftello64@plt+0x3a84>
   15434:	ldr	r0, [sp]
   15438:	ldr	r1, [r0]
   1543c:	ldrb	r0, [r1]
   15440:	cmp	r0, #0
   15444:	beq	15408 <ftello64@plt+0x3a28>
   15448:	add	r5, r1, #1
   1544c:	uxtb	r1, r0
   15450:	bl	14be8 <ftello64@plt+0x3208>
   15454:	ldrb	r0, [r5], #1
   15458:	cmp	r0, #0
   1545c:	bne	1544c <ftello64@plt+0x3a6c>
   15460:	b	15408 <ftello64@plt+0x3a28>
   15464:	movw	r0, #5288	; 0x14a8
   15468:	movt	r0, #3
   1546c:	ldr	r0, [r0]
   15470:	ldr	r1, [r0]
   15474:	add	r1, r1, #1
   15478:	str	r1, [r0]
   1547c:	movw	r0, #7080	; 0x1ba8
   15480:	movt	r0, #3
   15484:	ldr	r1, [r0]
   15488:	mov	r0, #32
   1548c:	bl	11908 <putc@plt>
   15490:	movw	r1, #7068	; 0x1b9c
   15494:	mov	r0, #1
   15498:	movt	r1, #3
   1549c:	str	r0, [r1]
   154a0:	b	15408 <ftello64@plt+0x3a28>
   154a4:	push	{r4, sl, fp, lr}
   154a8:	add	fp, sp, #8
   154ac:	sub	sp, sp, #16
   154b0:	add	r4, sp, #1
   154b4:	mov	r0, r3
   154b8:	mov	r2, #15
   154bc:	mov	r1, r4
   154c0:	bl	12000 <ftello64@plt+0x620>
   154c4:	ldrb	r0, [sp, #1]
   154c8:	cmp	r0, #0
   154cc:	beq	154e8 <ftello64@plt+0x3b08>
   154d0:	add	r4, r4, #1
   154d4:	uxtb	r1, r0
   154d8:	bl	14be8 <ftello64@plt+0x3208>
   154dc:	ldrb	r0, [r4], #1
   154e0:	cmp	r0, #0
   154e4:	bne	154d4 <ftello64@plt+0x3af4>
   154e8:	sub	sp, fp, #8
   154ec:	pop	{r4, sl, fp, pc}
   154f0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   154f4:	add	fp, sp, #24
   154f8:	mov	r7, r1
   154fc:	movw	r1, #5292	; 0x14ac
   15500:	mov	r4, r0
   15504:	movt	r1, #3
   15508:	ldr	r0, [r1]
   1550c:	cmp	r0, #0
   15510:	beq	15544 <ftello64@plt+0x3b64>
   15514:	mov	r8, r3
   15518:	mov	r6, r2
   1551c:	add	r5, r1, #4
   15520:	mov	r1, r4
   15524:	bl	11698 <strcmp@plt>
   15528:	cmp	r0, #0
   1552c:	beq	155bc <ftello64@plt+0x3bdc>
   15530:	ldr	r0, [r5, #4]
   15534:	add	r1, r5, #8
   15538:	mov	r5, r1
   1553c:	cmp	r0, #0
   15540:	bne	15520 <ftello64@plt+0x3b40>
   15544:	movw	r0, #62321	; 0xf371
   15548:	movt	r0, #1
   1554c:	bl	116b0 <printf@plt>
   15550:	movw	r5, #5288	; 0x14a8
   15554:	movt	r5, #3
   15558:	ldr	r1, [r5]
   1555c:	ldr	r2, [r1]
   15560:	add	r0, r2, r0
   15564:	str	r0, [r1]
   15568:	ldrb	r0, [r4]
   1556c:	cmp	r0, #0
   15570:	beq	1558c <ftello64@plt+0x3bac>
   15574:	add	r4, r4, #1
   15578:	uxtb	r1, r0
   1557c:	bl	14be8 <ftello64@plt+0x3208>
   15580:	ldrb	r0, [r4], #1
   15584:	cmp	r0, #0
   15588:	bne	15578 <ftello64@plt+0x3b98>
   1558c:	movw	r0, #63611	; 0xf87b
   15590:	movt	r0, #1
   15594:	bl	116b0 <printf@plt>
   15598:	ldr	r1, [r5]
   1559c:	ldr	r2, [r1]
   155a0:	add	r0, r2, r0
   155a4:	str	r0, [r1]
   155a8:	movw	r0, #7068	; 0x1b9c
   155ac:	mov	r1, #1
   155b0:	movt	r0, #3
   155b4:	str	r1, [r0]
   155b8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   155bc:	ldr	r3, [r5]
   155c0:	cmp	r3, #0
   155c4:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   155c8:	mov	r0, r7
   155cc:	mov	r1, r6
   155d0:	mov	r2, r8
   155d4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   155d8:	bx	r3
   155dc:	push	{fp, lr}
   155e0:	mov	fp, sp
   155e4:	sub	sp, sp, #24
   155e8:	movw	ip, #7080	; 0x1ba8
   155ec:	movt	ip, #3
   155f0:	ldr	lr, [ip]
   155f4:	cmp	lr, #0
   155f8:	bne	1560c <ftello64@plt+0x3c2c>
   155fc:	movw	lr, #6876	; 0x1adc
   15600:	movt	lr, #3
   15604:	ldr	lr, [lr]
   15608:	str	lr, [ip]
   1560c:	movw	ip, #6976	; 0x1b40
   15610:	movt	ip, #3
   15614:	ldrb	lr, [ip]
   15618:	cmp	lr, #0
   1561c:	beq	1562c <ftello64@plt+0x3c4c>
   15620:	mov	ip, #0
   15624:	str	ip, [sp, #12]
   15628:	b	15638 <ftello64@plt+0x3c58>
   1562c:	mov	lr, #1
   15630:	strb	lr, [ip]
   15634:	str	lr, [sp, #12]
   15638:	stm	sp, {r1, r2}
   1563c:	str	r3, [sp, #16]
   15640:	str	r0, [sp, #8]
   15644:	mov	r0, #0
   15648:	mov	r1, #0
   1564c:	str	r0, [sp, #20]
   15650:	mov	r0, sp
   15654:	bl	14edc <ftello64@plt+0x34fc>
   15658:	mov	sp, fp
   1565c:	pop	{fp, pc}
   15660:	push	{r4, r5, r6, r7, fp, lr}
   15664:	add	fp, sp, #16
   15668:	mov	r4, r1
   1566c:	mov	r5, r0
   15670:	mov	r6, #0
   15674:	mov	r7, #32
   15678:	ldrb	r0, [r4, r6]
   1567c:	cmp	r7, r0, lsr #1
   15680:	beq	1569c <ftello64@plt+0x3cbc>
   15684:	lsr	r1, r0, #1
   15688:	mov	r0, r5
   1568c:	bl	14be8 <ftello64@plt+0x3208>
   15690:	add	r6, r6, #1
   15694:	cmp	r6, #6
   15698:	bcc	15678 <ftello64@plt+0x3c98>
   1569c:	ldrb	r0, [r4, #6]
   156a0:	ubfx	r1, r0, #1, #4
   156a4:	cmp	r1, #0
   156a8:	popeq	{r4, r5, r6, r7, fp, pc}
   156ac:	movw	r0, #64926	; 0xfd9e
   156b0:	movt	r0, #1
   156b4:	bl	116b0 <printf@plt>
   156b8:	movw	r1, #5288	; 0x14a8
   156bc:	movt	r1, #3
   156c0:	ldr	r1, [r1]
   156c4:	ldr	r2, [r1]
   156c8:	add	r0, r2, r0
   156cc:	str	r0, [r1]
   156d0:	movw	r0, #7068	; 0x1b9c
   156d4:	mov	r1, #1
   156d8:	movt	r0, #3
   156dc:	str	r1, [r0]
   156e0:	pop	{r4, r5, r6, r7, fp, pc}
   156e4:	push	{fp, lr}
   156e8:	mov	fp, sp
   156ec:	sub	sp, sp, #16
   156f0:	ldrb	r0, [r1, #3]
   156f4:	ldrb	lr, [r1, #4]
   156f8:	ldrb	ip, [r1]
   156fc:	ldrb	r2, [r1, #1]
   15700:	ldrb	r3, [r1, #2]
   15704:	ldrb	r1, [r1, #5]
   15708:	stm	sp, {r0, lr}
   1570c:	movw	r0, #64930	; 0xfda2
   15710:	str	r1, [sp, #8]
   15714:	mov	r1, ip
   15718:	movt	r0, #1
   1571c:	bl	116b0 <printf@plt>
   15720:	movw	r1, #5288	; 0x14a8
   15724:	movt	r1, #3
   15728:	ldr	r1, [r1]
   1572c:	ldr	r2, [r1]
   15730:	add	r0, r2, r0
   15734:	str	r0, [r1]
   15738:	movw	r0, #7068	; 0x1b9c
   1573c:	mov	r1, #1
   15740:	movt	r0, #3
   15744:	str	r1, [r0]
   15748:	mov	sp, fp
   1574c:	pop	{fp, pc}
   15750:	push	{fp, lr}
   15754:	mov	fp, sp
   15758:	ldrb	r1, [r1]
   1575c:	movw	r0, #64955	; 0xfdbb
   15760:	movt	r0, #1
   15764:	bl	116b0 <printf@plt>
   15768:	movw	r1, #5288	; 0x14a8
   1576c:	movt	r1, #3
   15770:	ldr	r1, [r1]
   15774:	ldr	r2, [r1]
   15778:	add	r0, r2, r0
   1577c:	str	r0, [r1]
   15780:	movw	r0, #7068	; 0x1b9c
   15784:	mov	r1, #1
   15788:	movt	r0, #3
   1578c:	str	r1, [r0]
   15790:	pop	{fp, pc}
   15794:	push	{fp, lr}
   15798:	mov	fp, sp
   1579c:	ldrsh	r1, [r1]
   157a0:	movw	r0, #64927	; 0xfd9f
   157a4:	movt	r0, #1
   157a8:	bl	116b0 <printf@plt>
   157ac:	movw	r1, #5288	; 0x14a8
   157b0:	movt	r1, #3
   157b4:	ldr	r1, [r1]
   157b8:	ldr	r2, [r1]
   157bc:	add	r0, r2, r0
   157c0:	str	r0, [r1]
   157c4:	movw	r0, #7068	; 0x1b9c
   157c8:	mov	r1, #1
   157cc:	movt	r0, #3
   157d0:	str	r1, [r0]
   157d4:	pop	{fp, pc}
   157d8:	push	{fp, lr}
   157dc:	mov	fp, sp
   157e0:	sub	sp, sp, #8
   157e4:	ldrb	ip, [r1]
   157e8:	ldrb	r2, [r1, #1]
   157ec:	ldrb	r3, [r1, #2]
   157f0:	ldrb	r0, [r1, #3]
   157f4:	ldrb	r1, [r1, #4]
   157f8:	stm	sp, {r0, r1}
   157fc:	movw	r0, #64960	; 0xfdc0
   15800:	mov	r1, ip
   15804:	movt	r0, #1
   15808:	bl	116b0 <printf@plt>
   1580c:	movw	r1, #5288	; 0x14a8
   15810:	movt	r1, #3
   15814:	ldr	r1, [r1]
   15818:	ldr	r2, [r1]
   1581c:	add	r0, r2, r0
   15820:	str	r0, [r1]
   15824:	movw	r0, #7068	; 0x1b9c
   15828:	mov	r1, #1
   1582c:	movt	r0, #3
   15830:	str	r1, [r0]
   15834:	mov	sp, fp
   15838:	pop	{fp, pc}
   1583c:	push	{fp, lr}
   15840:	mov	fp, sp
   15844:	sub	sp, sp, #8
   15848:	ldrb	r0, [r1]
   1584c:	ldrb	r3, [r1, #1]
   15850:	ldrb	r2, [r1, #2]
   15854:	ldrb	r1, [r1, #3]
   15858:	str	r0, [sp]
   1585c:	movw	r0, #64940	; 0xfdac
   15860:	movt	r0, #1
   15864:	bl	116b0 <printf@plt>
   15868:	movw	r1, #5288	; 0x14a8
   1586c:	movt	r1, #3
   15870:	ldr	r1, [r1]
   15874:	ldr	r2, [r1]
   15878:	add	r0, r2, r0
   1587c:	str	r0, [r1]
   15880:	movw	r0, #7068	; 0x1b9c
   15884:	mov	r1, #1
   15888:	movt	r0, #3
   1588c:	str	r1, [r0]
   15890:	mov	sp, fp
   15894:	pop	{fp, pc}
   15898:	movw	r2, #5972	; 0x1754
   1589c:	mov	r1, r0
   158a0:	mov	r0, #0
   158a4:	movt	r2, #3
   158a8:	ldr	r3, [r2]
   158ac:	b	158b4 <ftello64@plt+0x3ed4>
   158b0:	ldr	r3, [r2, #16]!
   158b4:	cmp	r3, #0
   158b8:	bxeq	lr
   158bc:	ldr	r3, [r2, #8]
   158c0:	cmp	r3, r1
   158c4:	bne	158b0 <ftello64@plt+0x3ed0>
   158c8:	mov	r0, r2
   158cc:	bx	lr
   158d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158d4:	add	fp, sp, #28
   158d8:	sub	sp, sp, #20
   158dc:	movw	r5, #6980	; 0x1b44
   158e0:	mov	r4, r0
   158e4:	movt	r5, #3
   158e8:	ldrb	r0, [r5]
   158ec:	cmp	r0, #0
   158f0:	bne	15b84 <ftello64@plt+0x41a4>
   158f4:	mov	r0, #0
   158f8:	movw	r1, #61420	; 0xefec
   158fc:	str	r0, [sp, #16]
   15900:	str	r0, [sp, #12]
   15904:	movw	r0, #64981	; 0xfdd5
   15908:	movt	r1, #1
   1590c:	movt	r0, #1
   15910:	bl	11938 <fopen64@plt>
   15914:	cmp	r0, #0
   15918:	beq	15ab0 <ftello64@plt+0x40d0>
   1591c:	mov	r9, r0
   15920:	add	r0, sp, #16
   15924:	add	r1, sp, #12
   15928:	mov	r2, r9
   1592c:	bl	11980 <getline@plt>
   15930:	cmp	r0, #0
   15934:	blt	15ad4 <ftello64@plt+0x40f4>
   15938:	add	r0, sp, #16
   1593c:	add	r1, sp, #12
   15940:	mov	r2, r9
   15944:	bl	11980 <getline@plt>
   15948:	cmn	r0, #1
   1594c:	ble	15ad4 <ftello64@plt+0x40f4>
   15950:	ldr	r6, [sp, #16]
   15954:	movw	r1, #61914	; 0xf1da
   15958:	str	r4, [sp, #4]
   1595c:	movt	r1, #1
   15960:	mov	r0, r6
   15964:	bl	11674 <strstr@plt>
   15968:	mov	r1, #2
   1596c:	cmp	r0, #0
   15970:	str	r1, [sp, #8]
   15974:	bne	15994 <ftello64@plt+0x3fb4>
   15978:	movw	r1, #61848	; 0xf198
   1597c:	mov	r0, r6
   15980:	movt	r1, #1
   15984:	bl	11674 <strstr@plt>
   15988:	cmp	r0, #0
   1598c:	movwne	r0, #1
   15990:	str	r0, [sp, #8]
   15994:	add	r0, sp, #16
   15998:	add	r1, sp, #12
   1599c:	mov	r2, r9
   159a0:	bl	11980 <getline@plt>
   159a4:	cmp	r0, #1
   159a8:	blt	15b60 <ftello64@plt+0x4180>
   159ac:	movw	sl, #7084	; 0x1bac
   159b0:	movt	sl, #3
   159b4:	mov	r0, #120	; 0x78
   159b8:	bl	191dc <_obstack_memory_used@@Base+0xb04>
   159bc:	ldr	r6, [sp, #16]
   159c0:	mov	r4, r0
   159c4:	ldrb	r5, [r6]
   159c8:	cmp	r5, #0
   159cc:	beq	15a00 <ftello64@plt+0x4020>
   159d0:	ands	r0, r5, #128	; 0x80
   159d4:	bne	15a00 <ftello64@plt+0x4020>
   159d8:	bl	11800 <__ctype_b_loc@plt>
   159dc:	ldr	r0, [r0]
   159e0:	add	r1, r0, r5, lsl #1
   159e4:	ldrb	r1, [r1, #1]
   159e8:	tst	r1, #32
   159ec:	ldrbne	r5, [r6, #1]!
   159f0:	cmpne	r5, #0
   159f4:	beq	15a00 <ftello64@plt+0x4020>
   159f8:	ands	r1, r5, #128	; 0x80
   159fc:	beq	159e0 <ftello64@plt+0x4000>
   15a00:	mov	r0, r6
   15a04:	mov	r1, #58	; 0x3a
   15a08:	bl	11830 <strchr@plt>
   15a0c:	cmp	r0, #0
   15a10:	beq	15b08 <ftello64@plt+0x4128>
   15a14:	mov	r5, r9
   15a18:	sub	r9, r0, r6
   15a1c:	mov	r8, r0
   15a20:	mov	r7, sl
   15a24:	add	r0, r9, #1
   15a28:	bl	18ef4 <_obstack_memory_used@@Base+0x81c>
   15a2c:	mov	r1, r6
   15a30:	mov	r2, r9
   15a34:	mov	sl, r0
   15a38:	str	r0, [r4, #4]
   15a3c:	bl	11704 <memcpy@plt>
   15a40:	mov	r0, #0
   15a44:	movw	r1, #65224	; 0xfec8
   15a48:	mov	r6, #0
   15a4c:	strb	r0, [sl, r9]
   15a50:	ldr	r0, [sp, #8]
   15a54:	movt	r1, #1
   15a58:	ldr	r2, [r1, r0, lsl #2]
   15a5c:	add	r0, r8, #1
   15a60:	mov	r1, r4
   15a64:	blx	r2
   15a68:	cmp	r0, #0
   15a6c:	beq	15b34 <ftello64@plt+0x4154>
   15a70:	ldr	r0, [r7]
   15a74:	str	r6, [r4]
   15a78:	mov	sl, r7
   15a7c:	add	r1, sp, #12
   15a80:	mov	r2, r5
   15a84:	mov	r9, r5
   15a88:	cmp	r0, #0
   15a8c:	movweq	r0, #7088	; 0x1bb0
   15a90:	movteq	r0, #3
   15a94:	str	r4, [r0]
   15a98:	add	r0, sp, #16
   15a9c:	str	r4, [sl]
   15aa0:	bl	11980 <getline@plt>
   15aa4:	cmp	r0, #0
   15aa8:	bgt	159b4 <ftello64@plt+0x3fd4>
   15aac:	b	15b60 <ftello64@plt+0x4180>
   15ab0:	bl	11848 <__errno_location@plt>
   15ab4:	ldr	r1, [r0]
   15ab8:	movw	r2, #64995	; 0xfde3
   15abc:	movw	r3, #64981	; 0xfdd5
   15ac0:	mov	r0, #0
   15ac4:	movt	r2, #1
   15ac8:	movt	r3, #1
   15acc:	bl	11794 <error@plt>
   15ad0:	b	15b7c <ftello64@plt+0x419c>
   15ad4:	bl	11848 <__errno_location@plt>
   15ad8:	ldr	r1, [r0]
   15adc:	movw	r2, #65010	; 0xfdf2
   15ae0:	movw	r3, #64981	; 0xfdd5
   15ae4:	mov	r0, #0
   15ae8:	movt	r2, #1
   15aec:	movt	r3, #1
   15af0:	bl	11794 <error@plt>
   15af4:	mov	r0, r9
   15af8:	bl	118b4 <fclose@plt>
   15afc:	ldr	r0, [sp, #16]
   15b00:	bl	1827c <argp_parse@@Base+0x126c>
   15b04:	b	15b7c <ftello64@plt+0x419c>
   15b08:	bl	11848 <__errno_location@plt>
   15b0c:	ldr	r1, [r0]
   15b10:	movw	r2, #65010	; 0xfdf2
   15b14:	movw	r3, #64981	; 0xfdd5
   15b18:	mov	r0, #0
   15b1c:	movt	r2, #1
   15b20:	movt	r3, #1
   15b24:	bl	11794 <error@plt>
   15b28:	mov	r0, r4
   15b2c:	bl	1827c <argp_parse@@Base+0x126c>
   15b30:	b	15b60 <ftello64@plt+0x4180>
   15b34:	bl	11848 <__errno_location@plt>
   15b38:	ldr	r1, [r0]
   15b3c:	movw	r2, #65010	; 0xfdf2
   15b40:	movw	r3, #64981	; 0xfdd5
   15b44:	mov	r0, #0
   15b48:	movt	r2, #1
   15b4c:	movt	r3, #1
   15b50:	bl	11794 <error@plt>
   15b54:	mov	r0, r4
   15b58:	bl	1827c <argp_parse@@Base+0x126c>
   15b5c:	mov	r9, r5
   15b60:	mov	r0, r9
   15b64:	bl	118b4 <fclose@plt>
   15b68:	ldr	r0, [sp, #16]
   15b6c:	bl	1827c <argp_parse@@Base+0x126c>
   15b70:	ldr	r4, [sp, #4]
   15b74:	movw	r5, #6980	; 0x1b44
   15b78:	movt	r5, #3
   15b7c:	mov	r0, #1
   15b80:	strb	r0, [r5]
   15b84:	movw	r0, #7088	; 0x1bb0
   15b88:	mov	r5, #0
   15b8c:	movt	r0, #3
   15b90:	ldr	r6, [r0]
   15b94:	b	15bb0 <ftello64@plt+0x41d0>
   15b98:	ldr	r0, [r6, #4]
   15b9c:	mov	r1, r4
   15ba0:	bl	11698 <strcmp@plt>
   15ba4:	cmp	r0, #0
   15ba8:	beq	15bbc <ftello64@plt+0x41dc>
   15bac:	ldr	r6, [r6]
   15bb0:	cmp	r6, #0
   15bb4:	bne	15b98 <ftello64@plt+0x41b8>
   15bb8:	b	15bc0 <ftello64@plt+0x41e0>
   15bbc:	mov	r5, r6
   15bc0:	mov	r0, r5
   15bc4:	sub	sp, fp, #28
   15bc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15bcc:	push	{r4, r5, r6, sl, fp, lr}
   15bd0:	add	fp, sp, #16
   15bd4:	mov	r6, r0
   15bd8:	ldr	r0, [r0, #4]
   15bdc:	mov	r4, r2
   15be0:	mov	r5, r1
   15be4:	bl	158d0 <ftello64@plt+0x3ef0>
   15be8:	clz	r0, r0
   15bec:	mov	r1, r5
   15bf0:	mov	r2, r4
   15bf4:	lsr	r3, r0, #5
   15bf8:	mov	r0, r6
   15bfc:	pop	{r4, r5, r6, sl, fp, lr}
   15c00:	b	14ec4 <ftello64@plt+0x34e4>
   15c04:	push	{r4, r5, r6, sl, fp, lr}
   15c08:	add	fp, sp, #16
   15c0c:	mov	r5, r0
   15c10:	ldr	r0, [r0, #4]
   15c14:	mov	r4, r2
   15c18:	mov	r6, r1
   15c1c:	bl	158d0 <ftello64@plt+0x3ef0>
   15c20:	cmp	r0, #0
   15c24:	beq	15c40 <ftello64@plt+0x4260>
   15c28:	ldr	r3, [r0, #8]
   15c2c:	mov	r0, r5
   15c30:	mov	r1, r6
   15c34:	mov	r2, r4
   15c38:	pop	{r4, r5, r6, sl, fp, lr}
   15c3c:	b	14dbc <ftello64@plt+0x33dc>
   15c40:	movw	r1, #63480	; 0xf7f8
   15c44:	mov	r0, r5
   15c48:	movt	r1, #1
   15c4c:	pop	{r4, r5, r6, sl, fp, lr}
   15c50:	b	14c70 <ftello64@plt+0x3290>
   15c54:	push	{r4, r5, r6, sl, fp, lr}
   15c58:	add	fp, sp, #16
   15c5c:	mov	r5, r0
   15c60:	ldr	r0, [r0, #4]
   15c64:	mov	r4, r2
   15c68:	mov	r6, r1
   15c6c:	bl	158d0 <ftello64@plt+0x3ef0>
   15c70:	cmp	r0, #0
   15c74:	beq	15c90 <ftello64@plt+0x42b0>
   15c78:	ldr	r3, [r0, #16]
   15c7c:	mov	r0, r5
   15c80:	mov	r1, r6
   15c84:	mov	r2, r4
   15c88:	pop	{r4, r5, r6, sl, fp, lr}
   15c8c:	b	14dbc <ftello64@plt+0x33dc>
   15c90:	movw	r1, #63501	; 0xf80d
   15c94:	mov	r0, r5
   15c98:	movt	r1, #1
   15c9c:	pop	{r4, r5, r6, sl, fp, lr}
   15ca0:	b	14c70 <ftello64@plt+0x3290>
   15ca4:	push	{r4, r5, r6, sl, fp, lr}
   15ca8:	add	fp, sp, #16
   15cac:	mov	r5, r0
   15cb0:	ldr	r0, [r0, #4]
   15cb4:	mov	r4, r2
   15cb8:	mov	r6, r1
   15cbc:	bl	158d0 <ftello64@plt+0x3ef0>
   15cc0:	cmp	r0, #0
   15cc4:	beq	15ce0 <ftello64@plt+0x4300>
   15cc8:	ldr	r3, [r0, #24]
   15ccc:	mov	r0, r5
   15cd0:	mov	r1, r6
   15cd4:	mov	r2, r4
   15cd8:	pop	{r4, r5, r6, sl, fp, lr}
   15cdc:	b	14dbc <ftello64@plt+0x33dc>
   15ce0:	movw	r1, #63522	; 0xf822
   15ce4:	mov	r0, r5
   15ce8:	movt	r1, #1
   15cec:	pop	{r4, r5, r6, sl, fp, lr}
   15cf0:	b	14c70 <ftello64@plt+0x3290>
   15cf4:	push	{r4, r5, r6, sl, fp, lr}
   15cf8:	add	fp, sp, #16
   15cfc:	mov	r5, r0
   15d00:	ldr	r0, [r0, #4]
   15d04:	mov	r4, r2
   15d08:	mov	r6, r1
   15d0c:	bl	158d0 <ftello64@plt+0x3ef0>
   15d10:	cmp	r0, #0
   15d14:	beq	15d30 <ftello64@plt+0x4350>
   15d18:	ldr	r3, [r0, #32]
   15d1c:	mov	r0, r5
   15d20:	mov	r1, r6
   15d24:	mov	r2, r4
   15d28:	pop	{r4, r5, r6, sl, fp, lr}
   15d2c:	b	14dbc <ftello64@plt+0x33dc>
   15d30:	movw	r1, #63541	; 0xf835
   15d34:	mov	r0, r5
   15d38:	movt	r1, #1
   15d3c:	pop	{r4, r5, r6, sl, fp, lr}
   15d40:	b	14c70 <ftello64@plt+0x3290>
   15d44:	push	{r4, r5, r6, sl, fp, lr}
   15d48:	add	fp, sp, #16
   15d4c:	mov	r5, r0
   15d50:	ldr	r0, [r0, #4]
   15d54:	mov	r4, r2
   15d58:	mov	r6, r1
   15d5c:	bl	158d0 <ftello64@plt+0x3ef0>
   15d60:	cmp	r0, #0
   15d64:	beq	15d80 <ftello64@plt+0x43a0>
   15d68:	ldr	r3, [r0, #40]	; 0x28
   15d6c:	mov	r0, r5
   15d70:	mov	r1, r6
   15d74:	mov	r2, r4
   15d78:	pop	{r4, r5, r6, sl, fp, lr}
   15d7c:	b	14dbc <ftello64@plt+0x33dc>
   15d80:	movw	r1, #63560	; 0xf848
   15d84:	mov	r0, r5
   15d88:	movt	r1, #1
   15d8c:	pop	{r4, r5, r6, sl, fp, lr}
   15d90:	b	14c70 <ftello64@plt+0x3290>
   15d94:	push	{r4, r5, r6, sl, fp, lr}
   15d98:	add	fp, sp, #16
   15d9c:	mov	r5, r0
   15da0:	ldr	r0, [r0, #4]
   15da4:	mov	r4, r2
   15da8:	mov	r6, r1
   15dac:	bl	158d0 <ftello64@plt+0x3ef0>
   15db0:	cmp	r0, #0
   15db4:	beq	15dd0 <ftello64@plt+0x43f0>
   15db8:	ldr	r3, [r0, #44]	; 0x2c
   15dbc:	mov	r0, r5
   15dc0:	mov	r1, r6
   15dc4:	mov	r2, r4
   15dc8:	pop	{r4, r5, r6, sl, fp, lr}
   15dcc:	b	14dbc <ftello64@plt+0x33dc>
   15dd0:	movw	r1, #63580	; 0xf85c
   15dd4:	mov	r0, r5
   15dd8:	movt	r1, #1
   15ddc:	pop	{r4, r5, r6, sl, fp, lr}
   15de0:	b	14c70 <ftello64@plt+0x3290>
   15de4:	push	{r4, r5, r6, sl, fp, lr}
   15de8:	add	fp, sp, #16
   15dec:	mov	r5, r0
   15df0:	ldr	r0, [r0, #4]
   15df4:	mov	r4, r2
   15df8:	mov	r6, r1
   15dfc:	bl	158d0 <ftello64@plt+0x3ef0>
   15e00:	cmp	r0, #0
   15e04:	beq	15e20 <ftello64@plt+0x4440>
   15e08:	ldr	r3, [r0, #48]	; 0x30
   15e0c:	mov	r0, r5
   15e10:	mov	r1, r6
   15e14:	mov	r2, r4
   15e18:	pop	{r4, r5, r6, sl, fp, lr}
   15e1c:	b	14dbc <ftello64@plt+0x33dc>
   15e20:	movw	r1, #63600	; 0xf870
   15e24:	mov	r0, r5
   15e28:	movt	r1, #1
   15e2c:	pop	{r4, r5, r6, sl, fp, lr}
   15e30:	b	14c70 <ftello64@plt+0x3290>
   15e34:	push	{r4, r5, r6, sl, fp, lr}
   15e38:	add	fp, sp, #16
   15e3c:	mov	r5, r0
   15e40:	ldr	r0, [r0, #4]
   15e44:	mov	r4, r2
   15e48:	mov	r6, r1
   15e4c:	bl	158d0 <ftello64@plt+0x3ef0>
   15e50:	cmp	r0, #0
   15e54:	beq	15e70 <ftello64@plt+0x4490>
   15e58:	ldr	r3, [r0, #52]	; 0x34
   15e5c:	mov	r0, r5
   15e60:	mov	r1, r6
   15e64:	mov	r2, r4
   15e68:	pop	{r4, r5, r6, sl, fp, lr}
   15e6c:	b	14dbc <ftello64@plt+0x33dc>
   15e70:	movw	r1, #63621	; 0xf885
   15e74:	mov	r0, r5
   15e78:	movt	r1, #1
   15e7c:	pop	{r4, r5, r6, sl, fp, lr}
   15e80:	b	14c70 <ftello64@plt+0x3290>
   15e84:	push	{r4, r5, r6, sl, fp, lr}
   15e88:	add	fp, sp, #16
   15e8c:	mov	r5, r0
   15e90:	ldr	r0, [r0, #4]
   15e94:	mov	r4, r2
   15e98:	mov	r6, r1
   15e9c:	bl	158d0 <ftello64@plt+0x3ef0>
   15ea0:	cmp	r0, #0
   15ea4:	beq	15ec0 <ftello64@plt+0x44e0>
   15ea8:	ldr	r3, [r0, #56]	; 0x38
   15eac:	mov	r0, r5
   15eb0:	mov	r1, r6
   15eb4:	mov	r2, r4
   15eb8:	pop	{r4, r5, r6, sl, fp, lr}
   15ebc:	b	14dbc <ftello64@plt+0x33dc>
   15ec0:	movw	r1, #63642	; 0xf89a
   15ec4:	mov	r0, r5
   15ec8:	movt	r1, #1
   15ecc:	pop	{r4, r5, r6, sl, fp, lr}
   15ed0:	b	14c70 <ftello64@plt+0x3290>
   15ed4:	push	{r4, r5, r6, sl, fp, lr}
   15ed8:	add	fp, sp, #16
   15edc:	mov	r5, r0
   15ee0:	ldr	r0, [r0, #4]
   15ee4:	mov	r4, r2
   15ee8:	mov	r6, r1
   15eec:	bl	158d0 <ftello64@plt+0x3ef0>
   15ef0:	cmp	r0, #0
   15ef4:	beq	15f10 <ftello64@plt+0x4530>
   15ef8:	ldr	r3, [r0, #60]	; 0x3c
   15efc:	mov	r0, r5
   15f00:	mov	r1, r6
   15f04:	mov	r2, r4
   15f08:	pop	{r4, r5, r6, sl, fp, lr}
   15f0c:	b	14dbc <ftello64@plt+0x33dc>
   15f10:	movw	r1, #63665	; 0xf8b1
   15f14:	mov	r0, r5
   15f18:	movt	r1, #1
   15f1c:	pop	{r4, r5, r6, sl, fp, lr}
   15f20:	b	14c70 <ftello64@plt+0x3290>
   15f24:	push	{r4, r5, r6, sl, fp, lr}
   15f28:	add	fp, sp, #16
   15f2c:	mov	r5, r0
   15f30:	ldr	r0, [r0, #4]
   15f34:	mov	r4, r2
   15f38:	mov	r6, r1
   15f3c:	bl	158d0 <ftello64@plt+0x3ef0>
   15f40:	cmp	r0, #0
   15f44:	beq	15f60 <ftello64@plt+0x4580>
   15f48:	ldr	r3, [r0, #64]	; 0x40
   15f4c:	mov	r0, r5
   15f50:	mov	r1, r6
   15f54:	mov	r2, r4
   15f58:	pop	{r4, r5, r6, sl, fp, lr}
   15f5c:	b	14dbc <ftello64@plt+0x33dc>
   15f60:	movw	r1, #63689	; 0xf8c9
   15f64:	mov	r0, r5
   15f68:	movt	r1, #1
   15f6c:	pop	{r4, r5, r6, sl, fp, lr}
   15f70:	b	14c70 <ftello64@plt+0x3290>
   15f74:	push	{r4, r5, r6, sl, fp, lr}
   15f78:	add	fp, sp, #16
   15f7c:	mov	r5, r0
   15f80:	ldr	r0, [r0, #4]
   15f84:	mov	r4, r2
   15f88:	mov	r6, r1
   15f8c:	bl	158d0 <ftello64@plt+0x3ef0>
   15f90:	cmp	r0, #0
   15f94:	beq	15fb0 <ftello64@plt+0x45d0>
   15f98:	ldr	r3, [r0, #68]	; 0x44
   15f9c:	mov	r0, r5
   15fa0:	mov	r1, r6
   15fa4:	mov	r2, r4
   15fa8:	pop	{r4, r5, r6, sl, fp, lr}
   15fac:	b	14dbc <ftello64@plt+0x33dc>
   15fb0:	movw	r1, #63713	; 0xf8e1
   15fb4:	mov	r0, r5
   15fb8:	movt	r1, #1
   15fbc:	pop	{r4, r5, r6, sl, fp, lr}
   15fc0:	b	14c70 <ftello64@plt+0x3290>
   15fc4:	push	{r4, r5, r6, sl, fp, lr}
   15fc8:	add	fp, sp, #16
   15fcc:	mov	r5, r0
   15fd0:	ldr	r0, [r0, #4]
   15fd4:	mov	r4, r2
   15fd8:	mov	r6, r1
   15fdc:	bl	158d0 <ftello64@plt+0x3ef0>
   15fe0:	cmp	r0, #0
   15fe4:	beq	16000 <ftello64@plt+0x4620>
   15fe8:	ldr	r3, [r0, #72]	; 0x48
   15fec:	mov	r0, r5
   15ff0:	mov	r1, r6
   15ff4:	mov	r2, r4
   15ff8:	pop	{r4, r5, r6, sl, fp, lr}
   15ffc:	b	14dbc <ftello64@plt+0x33dc>
   16000:	movw	r1, #63734	; 0xf8f6
   16004:	mov	r0, r5
   16008:	movt	r1, #1
   1600c:	pop	{r4, r5, r6, sl, fp, lr}
   16010:	b	14c70 <ftello64@plt+0x3290>
   16014:	push	{r4, r5, r6, sl, fp, lr}
   16018:	add	fp, sp, #16
   1601c:	mov	r5, r0
   16020:	ldr	r0, [r0, #4]
   16024:	mov	r4, r2
   16028:	mov	r6, r1
   1602c:	bl	158d0 <ftello64@plt+0x3ef0>
   16030:	cmp	r0, #0
   16034:	beq	16050 <ftello64@plt+0x4670>
   16038:	ldr	r3, [r0, #76]	; 0x4c
   1603c:	mov	r0, r5
   16040:	mov	r1, r6
   16044:	mov	r2, r4
   16048:	pop	{r4, r5, r6, sl, fp, lr}
   1604c:	b	14dbc <ftello64@plt+0x33dc>
   16050:	movw	r1, #63761	; 0xf911
   16054:	mov	r0, r5
   16058:	movt	r1, #1
   1605c:	pop	{r4, r5, r6, sl, fp, lr}
   16060:	b	14c70 <ftello64@plt+0x3290>
   16064:	push	{r4, r5, r6, sl, fp, lr}
   16068:	add	fp, sp, #16
   1606c:	mov	r5, r0
   16070:	ldr	r0, [r0, #4]
   16074:	mov	r4, r2
   16078:	mov	r6, r1
   1607c:	bl	158d0 <ftello64@plt+0x3ef0>
   16080:	cmp	r0, #0
   16084:	beq	160a0 <ftello64@plt+0x46c0>
   16088:	ldr	r3, [r0, #80]	; 0x50
   1608c:	mov	r0, r5
   16090:	mov	r1, r6
   16094:	mov	r2, r4
   16098:	pop	{r4, r5, r6, sl, fp, lr}
   1609c:	b	14dbc <ftello64@plt+0x33dc>
   160a0:	movw	r1, #63786	; 0xf92a
   160a4:	mov	r0, r5
   160a8:	movt	r1, #1
   160ac:	pop	{r4, r5, r6, sl, fp, lr}
   160b0:	b	14c70 <ftello64@plt+0x3290>
   160b4:	push	{r4, r5, r6, sl, fp, lr}
   160b8:	add	fp, sp, #16
   160bc:	mov	r5, r0
   160c0:	ldr	r0, [r0, #4]
   160c4:	mov	r4, r2
   160c8:	mov	r6, r1
   160cc:	bl	158d0 <ftello64@plt+0x3ef0>
   160d0:	cmp	r0, #0
   160d4:	beq	160f0 <ftello64@plt+0x4710>
   160d8:	ldr	r3, [r0, #84]	; 0x54
   160dc:	mov	r0, r5
   160e0:	mov	r1, r6
   160e4:	mov	r2, r4
   160e8:	pop	{r4, r5, r6, sl, fp, lr}
   160ec:	b	14dbc <ftello64@plt+0x33dc>
   160f0:	movw	r1, #63810	; 0xf942
   160f4:	mov	r0, r5
   160f8:	movt	r1, #1
   160fc:	pop	{r4, r5, r6, sl, fp, lr}
   16100:	b	14c70 <ftello64@plt+0x3290>
   16104:	push	{r4, r5, r6, sl, fp, lr}
   16108:	add	fp, sp, #16
   1610c:	mov	r5, r0
   16110:	ldr	r0, [r0, #4]
   16114:	mov	r4, r2
   16118:	mov	r6, r1
   1611c:	bl	158d0 <ftello64@plt+0x3ef0>
   16120:	cmp	r0, #0
   16124:	beq	16140 <ftello64@plt+0x4760>
   16128:	ldr	r3, [r0, #88]	; 0x58
   1612c:	mov	r0, r5
   16130:	mov	r1, r6
   16134:	mov	r2, r4
   16138:	pop	{r4, r5, r6, sl, fp, lr}
   1613c:	b	14dbc <ftello64@plt+0x33dc>
   16140:	movw	r1, #63836	; 0xf95c
   16144:	mov	r0, r5
   16148:	movt	r1, #1
   1614c:	pop	{r4, r5, r6, sl, fp, lr}
   16150:	b	14c70 <ftello64@plt+0x3290>
   16154:	push	{r4, r5, r6, sl, fp, lr}
   16158:	add	fp, sp, #16
   1615c:	mov	r5, r0
   16160:	ldr	r0, [r0, #4]
   16164:	mov	r4, r2
   16168:	mov	r6, r1
   1616c:	bl	158d0 <ftello64@plt+0x3ef0>
   16170:	cmp	r0, #0
   16174:	beq	16190 <ftello64@plt+0x47b0>
   16178:	ldr	r3, [r0, #92]	; 0x5c
   1617c:	mov	r0, r5
   16180:	mov	r1, r6
   16184:	mov	r2, r4
   16188:	pop	{r4, r5, r6, sl, fp, lr}
   1618c:	b	14dbc <ftello64@plt+0x33dc>
   16190:	movw	r1, #63861	; 0xf975
   16194:	mov	r0, r5
   16198:	movt	r1, #1
   1619c:	pop	{r4, r5, r6, sl, fp, lr}
   161a0:	b	14c70 <ftello64@plt+0x3290>
   161a4:	push	{r4, r5, r6, sl, fp, lr}
   161a8:	add	fp, sp, #16
   161ac:	mov	r5, r0
   161b0:	ldr	r0, [r0, #4]
   161b4:	mov	r4, r2
   161b8:	mov	r6, r1
   161bc:	bl	158d0 <ftello64@plt+0x3ef0>
   161c0:	cmp	r0, #0
   161c4:	beq	161e0 <ftello64@plt+0x4800>
   161c8:	ldr	r3, [r0, #96]	; 0x60
   161cc:	mov	r0, r5
   161d0:	mov	r1, r6
   161d4:	mov	r2, r4
   161d8:	pop	{r4, r5, r6, sl, fp, lr}
   161dc:	b	14dbc <ftello64@plt+0x33dc>
   161e0:	movw	r1, #63888	; 0xf990
   161e4:	mov	r0, r5
   161e8:	movt	r1, #1
   161ec:	pop	{r4, r5, r6, sl, fp, lr}
   161f0:	b	14c70 <ftello64@plt+0x3290>
   161f4:	push	{r4, r5, r6, sl, fp, lr}
   161f8:	add	fp, sp, #16
   161fc:	mov	r5, r0
   16200:	ldr	r0, [r0, #4]
   16204:	mov	r4, r2
   16208:	mov	r6, r1
   1620c:	bl	158d0 <ftello64@plt+0x3ef0>
   16210:	cmp	r0, #0
   16214:	beq	16230 <ftello64@plt+0x4850>
   16218:	ldr	r3, [r0, #100]	; 0x64
   1621c:	mov	r0, r5
   16220:	mov	r1, r6
   16224:	mov	r2, r4
   16228:	pop	{r4, r5, r6, sl, fp, lr}
   1622c:	b	14dbc <ftello64@plt+0x33dc>
   16230:	movw	r1, #63916	; 0xf9ac
   16234:	mov	r0, r5
   16238:	movt	r1, #1
   1623c:	pop	{r4, r5, r6, sl, fp, lr}
   16240:	b	14c70 <ftello64@plt+0x3290>
   16244:	push	{r4, r5, r6, sl, fp, lr}
   16248:	add	fp, sp, #16
   1624c:	mov	r5, r0
   16250:	ldr	r0, [r0, #4]
   16254:	mov	r4, r2
   16258:	mov	r6, r1
   1625c:	bl	158d0 <ftello64@plt+0x3ef0>
   16260:	cmp	r0, #0
   16264:	beq	16280 <ftello64@plt+0x48a0>
   16268:	ldr	r3, [r0, #104]	; 0x68
   1626c:	mov	r0, r5
   16270:	mov	r1, r6
   16274:	mov	r2, r4
   16278:	pop	{r4, r5, r6, sl, fp, lr}
   1627c:	b	14dbc <ftello64@plt+0x33dc>
   16280:	movw	r1, #63944	; 0xf9c8
   16284:	mov	r0, r5
   16288:	movt	r1, #1
   1628c:	pop	{r4, r5, r6, sl, fp, lr}
   16290:	b	14c70 <ftello64@plt+0x3290>
   16294:	push	{r4, r5, r6, sl, fp, lr}
   16298:	add	fp, sp, #16
   1629c:	mov	r5, r0
   162a0:	ldr	r0, [r0, #4]
   162a4:	mov	r4, r2
   162a8:	mov	r6, r1
   162ac:	bl	158d0 <ftello64@plt+0x3ef0>
   162b0:	cmp	r0, #0
   162b4:	beq	162d0 <ftello64@plt+0x48f0>
   162b8:	ldr	r3, [r0, #108]	; 0x6c
   162bc:	mov	r0, r5
   162c0:	mov	r1, r6
   162c4:	mov	r2, r4
   162c8:	pop	{r4, r5, r6, sl, fp, lr}
   162cc:	b	14dbc <ftello64@plt+0x33dc>
   162d0:	movw	r1, #63969	; 0xf9e1
   162d4:	mov	r0, r5
   162d8:	movt	r1, #1
   162dc:	pop	{r4, r5, r6, sl, fp, lr}
   162e0:	b	14c70 <ftello64@plt+0x3290>
   162e4:	push	{r4, r5, r6, sl, fp, lr}
   162e8:	add	fp, sp, #16
   162ec:	mov	r5, r0
   162f0:	ldr	r0, [r0, #4]
   162f4:	mov	r4, r2
   162f8:	mov	r6, r1
   162fc:	bl	158d0 <ftello64@plt+0x3ef0>
   16300:	cmp	r0, #0
   16304:	beq	16320 <ftello64@plt+0x4940>
   16308:	ldr	r3, [r0, #112]	; 0x70
   1630c:	mov	r0, r5
   16310:	mov	r1, r6
   16314:	mov	r2, r4
   16318:	pop	{r4, r5, r6, sl, fp, lr}
   1631c:	b	14dbc <ftello64@plt+0x33dc>
   16320:	movw	r1, #63999	; 0xf9ff
   16324:	mov	r0, r5
   16328:	movt	r1, #1
   1632c:	pop	{r4, r5, r6, sl, fp, lr}
   16330:	b	14c70 <ftello64@plt+0x3290>
   16334:	push	{r4, r5, r6, sl, fp, lr}
   16338:	add	fp, sp, #16
   1633c:	mov	r4, r2
   16340:	mov	r6, r0
   16344:	ldr	r2, [r0, #4]
   16348:	ldr	r0, [r0, #8]
   1634c:	mov	r5, r1
   16350:	movw	r1, #35111	; 0x8927
   16354:	bl	1836c <argp_parse@@Base+0x135c>
   16358:	cmn	r0, #1
   1635c:	bgt	16374 <ftello64@plt+0x4994>
   16360:	mov	r0, r6
   16364:	mov	r1, r5
   16368:	mov	r2, r4
   1636c:	mov	r3, #1
   16370:	bl	14ec4 <ftello64@plt+0x34e4>
   16374:	movw	r1, #5972	; 0x1754
   16378:	mov	r3, #1
   1637c:	movt	r1, #3
   16380:	ldr	r0, [r1]
   16384:	cmp	r0, #0
   16388:	beq	163c8 <ftello64@plt+0x49e8>
   1638c:	ldr	r0, [r6, #4]
   16390:	add	r1, r1, #8
   16394:	ldrh	r0, [r0, #16]
   16398:	ldr	r2, [r1]
   1639c:	cmp	r2, r0
   163a0:	beq	163bc <ftello64@plt+0x49dc>
   163a4:	add	r2, r1, #16
   163a8:	ldr	r1, [r1, #8]
   163ac:	cmp	r1, #0
   163b0:	mov	r1, r2
   163b4:	bne	16398 <ftello64@plt+0x49b8>
   163b8:	b	163c8 <ftello64@plt+0x49e8>
   163bc:	ldr	r0, [r1, #4]
   163c0:	clz	r0, r0
   163c4:	lsr	r3, r0, #5
   163c8:	mov	r0, r6
   163cc:	mov	r1, r5
   163d0:	mov	r2, r4
   163d4:	pop	{r4, r5, r6, sl, fp, lr}
   163d8:	b	14ec4 <ftello64@plt+0x34e4>
   163dc:	push	{r4, sl, fp, lr}
   163e0:	add	fp, sp, #8
   163e4:	mov	r4, r0
   163e8:	ldr	r2, [r0, #4]
   163ec:	ldr	r0, [r0, #8]
   163f0:	movw	r1, #35111	; 0x8927
   163f4:	bl	1836c <argp_parse@@Base+0x135c>
   163f8:	cmn	r0, #1
   163fc:	ble	16440 <ftello64@plt+0x4a60>
   16400:	movw	r1, #5972	; 0x1754
   16404:	movt	r1, #3
   16408:	ldr	r0, [r1]
   1640c:	cmp	r0, #0
   16410:	beq	1647c <ftello64@plt+0x4a9c>
   16414:	ldr	r0, [r4, #4]
   16418:	add	r1, r1, #8
   1641c:	ldrh	r2, [r0, #16]!
   16420:	ldr	r3, [r1]
   16424:	cmp	r3, r2
   16428:	beq	16460 <ftello64@plt+0x4a80>
   1642c:	ldr	r3, [r1, #8]
   16430:	add	r1, r1, #16
   16434:	cmp	r3, #0
   16438:	bne	16420 <ftello64@plt+0x4a40>
   1643c:	b	1647c <ftello64@plt+0x4a9c>
   16440:	bl	11848 <__errno_location@plt>
   16444:	ldr	r1, [r0]
   16448:	ldr	r3, [r4, #4]
   1644c:	movw	r2, #64026	; 0xfa1a
   16450:	mov	r0, #1
   16454:	movt	r2, #1
   16458:	pop	{r4, sl, fp, lr}
   1645c:	b	11794 <error@plt>
   16460:	ldr	r2, [r1, #4]
   16464:	cmp	r2, #0
   16468:	beq	1647c <ftello64@plt+0x4a9c>
   1646c:	add	r1, r0, #2
   16470:	mov	r0, r4
   16474:	pop	{r4, sl, fp, lr}
   16478:	bx	r2
   1647c:	movw	r1, #64066	; 0xfa42
   16480:	mov	r0, r4
   16484:	movt	r1, #1
   16488:	pop	{r4, sl, fp, lr}
   1648c:	b	14c70 <ftello64@plt+0x3290>
   16490:	push	{r4, r5, r6, sl, fp, lr}
   16494:	add	fp, sp, #16
   16498:	mov	r4, r2
   1649c:	mov	r6, r0
   164a0:	ldr	r2, [r0, #4]
   164a4:	ldr	r0, [r0, #8]
   164a8:	mov	r5, r1
   164ac:	movw	r1, #35111	; 0x8927
   164b0:	bl	1836c <argp_parse@@Base+0x135c>
   164b4:	cmp	r0, #0
   164b8:	mov	r0, r6
   164bc:	mov	r1, r5
   164c0:	mov	r2, r4
   164c4:	movlt	r3, #1
   164c8:	movge	r3, #0
   164cc:	pop	{r4, r5, r6, sl, fp, lr}
   164d0:	b	14ec4 <ftello64@plt+0x34e4>
   164d4:	push	{r4, sl, fp, lr}
   164d8:	add	fp, sp, #8
   164dc:	mov	r4, r0
   164e0:	ldr	r2, [r0, #4]
   164e4:	ldr	r0, [r0, #8]
   164e8:	movw	r1, #35111	; 0x8927
   164ec:	bl	1836c <argp_parse@@Base+0x135c>
   164f0:	cmn	r0, #1
   164f4:	ble	16540 <ftello64@plt+0x4b60>
   164f8:	movw	r0, #5972	; 0x1754
   164fc:	movt	r0, #3
   16500:	ldr	r1, [r0]
   16504:	cmp	r1, #0
   16508:	beq	16534 <ftello64@plt+0x4b54>
   1650c:	ldr	r1, [r4, #4]
   16510:	add	r0, r0, #8
   16514:	ldrh	r1, [r1, #16]
   16518:	ldr	r2, [r0]
   1651c:	cmp	r2, r1
   16520:	beq	16560 <ftello64@plt+0x4b80>
   16524:	ldr	r2, [r0, #8]
   16528:	add	r0, r0, #16
   1652c:	cmp	r2, #0
   16530:	bne	16518 <ftello64@plt+0x4b38>
   16534:	movw	r1, #64083	; 0xfa53
   16538:	movt	r1, #1
   1653c:	b	16564 <ftello64@plt+0x4b84>
   16540:	bl	11848 <__errno_location@plt>
   16544:	ldr	r1, [r0]
   16548:	ldr	r3, [r4, #4]
   1654c:	movw	r2, #64026	; 0xfa1a
   16550:	mov	r0, #1
   16554:	movt	r2, #1
   16558:	pop	{r4, sl, fp, lr}
   1655c:	b	11794 <error@plt>
   16560:	ldr	r1, [r0, #-4]
   16564:	mov	r0, r4
   16568:	pop	{r4, sl, fp, lr}
   1656c:	b	14c70 <ftello64@plt+0x3290>
   16570:	push	{r4, r5, r6, sl, fp, lr}
   16574:	add	fp, sp, #16
   16578:	mov	r4, r2
   1657c:	mov	r6, r0
   16580:	ldr	r2, [r0, #4]
   16584:	ldr	r0, [r0, #8]
   16588:	mov	r5, r1
   1658c:	movw	r1, #35101	; 0x891d
   16590:	bl	1836c <argp_parse@@Base+0x135c>
   16594:	cmp	r0, #0
   16598:	mov	r0, r6
   1659c:	mov	r1, r5
   165a0:	mov	r2, r4
   165a4:	movlt	r3, #1
   165a8:	movge	r3, #0
   165ac:	pop	{r4, r5, r6, sl, fp, lr}
   165b0:	b	14ec4 <ftello64@plt+0x34e4>
   165b4:	push	{r4, r5, r6, sl, fp, lr}
   165b8:	add	fp, sp, #16
   165bc:	mov	r5, r2
   165c0:	mov	r4, r0
   165c4:	ldr	r2, [r0, #4]
   165c8:	ldr	r0, [r0, #8]
   165cc:	mov	r6, r1
   165d0:	movw	r1, #35101	; 0x891d
   165d4:	bl	1836c <argp_parse@@Base+0x135c>
   165d8:	cmn	r0, #1
   165dc:	ble	16604 <ftello64@plt+0x4c24>
   165e0:	ldr	r0, [r4, #4]
   165e4:	mov	r1, r6
   165e8:	mov	r2, r5
   165ec:	ldr	r3, [r0, #16]
   165f0:	mov	r0, r4
   165f4:	cmp	r3, #0
   165f8:	movweq	r3, #1
   165fc:	pop	{r4, r5, r6, sl, fp, lr}
   16600:	b	14ca0 <ftello64@plt+0x32c0>
   16604:	bl	11848 <__errno_location@plt>
   16608:	ldr	r1, [r0]
   1660c:	ldr	r3, [r4, #4]
   16610:	movw	r2, #62604	; 0xf48c
   16614:	mov	r0, #1
   16618:	movt	r2, #1
   1661c:	pop	{r4, r5, r6, sl, fp, lr}
   16620:	b	11794 <error@plt>
   16624:	push	{r4, r5, r6, sl, fp, lr}
   16628:	add	fp, sp, #16
   1662c:	mov	r4, r2
   16630:	mov	r6, r0
   16634:	ldr	r2, [r0, #4]
   16638:	ldr	r0, [r0, #8]
   1663c:	mov	r5, r1
   16640:	movw	r1, #35138	; 0x8942
   16644:	bl	1836c <argp_parse@@Base+0x135c>
   16648:	cmp	r0, #0
   1664c:	blt	16670 <ftello64@plt+0x4c90>
   16650:	ldr	r0, [r6, #4]
   16654:	mov	r1, r5
   16658:	mov	r2, r4
   1665c:	ldr	r0, [r0, #16]
   16660:	lsr	r3, r0, #31
   16664:	mov	r0, r6
   16668:	pop	{r4, r5, r6, sl, fp, lr}
   1666c:	b	14ec4 <ftello64@plt+0x34e4>
   16670:	mov	r0, r6
   16674:	mov	r1, r5
   16678:	mov	r2, r4
   1667c:	mov	r3, #1
   16680:	pop	{r4, r5, r6, sl, fp, lr}
   16684:	b	14ec4 <ftello64@plt+0x34e4>
   16688:	push	{r4, r5, r6, sl, fp, lr}
   1668c:	add	fp, sp, #16
   16690:	mov	r5, r2
   16694:	mov	r4, r0
   16698:	ldr	r2, [r0, #4]
   1669c:	ldr	r0, [r0, #8]
   166a0:	mov	r6, r1
   166a4:	movw	r1, #35138	; 0x8942
   166a8:	bl	1836c <argp_parse@@Base+0x135c>
   166ac:	cmn	r0, #1
   166b0:	ble	166d0 <ftello64@plt+0x4cf0>
   166b4:	ldr	r0, [r4, #4]
   166b8:	mov	r1, r6
   166bc:	mov	r2, r5
   166c0:	ldr	r3, [r0, #16]
   166c4:	mov	r0, r4
   166c8:	pop	{r4, r5, r6, sl, fp, lr}
   166cc:	b	14ca0 <ftello64@plt+0x32c0>
   166d0:	bl	11848 <__errno_location@plt>
   166d4:	ldr	r1, [r0]
   166d8:	ldr	r3, [r4, #4]
   166dc:	movw	r2, #64100	; 0xfa64
   166e0:	mov	r0, #1
   166e4:	movt	r2, #1
   166e8:	pop	{r4, r5, r6, sl, fp, lr}
   166ec:	b	11794 <error@plt>
   166f0:	push	{r4, r5, r6, sl, fp, lr}
   166f4:	add	fp, sp, #16
   166f8:	sub	sp, sp, #8
   166fc:	mov	r5, r1
   16700:	mov	r4, r0
   16704:	cmp	r0, #0
   16708:	bne	16724 <ftello64@plt+0x4d44>
   1670c:	movw	r2, #64300	; 0xfb2c
   16710:	mov	r0, #1
   16714:	mov	r1, #0
   16718:	mov	r3, r5
   1671c:	movt	r2, #1
   16720:	bl	11794 <error@plt>
   16724:	ldrb	r0, [r4, #4]
   16728:	tst	r0, #1
   1672c:	bne	1677c <ftello64@plt+0x4d9c>
   16730:	mov	r0, #8
   16734:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   16738:	mov	r6, r4
   1673c:	cmp	r0, #0
   16740:	str	r0, [r6, #8]!
   16744:	bne	16764 <ftello64@plt+0x4d84>
   16748:	bl	11848 <__errno_location@plt>
   1674c:	ldr	r1, [r0]
   16750:	movw	r2, #64339	; 0xfb53
   16754:	mov	r0, #1
   16758:	movt	r2, #1
   1675c:	bl	11794 <error@plt>
   16760:	ldr	r0, [r6]
   16764:	mov	r1, #0
   16768:	str	r1, [r0]
   1676c:	ldr	r1, [r4, #4]
   16770:	orr	r1, r1, #1
   16774:	str	r1, [r4, #4]
   16778:	b	16784 <ftello64@plt+0x4da4>
   1677c:	mov	r6, r4
   16780:	ldr	r0, [r6, #8]!
   16784:	ldrb	r0, [r0]
   16788:	tst	r0, #1
   1678c:	beq	167a8 <ftello64@plt+0x4dc8>
   16790:	ldr	r3, [r4]
   16794:	movw	r2, #64391	; 0xfb87
   16798:	mov	r0, #1
   1679c:	mov	r1, #0
   167a0:	movt	r2, #1
   167a4:	bl	11794 <error@plt>
   167a8:	add	r1, sp, #4
   167ac:	mov	r0, r5
   167b0:	mov	r2, #0
   167b4:	bl	116a4 <strtol@plt>
   167b8:	ldr	r1, [r6]
   167bc:	str	r0, [r1, #4]
   167c0:	ldrb	r0, [r5]
   167c4:	cmp	r0, #0
   167c8:	beq	167dc <ftello64@plt+0x4dfc>
   167cc:	ldr	r0, [sp, #4]
   167d0:	ldrb	r0, [r0]
   167d4:	cmp	r0, #0
   167d8:	beq	16800 <ftello64@plt+0x4e20>
   167dc:	ldr	r0, [r4]
   167e0:	movw	r2, #64434	; 0xfbb2
   167e4:	mov	r1, #0
   167e8:	mov	r3, r5
   167ec:	movt	r2, #1
   167f0:	str	r0, [sp]
   167f4:	mov	r0, #1
   167f8:	bl	11794 <error@plt>
   167fc:	ldr	r1, [r4, #8]
   16800:	ldr	r0, [r1]
   16804:	orr	r0, r0, #1
   16808:	str	r0, [r1]
   1680c:	sub	sp, fp, #16
   16810:	pop	{r4, r5, r6, sl, fp, pc}
   16814:	mov	r3, r0
   16818:	mov	r0, #0
   1681c:	cmp	r1, #84	; 0x54
   16820:	bxne	lr
   16824:	push	{fp, lr}
   16828:	mov	fp, sp
   1682c:	ldr	r0, [r3]
   16830:	mov	r1, r2
   16834:	bl	166f0 <ftello64@plt+0x4d10>
   16838:	mov	r0, #1
   1683c:	pop	{fp, lr}
   16840:	bx	lr
   16844:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16848:	add	fp, sp, #28
   1684c:	sub	sp, sp, #12
   16850:	mov	r6, r0
   16854:	ldr	r0, [r2]
   16858:	mov	r4, r2
   1685c:	mov	r5, r1
   16860:	bl	12b6c <ftello64@plt+0x118c>
   16864:	mov	r7, #1
   16868:	cmp	r5, #2
   1686c:	str	r0, [r6]
   16870:	blt	16bd8 <ftello64@plt+0x51f8>
   16874:	str	r4, [sp, #4]
   16878:	add	r9, r4, #4
   1687c:	mov	r4, #0
   16880:	mov	sl, #1
   16884:	b	168e8 <ftello64@plt+0x4f08>
   16888:	mov	r4, #2
   1688c:	b	16b30 <ftello64@plt+0x5150>
   16890:	mov	r4, #4
   16894:	b	16b30 <ftello64@plt+0x5150>
   16898:	mov	r4, #7
   1689c:	b	16b30 <ftello64@plt+0x5150>
   168a0:	mov	r4, #6
   168a4:	b	16b30 <ftello64@plt+0x5150>
   168a8:	mov	r4, #8
   168ac:	b	16b30 <ftello64@plt+0x5150>
   168b0:	ldr	r0, [r6]
   168b4:	mov	r1, #65	; 0x41
   168b8:	mov	r2, #0
   168bc:	bl	130d4 <ftello64@plt+0x16f4>
   168c0:	b	16b2c <ftello64@plt+0x514c>
   168c4:	ldr	r0, [r6]
   168c8:	mov	r1, #1
   168cc:	mov	r2, #1
   168d0:	mov	r4, #1
   168d4:	bl	130d4 <ftello64@plt+0x16f4>
   168d8:	b	16b30 <ftello64@plt+0x5150>
   168dc:	ldr	r1, [r7]
   168e0:	bl	12c14 <ftello64@plt+0x1234>
   168e4:	b	16b2c <ftello64@plt+0x514c>
   168e8:	mov	r0, r4
   168ec:	cmp	r4, #8
   168f0:	mov	r4, #1
   168f4:	bhi	16b30 <ftello64@plt+0x5150>
   168f8:	add	r1, pc, #0
   168fc:	ldr	pc, [r1, r0, lsl #2]
   16900:	andeq	r6, r1, r4, lsr #18
   16904:	andeq	r6, r1, r8, ror #18
   16908:	andeq	r6, r1, r0, asr #21
   1690c:	ldrdeq	r6, [r1], -r0
   16910:	andeq	r6, r1, r0, ror #21
   16914:	strdeq	r6, [r1], -r0
   16918:	andeq	r6, r1, r0, lsl #22
   1691c:	andeq	r6, r1, r0, lsl fp
   16920:	andeq	r6, r1, r0, lsr #22
   16924:	ldr	r8, [r9]
   16928:	movw	r1, #60921	; 0xedf9
   1692c:	movt	r1, #1
   16930:	mov	r0, r8
   16934:	bl	11698 <strcmp@plt>
   16938:	cmp	r0, #0
   1693c:	mov	r4, #1
   16940:	beq	16b30 <ftello64@plt+0x5150>
   16944:	movw	r1, #64510	; 0xfbfe
   16948:	mov	r0, r8
   1694c:	movt	r1, #1
   16950:	bl	11698 <strcmp@plt>
   16954:	cmp	r0, #0
   16958:	beq	16be4 <ftello64@plt+0x5204>
   1695c:	ldr	r0, [sp, #4]
   16960:	add	r7, r0, sl, lsl #2
   16964:	b	16970 <ftello64@plt+0x4f90>
   16968:	ldr	r8, [r9]
   1696c:	mov	r7, r9
   16970:	movw	r1, #61434	; 0xeffa
   16974:	mov	r0, r8
   16978:	movt	r1, #1
   1697c:	bl	11698 <strcmp@plt>
   16980:	cmp	r0, #0
   16984:	beq	16888 <ftello64@plt+0x4ea8>
   16988:	movw	r1, #61376	; 0xefc0
   1698c:	mov	r0, r8
   16990:	movt	r1, #1
   16994:	bl	11698 <strcmp@plt>
   16998:	mov	r4, #3
   1699c:	cmp	r0, #0
   169a0:	beq	16b30 <ftello64@plt+0x5150>
   169a4:	movw	r1, #64553	; 0xfc29
   169a8:	mov	r0, r8
   169ac:	movt	r1, #1
   169b0:	bl	11698 <strcmp@plt>
   169b4:	cmp	r0, #0
   169b8:	beq	16b30 <ftello64@plt+0x5150>
   169bc:	movw	r1, #60712	; 0xed28
   169c0:	mov	r0, r8
   169c4:	movt	r1, #1
   169c8:	bl	11698 <strcmp@plt>
   169cc:	cmp	r0, #0
   169d0:	beq	16890 <ftello64@plt+0x4eb0>
   169d4:	movw	r1, #64565	; 0xfc35
   169d8:	mov	r0, r8
   169dc:	movt	r1, #1
   169e0:	bl	11698 <strcmp@plt>
   169e4:	mov	r4, #5
   169e8:	cmp	r0, #0
   169ec:	beq	16b30 <ftello64@plt+0x5150>
   169f0:	movw	r1, #61773	; 0xf14d
   169f4:	mov	r0, r8
   169f8:	movt	r1, #1
   169fc:	bl	11698 <strcmp@plt>
   16a00:	cmp	r0, #0
   16a04:	beq	16b30 <ftello64@plt+0x5150>
   16a08:	movw	r1, #64571	; 0xfc3b
   16a0c:	mov	r0, r8
   16a10:	movt	r1, #1
   16a14:	bl	11698 <strcmp@plt>
   16a18:	cmp	r0, #0
   16a1c:	beq	16b30 <ftello64@plt+0x5150>
   16a20:	movw	r1, #61474	; 0xf022
   16a24:	mov	r0, r8
   16a28:	movt	r1, #1
   16a2c:	bl	11698 <strcmp@plt>
   16a30:	cmp	r0, #0
   16a34:	beq	16898 <ftello64@plt+0x4eb8>
   16a38:	movw	r1, #61444	; 0xf004
   16a3c:	mov	r0, r8
   16a40:	movt	r1, #1
   16a44:	bl	11698 <strcmp@plt>
   16a48:	cmp	r0, #0
   16a4c:	beq	168a0 <ftello64@plt+0x4ec0>
   16a50:	movw	r1, #64578	; 0xfc42
   16a54:	mov	r0, r8
   16a58:	movt	r1, #1
   16a5c:	bl	11698 <strcmp@plt>
   16a60:	cmp	r0, #0
   16a64:	beq	168a8 <ftello64@plt+0x4ec8>
   16a68:	movw	r1, #61562	; 0xf07a
   16a6c:	mov	r0, r8
   16a70:	movt	r1, #1
   16a74:	bl	11698 <strcmp@plt>
   16a78:	cmp	r0, #0
   16a7c:	beq	168b0 <ftello64@plt+0x4ed0>
   16a80:	movw	r1, #61607	; 0xf0a7
   16a84:	mov	r0, r8
   16a88:	movt	r1, #1
   16a8c:	bl	11698 <strcmp@plt>
   16a90:	cmp	r0, #0
   16a94:	beq	168c4 <ftello64@plt+0x4ee4>
   16a98:	mov	r0, r8
   16a9c:	add	r1, sp, #8
   16aa0:	bl	11fd8 <ftello64@plt+0x5f8>
   16aa4:	mov	r1, r0
   16aa8:	ldr	r0, [r6]
   16aac:	mvn	r2, #72	; 0x48
   16ab0:	tst	r1, r2
   16ab4:	beq	168dc <ftello64@plt+0x4efc>
   16ab8:	ldr	r2, [sp, #8]
   16abc:	b	168bc <ftello64@plt+0x4edc>
   16ac0:	ldr	r1, [r9]
   16ac4:	ldr	r0, [r6]
   16ac8:	bl	12da0 <ftello64@plt+0x13c0>
   16acc:	b	16b2c <ftello64@plt+0x514c>
   16ad0:	ldr	r1, [r9]
   16ad4:	ldr	r0, [r6]
   16ad8:	bl	131ec <ftello64@plt+0x180c>
   16adc:	b	16b2c <ftello64@plt+0x514c>
   16ae0:	ldr	r1, [r9]
   16ae4:	ldr	r0, [r6]
   16ae8:	bl	12c98 <ftello64@plt+0x12b8>
   16aec:	b	16b2c <ftello64@plt+0x514c>
   16af0:	ldr	r1, [r9]
   16af4:	ldr	r0, [r6]
   16af8:	bl	12e24 <ftello64@plt+0x1444>
   16afc:	b	16b2c <ftello64@plt+0x514c>
   16b00:	ldr	r1, [r9]
   16b04:	ldr	r0, [r6]
   16b08:	bl	12ea8 <ftello64@plt+0x14c8>
   16b0c:	b	16b2c <ftello64@plt+0x514c>
   16b10:	ldr	r1, [r9]
   16b14:	ldr	r0, [r6]
   16b18:	bl	12f78 <ftello64@plt+0x1598>
   16b1c:	b	16b2c <ftello64@plt+0x514c>
   16b20:	ldr	r1, [r9]
   16b24:	ldr	r0, [r6]
   16b28:	bl	166f0 <ftello64@plt+0x4d10>
   16b2c:	mov	r4, #1
   16b30:	add	sl, sl, #1
   16b34:	add	r9, r9, #4
   16b38:	cmp	sl, r5
   16b3c:	blt	168e8 <ftello64@plt+0x4f08>
   16b40:	sub	r0, r4, #1
   16b44:	cmp	r0, #7
   16b48:	bhi	16bd4 <ftello64@plt+0x51f4>
   16b4c:	add	r1, pc, #4
   16b50:	mov	r7, #1
   16b54:	ldr	pc, [r1, r0, lsl #2]
   16b58:	ldrdeq	r6, [r1], -r8
   16b5c:	andeq	r6, r1, r8, ror fp
   16b60:	andeq	r6, r1, r4, lsl #23
   16b64:	muleq	r1, r0, fp
   16b68:	muleq	r1, ip, fp
   16b6c:	andeq	r6, r1, r8, lsr #23
   16b70:			; <UNDEFINED> instruction: 0x00016bb4
   16b74:	andeq	r6, r1, r0, asr #23
   16b78:	movw	r2, #64589	; 0xfc4d
   16b7c:	movt	r2, #1
   16b80:	b	16bc8 <ftello64@plt+0x51e8>
   16b84:	movw	r2, #64629	; 0xfc75
   16b88:	movt	r2, #1
   16b8c:	b	16bc8 <ftello64@plt+0x51e8>
   16b90:	movw	r2, #64683	; 0xfcab
   16b94:	movt	r2, #1
   16b98:	b	16bc8 <ftello64@plt+0x51e8>
   16b9c:	movw	r2, #64721	; 0xfcd1
   16ba0:	movt	r2, #1
   16ba4:	b	16bc8 <ftello64@plt+0x51e8>
   16ba8:	movw	r2, #64795	; 0xfd1b
   16bac:	movt	r2, #1
   16bb0:	b	16bc8 <ftello64@plt+0x51e8>
   16bb4:	movw	r2, #64758	; 0xfcf6
   16bb8:	movt	r2, #1
   16bbc:	b	16bc8 <ftello64@plt+0x51e8>
   16bc0:	movw	r2, #64829	; 0xfd3d
   16bc4:	movt	r2, #1
   16bc8:	mov	r0, #0
   16bcc:	mov	r1, #0
   16bd0:	bl	11794 <error@plt>
   16bd4:	mov	r7, #0
   16bd8:	mov	r0, r7
   16bdc:	sub	sp, fp, #28
   16be0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16be4:	movw	r2, #64516	; 0xfc04
   16be8:	mov	r0, #0
   16bec:	mov	r1, #0
   16bf0:	mov	r3, r8
   16bf4:	mov	r7, #0
   16bf8:	movt	r2, #1
   16bfc:	bl	11794 <error@plt>
   16c00:	b	16bd8 <ftello64@plt+0x51f8>
   16c04:	push	{r4, sl, fp, lr}
   16c08:	add	fp, sp, #8
   16c0c:	mov	r4, r1
   16c10:	ldrb	r1, [r2]
   16c14:	tst	r1, #1
   16c18:	beq	16c78 <ftello64@plt+0x5298>
   16c1c:	ldr	r1, [r2, #4]
   16c20:	mov	r2, r4
   16c24:	str	r1, [r4, #16]
   16c28:	movw	r1, #35139	; 0x8943
   16c2c:	bl	1836c <argp_parse@@Base+0x135c>
   16c30:	cmn	r0, #1
   16c34:	bgt	16c50 <ftello64@plt+0x5270>
   16c38:	bl	11848 <__errno_location@plt>
   16c3c:	ldr	r1, [r0]
   16c40:	movw	r2, #64870	; 0xfd66
   16c44:	mov	r0, #0
   16c48:	movt	r2, #1
   16c4c:	bl	11794 <error@plt>
   16c50:	movw	r0, #7060	; 0x1b94
   16c54:	movt	r0, #3
   16c58:	ldr	r0, [r0]
   16c5c:	cmp	r0, #0
   16c60:	beq	16c78 <ftello64@plt+0x5298>
   16c64:	ldr	r2, [r4, #16]
   16c68:	movw	r0, #64891	; 0xfd7b
   16c6c:	mov	r1, r4
   16c70:	movt	r0, #1
   16c74:	bl	116b0 <printf@plt>
   16c78:	mov	r0, #0
   16c7c:	pop	{r4, sl, fp, pc}
   16c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c84:	add	fp, sp, #28
   16c88:	sub	sp, sp, #44	; 0x2c
   16c8c:	mov	r0, #2
   16c90:	mov	r1, #2
   16c94:	mov	r2, #0
   16c98:	mov	r6, #0
   16c9c:	bl	11974 <socket@plt>
   16ca0:	cmp	r0, #0
   16ca4:	str	r0, [sp, #4]
   16ca8:	blt	16e14 <ftello64@plt+0x5434>
   16cac:	movw	r0, #64981	; 0xfdd5
   16cb0:	sub	r2, fp, #32
   16cb4:	mov	r1, #0
   16cb8:	mov	r6, #0
   16cbc:	movt	r0, #1
   16cc0:	bl	18a90 <_obstack_memory_used@@Base+0x3b8>
   16cc4:	cmp	r0, #0
   16cc8:	beq	16e14 <ftello64@plt+0x5434>
   16ccc:	ldr	r6, [fp, #-32]	; 0xffffffe0
   16cd0:	mov	r5, r0
   16cd4:	mov	r4, #0
   16cd8:	sub	r1, r5, r0
   16cdc:	add	r0, r0, #1
   16ce0:	add	r2, r1, r6
   16ce4:	mov	r1, #58	; 0x3a
   16ce8:	bl	118a8 <memchr@plt>
   16cec:	add	r4, r4, #8
   16cf0:	cmp	r0, #0
   16cf4:	bne	16cd8 <ftello64@plt+0x52f8>
   16cf8:	mov	r0, r4
   16cfc:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   16d00:	cmp	r0, #0
   16d04:	beq	16df0 <ftello64@plt+0x5410>
   16d08:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16d0c:	mov	r6, r0
   16d10:	mov	r0, r5
   16d14:	mov	r1, #58	; 0x3a
   16d18:	bl	118a8 <memchr@plt>
   16d1c:	cmp	r0, #0
   16d20:	mov	r8, #0
   16d24:	beq	16dd4 <ftello64@plt+0x53f4>
   16d28:	mov	r7, r0
   16d2c:	add	r9, sp, #8
   16d30:	mov	sl, #0
   16d34:	mov	r1, r7
   16d38:	mov	r0, #0
   16d3c:	strb	r0, [r1], #1
   16d40:	sub	r0, r1, #1
   16d44:	ldrb	r1, [r1, #-2]
   16d48:	cmp	r1, #32
   16d4c:	beq	16d5c <ftello64@plt+0x537c>
   16d50:	cmp	r1, #10
   16d54:	mov	r1, r0
   16d58:	bne	16d40 <ftello64@plt+0x5360>
   16d5c:	bl	11734 <strdup@plt>
   16d60:	mov	r4, r0
   16d64:	add	r8, sl, #1
   16d68:	mov	r0, r6
   16d6c:	str	r8, [r0, sl, lsl #3]!
   16d70:	mov	r1, r4
   16d74:	str	r4, [r0, #4]
   16d78:	mov	r0, r9
   16d7c:	bl	1177c <strcpy@plt>
   16d80:	mvn	r0, #0
   16d84:	movw	r1, #35123	; 0x8933
   16d88:	mov	r2, r9
   16d8c:	str	r0, [sp, #24]
   16d90:	ldr	r0, [sp, #4]
   16d94:	bl	1836c <argp_parse@@Base+0x135c>
   16d98:	cmp	r0, #0
   16d9c:	ldrge	r0, [sp, #24]
   16da0:	strge	r0, [r6, sl, lsl #3]
   16da4:	cmp	r4, #0
   16da8:	beq	16df0 <ftello64@plt+0x5410>
   16dac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16db0:	sub	r0, r5, r7
   16db4:	add	r2, r0, r1
   16db8:	mov	r0, r7
   16dbc:	mov	r1, #58	; 0x3a
   16dc0:	bl	118a8 <memchr@plt>
   16dc4:	mov	r7, r0
   16dc8:	cmp	r0, #0
   16dcc:	mov	sl, r8
   16dd0:	bne	16d34 <ftello64@plt+0x5354>
   16dd4:	mov	r0, r6
   16dd8:	mov	r1, #0
   16ddc:	str	r1, [r0, r8, lsl #3]!
   16de0:	str	r1, [r0, #4]
   16de4:	mov	r0, r5
   16de8:	bl	1827c <argp_parse@@Base+0x126c>
   16dec:	b	16e14 <ftello64@plt+0x5434>
   16df0:	bl	11848 <__errno_location@plt>
   16df4:	mov	r4, r0
   16df8:	ldr	r6, [r0]
   16dfc:	ldr	r0, [sp, #4]
   16e00:	bl	119bc <close@plt>
   16e04:	mov	r0, r5
   16e08:	bl	1827c <argp_parse@@Base+0x126c>
   16e0c:	str	r6, [r4]
   16e10:	mov	r6, #0
   16e14:	mov	r0, r6
   16e18:	sub	sp, fp, #28
   16e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16e20:	push	{r4, r5, r6, r7, fp, lr}
   16e24:	add	fp, sp, #16
   16e28:	sub	sp, sp, #40	; 0x28
   16e2c:	mov	r4, r1
   16e30:	add	r1, r1, #100	; 0x64
   16e34:	add	r2, r4, #16
   16e38:	str	r1, [sp, #32]
   16e3c:	add	r5, r4, #84	; 0x54
   16e40:	add	r6, r4, #88	; 0x58
   16e44:	add	r7, r4, #48	; 0x30
   16e48:	add	lr, r4, #104	; 0x68
   16e4c:	add	r3, r4, #52	; 0x34
   16e50:	add	r1, r4, #44	; 0x2c
   16e54:	add	ip, r4, #68	; 0x44
   16e58:	str	r2, [sp, #12]
   16e5c:	add	r2, sp, #16
   16e60:	str	r7, [sp]
   16e64:	str	r6, [sp, #4]
   16e68:	str	r5, [sp, #8]
   16e6c:	stm	r2, {r1, r3, lr}
   16e70:	movw	r1, #65023	; 0xfdff
   16e74:	add	r2, r4, #8
   16e78:	add	r3, r4, #40	; 0x28
   16e7c:	str	ip, [sp, #28]
   16e80:	movt	r1, #1
   16e84:	bl	118fc <sscanf@plt>
   16e88:	sub	r0, r0, #11
   16e8c:	mov	r1, #0
   16e90:	vmov.i32	q8, #0	; 0x00000000
   16e94:	clz	r0, r0
   16e98:	str	r1, [r4, #56]	; 0x38
   16e9c:	add	r1, r4, #24
   16ea0:	vst1.64	{d16-d17}, [r1]
   16ea4:	lsr	r0, r0, #5
   16ea8:	sub	sp, fp, #16
   16eac:	pop	{r4, r5, r6, r7, fp, pc}
   16eb0:	push	{r4, r5, r6, r7, fp, lr}
   16eb4:	add	fp, sp, #16
   16eb8:	sub	sp, sp, #48	; 0x30
   16ebc:	mov	r4, r1
   16ec0:	add	r1, r1, #100	; 0x64
   16ec4:	add	r2, r4, #68	; 0x44
   16ec8:	add	r3, r4, #104	; 0x68
   16ecc:	str	r1, [sp, #40]	; 0x28
   16ed0:	add	r5, r4, #88	; 0x58
   16ed4:	add	r6, r4, #48	; 0x30
   16ed8:	add	r7, r4, #40	; 0x28
   16edc:	add	lr, r4, #44	; 0x2c
   16ee0:	add	r1, r4, #32
   16ee4:	add	ip, r4, #52	; 0x34
   16ee8:	str	r2, [sp, #36]	; 0x24
   16eec:	add	r2, r4, #84	; 0x54
   16ef0:	str	r3, [sp, #32]
   16ef4:	add	r3, r4, #16
   16ef8:	str	r7, [sp]
   16efc:	str	r6, [sp, #4]
   16f00:	str	r5, [sp, #8]
   16f04:	str	r2, [sp, #12]
   16f08:	add	r2, sp, #16
   16f0c:	stm	r2, {r1, r3, lr}
   16f10:	movw	r1, #65069	; 0xfe2d
   16f14:	add	r2, r4, #24
   16f18:	add	r3, r4, #8
   16f1c:	str	ip, [sp, #28]
   16f20:	movt	r1, #1
   16f24:	bl	118fc <sscanf@plt>
   16f28:	sub	r0, r0, #13
   16f2c:	mov	r1, #0
   16f30:	clz	r0, r0
   16f34:	str	r1, [r4, #56]	; 0x38
   16f38:	lsr	r0, r0, #5
   16f3c:	sub	sp, fp, #16
   16f40:	pop	{r4, r5, r6, r7, fp, pc}
   16f44:	push	{r4, r5, r6, r7, fp, lr}
   16f48:	add	fp, sp, #16
   16f4c:	sub	sp, sp, #56	; 0x38
   16f50:	add	r3, r1, #104	; 0x68
   16f54:	add	lr, r1, #100	; 0x64
   16f58:	add	r2, r1, #68	; 0x44
   16f5c:	add	r4, r1, #52	; 0x34
   16f60:	add	r5, r1, #44	; 0x2c
   16f64:	add	ip, r1, #64	; 0x40
   16f68:	add	r6, r1, #48	; 0x30
   16f6c:	add	r7, r1, #40	; 0x28
   16f70:	str	r3, [sp, #40]	; 0x28
   16f74:	add	r3, r1, #88	; 0x58
   16f78:	str	r5, [sp, #32]
   16f7c:	str	r4, [sp, #36]	; 0x24
   16f80:	str	r2, [sp, #44]	; 0x2c
   16f84:	str	lr, [sp, #48]	; 0x30
   16f88:	add	lr, r1, #32
   16f8c:	add	r5, r1, #56	; 0x38
   16f90:	add	r4, r1, #60	; 0x3c
   16f94:	add	r2, r1, #84	; 0x54
   16f98:	str	ip, [sp, #52]	; 0x34
   16f9c:	add	ip, r1, #16
   16fa0:	str	r7, [sp]
   16fa4:	str	r6, [sp, #4]
   16fa8:	str	r3, [sp, #8]
   16fac:	add	r3, sp, #12
   16fb0:	stm	r3, {r2, r4, r5, lr}
   16fb4:	add	r2, r1, #24
   16fb8:	add	r3, r1, #8
   16fbc:	movw	r1, #65125	; 0xfe65
   16fc0:	str	ip, [sp, #28]
   16fc4:	movt	r1, #1
   16fc8:	bl	118fc <sscanf@plt>
   16fcc:	sub	r0, r0, #16
   16fd0:	clz	r0, r0
   16fd4:	lsr	r0, r0, #5
   16fd8:	sub	sp, fp, #16
   16fdc:	pop	{r4, r5, r6, r7, fp, pc}
   16fe0:	mov	r3, r0
   16fe4:	mov	r0, #7
   16fe8:	cmp	r3, #84	; 0x54
   16fec:	bxne	lr
   16ff0:	push	{fp, lr}
   16ff4:	mov	fp, sp
   16ff8:	ldr	r0, [r2, #28]
   16ffc:	ldr	r0, [r0]
   17000:	bl	166f0 <ftello64@plt+0x4d10>
   17004:	mov	r0, #0
   17008:	pop	{fp, lr}
   1700c:	bx	lr

00017010 <argp_parse@@Base>:
   17010:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17014:	add	fp, sp, #28
   17018:	sub	sp, sp, #212	; 0xd4
   1701c:	mov	r5, r3
   17020:	mov	r6, r2
   17024:	mov	r7, r1
   17028:	mov	r4, r0
   1702c:	tst	r3, #1
   17030:	bne	1706c <argp_parse@@Base+0x5c>
   17034:	movw	r0, #6868	; 0x1ad4
   17038:	movw	r8, #6864	; 0x1ad0
   1703c:	movt	r0, #3
   17040:	movt	r8, #3
   17044:	ldr	r1, [r0]
   17048:	cmp	r1, #0
   1704c:	ldreq	r1, [r6]
   17050:	streq	r1, [r0]
   17054:	ldr	r0, [r8]
   17058:	cmp	r0, #0
   1705c:	bne	1706c <argp_parse@@Base+0x5c>
   17060:	ldr	r0, [r6]
   17064:	bl	181fc <argp_parse@@Base+0x11ec>
   17068:	str	r0, [r8]
   1706c:	tst	r5, #16
   17070:	str	r6, [fp, #-228]	; 0xffffff1c
   17074:	bne	17120 <argp_parse@@Base+0x110>
   17078:	mov	r1, sp
   1707c:	sub	r3, r1, #64	; 0x40
   17080:	mov	sp, r3
   17084:	mov	r2, sp
   17088:	sub	r0, r2, #32
   1708c:	mov	sp, r0
   17090:	vmov.i32	q8, #0	; 0x00000000
   17094:	sub	r2, r2, #20
   17098:	cmp	r4, #0
   1709c:	vst1.32	{d16-d17}, [r2]
   170a0:	mov	r2, r0
   170a4:	vst1.64	{d16-d17}, [r2]!
   170a8:	str	r3, [r2]
   170ac:	sub	r2, r1, #32
   170b0:	sub	r1, r1, #48	; 0x30
   170b4:	vst1.64	{d16-d17}, [r2]
   170b8:	vst1.64	{d16-d17}, [r1]
   170bc:	mov	r1, #48	; 0x30
   170c0:	mov	r2, r3
   170c4:	vst1.64	{d16-d17}, [r2], r1
   170c8:	vst1.64	{d16-d17}, [r2]
   170cc:	movw	r2, #65236	; 0xfed4
   170d0:	strne	r4, [r3], #16
   170d4:	movt	r2, #1
   170d8:	mov	r1, r3
   170dc:	str	r2, [r1], #16
   170e0:	movw	r2, #7096	; 0x1bb8
   170e4:	movt	r2, #3
   170e8:	ldr	r2, [r2]
   170ec:	cmp	r2, #0
   170f0:	movweq	r2, #6988	; 0x1b4c
   170f4:	movteq	r2, #3
   170f8:	ldreq	r2, [r2]
   170fc:	cmpeq	r2, #0
   17100:	beq	17114 <argp_parse@@Base+0x104>
   17104:	movw	r2, #65264	; 0xfef0
   17108:	mov	r3, r1
   1710c:	movt	r2, #1
   17110:	str	r2, [r1]
   17114:	mov	r1, #0
   17118:	str	r1, [r3, #16]
   1711c:	b	17124 <argp_parse@@Base+0x114>
   17120:	mov	r0, r4
   17124:	sub	r9, fp, #96	; 0x60
   17128:	str	r7, [fp, #-232]	; 0xffffff18
   1712c:	vmov.i32	q8, #0	; 0x00000000
   17130:	mov	r7, #12
   17134:	mov	r4, #0
   17138:	cmp	r0, #0
   1713c:	str	r5, [fp, #-224]	; 0xffffff20
   17140:	str	r0, [fp, #-236]	; 0xffffff14
   17144:	mov	r1, r9
   17148:	vst1.64	{d16-d17}, [r1], r7
   1714c:	vst1.32	{d16-d17}, [r1]
   17150:	mov	r1, #1
   17154:	bic	r3, r1, r5, lsr #2
   17158:	str	r3, [fp, #-64]	; 0xffffffc0
   1715c:	str	r4, [fp, #-60]	; 0xffffffc4
   17160:	str	r4, [fp, #-56]	; 0xffffffc8
   17164:	str	r4, [fp, #-52]	; 0xffffffcc
   17168:	beq	171a0 <argp_parse@@Base+0x190>
   1716c:	sub	r1, fp, #64	; 0x40
   17170:	bl	17de0 <argp_parse@@Base+0xdd0>
   17174:	ldr	r2, [fp, #-56]	; 0xffffffc8
   17178:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1717c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   17180:	ldr	r3, [fp, #-64]	; 0xffffffc0
   17184:	mov	r6, #16
   17188:	add	r1, r6, r1, lsl #4
   1718c:	add	r2, r2, r2, lsl #3
   17190:	mov	r6, #36	; 0x24
   17194:	lsl	r4, r0, #2
   17198:	add	r8, r6, r2, lsl #2
   1719c:	b	171a8 <argp_parse@@Base+0x198>
   171a0:	mov	r8, #36	; 0x24
   171a4:	mov	r1, #16
   171a8:	add	r5, r8, r4
   171ac:	add	sl, r5, r1
   171b0:	add	r0, r3, sl
   171b4:	add	r0, r0, #1
   171b8:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   171bc:	cmp	r0, #0
   171c0:	str	r0, [fp, #-100]	; 0xffffff9c
   171c4:	beq	17b90 <argp_parse@@Base+0xb80>
   171c8:	mov	r6, r0
   171cc:	mov	r0, #12
   171d0:	sub	r1, fp, #220	; 0xdc
   171d4:	mov	r2, r4
   171d8:	vld1.64	{d16-d17}, [r9], r0
   171dc:	add	r0, r1, #20
   171e0:	add	r7, r6, r8
   171e4:	add	r8, r6, r5
   171e8:	add	r5, r6, sl
   171ec:	vld1.32	{d18-d19}, [r9]
   171f0:	vst1.32	{d16-d17}, [r0]
   171f4:	add	r0, r1, #32
   171f8:	mov	r9, r1
   171fc:	mov	r1, #0
   17200:	vst1.32	{d18-d19}, [r0]
   17204:	mov	r0, #1
   17208:	str	r6, [fp, #-172]	; 0xffffff54
   1720c:	str	r0, [fp, #-208]	; 0xffffff30
   17210:	str	r0, [fp, #-204]	; 0xffffff34
   17214:	mov	r0, r7
   17218:	str	r7, [fp, #-164]	; 0xffffff5c
   1721c:	str	r8, [fp, #-212]	; 0xffffff2c
   17220:	str	r5, [fp, #-216]	; 0xffffff28
   17224:	bl	11878 <memset@plt>
   17228:	str	r5, [fp, #-44]	; 0xffffffd4
   1722c:	str	r9, [fp, #-48]	; 0xffffffd0
   17230:	ldr	r9, [fp, #-224]	; 0xffffff20
   17234:	mov	r0, #45	; 0x2d
   17238:	str	r8, [fp, #-40]	; 0xffffffd8
   1723c:	str	r7, [fp, #-36]	; 0xffffffdc
   17240:	tst	r9, #8
   17244:	moveq	r0, #43	; 0x2b
   17248:	tsteq	r9, #4
   1724c:	beq	17260 <argp_parse@@Base+0x250>
   17250:	add	r1, r5, #1
   17254:	strb	r0, [r5]
   17258:	str	r1, [fp, #-44]	; 0xffffffd4
   1725c:	b	17264 <argp_parse@@Base+0x254>
   17260:	mov	r1, r5
   17264:	ldr	r0, [fp, #-236]	; 0xffffff14
   17268:	ldr	sl, [fp, #-228]	; 0xffffff1c
   1726c:	mov	r5, #0
   17270:	strb	r5, [r1]
   17274:	str	r5, [r8]
   17278:	cmp	r0, #0
   1727c:	str	r0, [fp, #-220]	; 0xffffff24
   17280:	beq	172b8 <argp_parse@@Base+0x2a8>
   17284:	sub	sp, sp, #8
   17288:	sub	r1, fp, #48	; 0x30
   1728c:	mov	r2, #0
   17290:	mov	r3, r6
   17294:	str	r1, [sp]
   17298:	mov	r1, #0
   1729c:	bl	17ebc <argp_parse@@Base+0xeac>
   172a0:	add	sp, sp, #8
   172a4:	str	r0, [fp, #-168]	; 0xffffff58
   172a8:	mov	r6, r0
   172ac:	ldr	r5, [fp, #-220]	; 0xffffff24
   172b0:	ldr	r4, [fp, #-172]	; 0xffffff54
   172b4:	b	172c0 <argp_parse@@Base+0x2b0>
   172b8:	mov	r4, r6
   172bc:	str	r6, [fp, #-168]	; 0xffffff58
   172c0:	ldr	r3, [fp, #-232]	; 0xffffff18
   172c4:	sub	r1, fp, #220	; 0xdc
   172c8:	mov	r7, #0
   172cc:	vmov.i32	q8, #0	; 0x00000000
   172d0:	mov	r0, #1
   172d4:	mov	r8, sl
   172d8:	cmp	r4, r6
   172dc:	mov	r2, r1
   172e0:	add	r1, r1, #84	; 0x54
   172e4:	str	r7, [fp, #-116]	; 0xffffff8c
   172e8:	str	r7, [fp, #-120]	; 0xffffff88
   172ec:	vst1.32	{d16-d17}, [r1]
   172f0:	str	r5, [fp, #-156]	; 0xffffff64
   172f4:	movw	r5, #1
   172f8:	movt	r5, #256	; 0x100
   172fc:	str	r3, [fp, #-152]	; 0xffffff68
   17300:	str	sl, [fp, #-148]	; 0xffffff6c
   17304:	str	r9, [fp, #-140]	; 0xffffff74
   17308:	str	r7, [fp, #-144]	; 0xffffff70
   1730c:	str	r2, [fp, #-104]	; 0xffffff98
   17310:	str	r0, [fp, #-160]	; 0xffffff60
   17314:	movw	r0, #6872	; 0x1ad8
   17318:	add	sl, r2, #64	; 0x40
   1731c:	movt	r0, #3
   17320:	ldr	r0, [r0]
   17324:	str	r0, [fp, #-112]	; 0xffffff90
   17328:	movw	r0, #6876	; 0x1adc
   1732c:	movt	r0, #3
   17330:	ldr	r0, [r0]
   17334:	str	r0, [fp, #-108]	; 0xffffff94
   17338:	bcs	17414 <argp_parse@@Base+0x404>
   1733c:	ldr	r0, [fp, #12]
   17340:	str	r0, [r4, #24]
   17344:	cmp	r7, #7
   17348:	cmpne	r7, #0
   1734c:	bne	17b90 <argp_parse@@Base+0xb80>
   17350:	ldr	r0, [r4, #16]
   17354:	cmp	r0, #0
   17358:	ldrne	r1, [r4, #20]
   1735c:	ldrne	r0, [r0, #28]
   17360:	ldrne	r0, [r0, r1, lsl #2]
   17364:	strne	r0, [r4, #24]
   17368:	ldr	r3, [r4]
   1736c:	cmp	r3, #0
   17370:	beq	173b8 <argp_parse@@Base+0x3a8>
   17374:	add	r0, r4, #28
   17378:	ldr	r1, [r4, #32]
   1737c:	mov	r2, sl
   17380:	str	r1, [fp, #-120]	; 0xffffff88
   17384:	ldr	r1, [r4, #24]
   17388:	str	r1, [fp, #-128]	; 0xffffff80
   1738c:	mov	r1, #0
   17390:	ldr	r0, [r0]
   17394:	str	r0, [fp, #-124]	; 0xffffff84
   17398:	ldr	r0, [r4, #12]
   1739c:	str	r0, [fp, #-136]	; 0xffffff78
   173a0:	add	r0, r5, #2
   173a4:	blx	r3
   173a8:	mov	r7, r0
   173ac:	ldr	r0, [fp, #-120]	; 0xffffff88
   173b0:	str	r0, [r4, #32]
   173b4:	b	173d4 <argp_parse@@Base+0x3c4>
   173b8:	ldr	r0, [r4, #4]
   173bc:	mov	r7, #7
   173c0:	ldr	r0, [r0, #16]
   173c4:	cmp	r0, #0
   173c8:	ldrne	r0, [r0]
   173cc:	cmpne	r0, #0
   173d0:	bne	173e8 <argp_parse@@Base+0x3d8>
   173d4:	ldr	r0, [fp, #-168]	; 0xffffff58
   173d8:	add	r4, r4, #36	; 0x24
   173dc:	cmp	r4, r0
   173e0:	bcc	17344 <argp_parse@@Base+0x334>
   173e4:	b	17408 <argp_parse@@Base+0x3f8>
   173e8:	mov	r0, r4
   173ec:	ldr	r2, [r4, #24]
   173f0:	ldr	r1, [r0, #28]!
   173f4:	str	r2, [r1]
   173f8:	ldr	r3, [r4]
   173fc:	cmp	r3, #0
   17400:	bne	17378 <argp_parse@@Base+0x368>
   17404:	b	173d4 <argp_parse@@Base+0x3c4>
   17408:	cmp	r7, #7
   1740c:	cmpne	r7, #0
   17410:	bne	17b90 <argp_parse@@Base+0xb80>
   17414:	ldr	r0, [fp, #-140]	; 0xffffff74
   17418:	tst	r0, #2
   1741c:	bne	1742c <argp_parse@@Base+0x41c>
   17420:	mov	r0, #1
   17424:	str	r0, [fp, #-204]	; 0xffffff34
   17428:	b	17454 <argp_parse@@Base+0x444>
   1742c:	mov	r1, #0
   17430:	tst	r0, #1
   17434:	str	r1, [fp, #-204]	; 0xffffff34
   17438:	beq	17454 <argp_parse@@Base+0x444>
   1743c:	ldr	r0, [fp, #-152]	; 0xffffff68
   17440:	ldr	r1, [fp, #-148]	; 0xffffff6c
   17444:	sub	r1, r1, #4
   17448:	add	r0, r0, #1
   1744c:	str	r1, [fp, #-148]	; 0xffffff6c
   17450:	str	r0, [fp, #-152]	; 0xffffff68
   17454:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17458:	cmp	r0, r8
   1745c:	beq	17470 <argp_parse@@Base+0x460>
   17460:	movw	r0, #6864	; 0x1ad0
   17464:	movt	r0, #3
   17468:	ldr	r0, [r0]
   1746c:	b	17480 <argp_parse@@Base+0x470>
   17470:	ldr	r0, [r8]
   17474:	cmp	r0, #0
   17478:	beq	17460 <argp_parse@@Base+0x450>
   1747c:	bl	181fc <argp_parse@@Base+0x11ec>
   17480:	str	r0, [fp, #-116]	; 0xffffff8c
   17484:	sub	r0, fp, #220	; 0xdc
   17488:	add	r6, r0, #12
   1748c:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17490:	cmp	r0, #0
   17494:	beq	174ac <argp_parse@@Base+0x49c>
   17498:	ldr	r9, [fp, #-144]	; 0xffffff70
   1749c:	cmp	r9, r0
   174a0:	bge	1756c <argp_parse@@Base+0x55c>
   174a4:	mov	r0, #0
   174a8:	str	r0, [fp, #-132]	; 0xffffff7c
   174ac:	ldr	r0, [fp, #-160]	; 0xffffff60
   174b0:	ldr	r9, [fp, #-144]	; 0xffffff70
   174b4:	cmp	r0, #0
   174b8:	beq	1756c <argp_parse@@Base+0x55c>
   174bc:	mvn	r0, #0
   174c0:	str	r0, [fp, #-200]	; 0xffffff38
   174c4:	str	r9, [fp, #-208]	; 0xffffff30
   174c8:	ldr	r2, [fp, #-216]	; 0xffffff28
   174cc:	ldr	r3, [fp, #-212]	; 0xffffff2c
   174d0:	ldr	r0, [fp, #-152]	; 0xffffff68
   174d4:	ldr	r1, [fp, #-148]	; 0xffffff6c
   174d8:	ldrb	r7, [fp, #-140]	; 0xffffff74
   174dc:	sub	sp, sp, #8
   174e0:	tst	r7, #64	; 0x40
   174e4:	bne	174fc <argp_parse@@Base+0x4ec>
   174e8:	mov	r7, #0
   174ec:	str	r6, [sp, #4]
   174f0:	str	r7, [sp]
   174f4:	bl	182d0 <argp_parse@@Base+0x12c0>
   174f8:	b	1750c <argp_parse@@Base+0x4fc>
   174fc:	mov	r7, #0
   17500:	str	r6, [sp, #4]
   17504:	str	r7, [sp]
   17508:	bl	18334 <argp_parse@@Base+0x1324>
   1750c:	add	sp, sp, #8
   17510:	ldr	r9, [fp, #-208]	; 0xffffff30
   17514:	mov	r7, r0
   17518:	cmn	r0, #1
   1751c:	str	r9, [fp, #-144]	; 0xffffff70
   17520:	beq	1753c <argp_parse@@Base+0x52c>
   17524:	cmp	r7, #63	; 0x3f
   17528:	beq	176ec <argp_parse@@Base+0x6dc>
   1752c:	cmp	r7, #1
   17530:	bne	176fc <argp_parse@@Base+0x6ec>
   17534:	ldr	r7, [fp, #-196]	; 0xffffff3c
   17538:	b	175a4 <argp_parse@@Base+0x594>
   1753c:	mov	r0, #0
   17540:	cmp	r9, #2
   17544:	str	r0, [fp, #-160]	; 0xffffff60
   17548:	blt	1756c <argp_parse@@Base+0x55c>
   1754c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17550:	movw	r1, #178	; 0xb2
   17554:	movt	r1, #2
   17558:	add	r0, r0, r9, lsl #2
   1755c:	ldr	r0, [r0, #-4]
   17560:	bl	11698 <strcmp@plt>
   17564:	cmp	r0, #0
   17568:	streq	r9, [fp, #-132]	; 0xffffff7c
   1756c:	ldr	r2, [fp, #-152]	; 0xffffff68
   17570:	mov	r1, #1
   17574:	mov	r0, #7
   17578:	cmp	r9, r2
   1757c:	bge	17860 <argp_parse@@Base+0x850>
   17580:	ldrb	r2, [fp, #-140]	; 0xffffff74
   17584:	tst	r2, #4
   17588:	bne	17860 <argp_parse@@Base+0x850>
   1758c:	add	r0, r9, #1
   17590:	str	r0, [fp, #-144]	; 0xffffff70
   17594:	ldr	r1, [fp, #-148]	; 0xffffff6c
   17598:	ldr	r7, [r1, r9, lsl #2]
   1759c:	mov	r9, r0
   175a0:	str	r7, [fp, #-196]	; 0xffffff3c
   175a4:	sub	r0, r9, #1
   175a8:	str	r0, [fp, #-144]	; 0xffffff70
   175ac:	ldr	r1, [fp, #-172]	; 0xffffff54
   175b0:	ldr	r2, [fp, #-168]	; 0xffffff58
   175b4:	cmp	r1, r2
   175b8:	bcs	17818 <argp_parse@@Base+0x808>
   175bc:	add	r4, r1, #24
   175c0:	b	175cc <argp_parse@@Base+0x5bc>
   175c4:	ldr	r0, [fp, #-144]	; 0xffffff70
   175c8:	add	r4, r4, #36	; 0x24
   175cc:	add	r1, r0, #1
   175d0:	str	r1, [fp, #-144]	; 0xffffff70
   175d4:	ldr	r3, [r4, #-24]	; 0xffffffe8
   175d8:	cmp	r3, #0
   175dc:	beq	17670 <argp_parse@@Base+0x660>
   175e0:	ldr	r0, [r4, #8]
   175e4:	mov	r1, r7
   175e8:	mov	r2, sl
   175ec:	mov	r8, #0
   175f0:	str	r0, [fp, #-120]	; 0xffffff88
   175f4:	ldr	r0, [r4]
   175f8:	str	r0, [fp, #-128]	; 0xffffff80
   175fc:	ldr	r0, [r4, #4]
   17600:	str	r0, [fp, #-124]	; 0xffffff84
   17604:	ldr	r0, [r4, #-12]
   17608:	str	r0, [fp, #-136]	; 0xffffff78
   1760c:	mov	r0, #0
   17610:	blx	r3
   17614:	ldr	r1, [fp, #-120]	; 0xffffff88
   17618:	cmp	r0, #7
   1761c:	str	r1, [r4, #8]
   17620:	bne	17694 <argp_parse@@Base+0x684>
   17624:	ldr	r0, [fp, #-144]	; 0xffffff70
   17628:	ldr	r3, [r4, #-24]	; 0xffffffe8
   1762c:	sub	r0, r0, #1
   17630:	cmp	r3, #0
   17634:	str	r0, [fp, #-144]	; 0xffffff70
   17638:	beq	17674 <argp_parse@@Base+0x664>
   1763c:	ldr	r0, [r4]
   17640:	mov	r1, #0
   17644:	mov	r2, sl
   17648:	str	r0, [fp, #-128]	; 0xffffff80
   1764c:	ldr	r0, [r4, #4]
   17650:	str	r0, [fp, #-124]	; 0xffffff84
   17654:	ldr	r0, [r4, #-12]
   17658:	str	r0, [fp, #-136]	; 0xffffff78
   1765c:	add	r0, r5, #5
   17660:	blx	r3
   17664:	ldr	r1, [fp, #-120]	; 0xffffff88
   17668:	str	r1, [r4, #8]
   1766c:	b	17678 <argp_parse@@Base+0x668>
   17670:	str	r0, [fp, #-144]	; 0xffffff70
   17674:	mov	r0, #7
   17678:	add	r8, r5, #5
   1767c:	cmp	r0, #7
   17680:	bne	17694 <argp_parse@@Base+0x684>
   17684:	ldr	r2, [fp, #-168]	; 0xffffff58
   17688:	add	r1, r4, #12
   1768c:	cmp	r1, r2
   17690:	bcc	175c4 <argp_parse@@Base+0x5b4>
   17694:	cmp	r0, #0
   17698:	beq	176a8 <argp_parse@@Base+0x698>
   1769c:	cmp	r0, #7
   176a0:	bne	17808 <argp_parse@@Base+0x7f8>
   176a4:	b	17818 <argp_parse@@Base+0x808>
   176a8:	add	r0, r5, #5
   176ac:	cmp	r8, r0
   176b0:	ldreq	r0, [fp, #-152]	; 0xffffff68
   176b4:	streq	r0, [fp, #-144]	; 0xffffff70
   176b8:	ldrne	r0, [fp, #-144]	; 0xffffff70
   176bc:	cmp	r0, r9
   176c0:	bge	176d0 <argp_parse@@Base+0x6c0>
   176c4:	mov	r0, #1
   176c8:	str	r0, [fp, #-160]	; 0xffffff60
   176cc:	b	176e4 <argp_parse@@Base+0x6d4>
   176d0:	rsb	r1, r9, #1
   176d4:	add	r0, r1, r0
   176d8:	ldr	r1, [r4, #-12]
   176dc:	add	r0, r0, r1
   176e0:	str	r0, [r4, #-12]
   176e4:	mov	r0, #0
   176e8:	b	17808 <argp_parse@@Base+0x7f8>
   176ec:	ldr	r0, [fp, #-200]	; 0xffffff38
   176f0:	cmn	r0, #1
   176f4:	beq	17768 <argp_parse@@Base+0x758>
   176f8:	b	17bd0 <argp_parse@@Base+0xbc0>
   176fc:	mov	r0, #0
   17700:	cmp	r0, r7, asr #24
   17704:	beq	17768 <argp_parse@@Base+0x758>
   17708:	ldr	r1, [fp, #-172]	; 0xffffff54
   1770c:	asr	r0, r7, #24
   17710:	sub	r0, r0, #1
   17714:	add	r0, r0, r0, lsl #3
   17718:	ldr	r3, [r1, r0, lsl #2]
   1771c:	cmp	r3, #0
   17720:	beq	17b9c <argp_parse@@Base+0xb8c>
   17724:	add	r4, r1, r0, lsl #2
   17728:	tst	r7, #8388608	; 0x800000
   1772c:	mov	r2, sl
   17730:	ldr	r0, [r4, #32]!
   17734:	str	r0, [fp, #-120]	; 0xffffff88
   17738:	ldr	r0, [r4, #-8]
   1773c:	str	r0, [fp, #-128]	; 0xffffff80
   17740:	ldr	r0, [r4, #-4]
   17744:	str	r0, [fp, #-124]	; 0xffffff84
   17748:	ldr	r0, [r4, #-20]	; 0xffffffec
   1774c:	str	r0, [fp, #-136]	; 0xffffff78
   17750:	bic	r0, r7, #-16777216	; 0xff000000
   17754:	ldr	r1, [fp, #-196]	; 0xffffff3c
   17758:	orrne	r0, r0, #-16777216	; 0xff000000
   1775c:	blx	r3
   17760:	mov	r1, #0
   17764:	b	177f8 <argp_parse@@Base+0x7e8>
   17768:	ldr	r0, [fp, #-216]	; 0xffffff28
   1776c:	mov	r1, r7
   17770:	bl	11830 <strchr@plt>
   17774:	cmp	r0, #0
   17778:	beq	1782c <argp_parse@@Base+0x81c>
   1777c:	ldr	r1, [fp, #-172]	; 0xffffff54
   17780:	ldr	r2, [fp, #-168]	; 0xffffff58
   17784:	cmp	r1, r2
   17788:	bcs	1782c <argp_parse@@Base+0x81c>
   1778c:	add	r1, r1, #24
   17790:	ldr	r3, [r1, #-16]
   17794:	cmp	r3, r0
   17798:	bhi	177b4 <argp_parse@@Base+0x7a4>
   1779c:	add	r3, r1, #36	; 0x24
   177a0:	add	r1, r1, #12
   177a4:	cmp	r1, r2
   177a8:	mov	r1, r3
   177ac:	bcc	17790 <argp_parse@@Base+0x780>
   177b0:	b	1782c <argp_parse@@Base+0x81c>
   177b4:	ldr	r3, [r1, #-24]	; 0xffffffe8
   177b8:	cmp	r3, #0
   177bc:	beq	1782c <argp_parse@@Base+0x81c>
   177c0:	mov	r4, r1
   177c4:	mov	r2, sl
   177c8:	ldr	r0, [r4, #8]!
   177cc:	str	r0, [fp, #-120]	; 0xffffff88
   177d0:	ldr	r0, [r1]
   177d4:	str	r0, [fp, #-128]	; 0xffffff80
   177d8:	ldr	r0, [r1, #4]
   177dc:	str	r0, [fp, #-124]	; 0xffffff84
   177e0:	ldr	r0, [r1, #-12]
   177e4:	str	r0, [fp, #-136]	; 0xffffff78
   177e8:	mov	r0, r7
   177ec:	ldr	r1, [fp, #-196]	; 0xffffff3c
   177f0:	blx	r3
   177f4:	mov	r1, #1
   177f8:	ldr	r2, [fp, #-120]	; 0xffffff88
   177fc:	cmp	r0, #7
   17800:	str	r2, [r4]
   17804:	beq	17824 <argp_parse@@Base+0x814>
   17808:	cmp	r0, #0
   1780c:	beq	1748c <argp_parse@@Base+0x47c>
   17810:	mov	r1, #0
   17814:	b	17860 <argp_parse@@Base+0x850>
   17818:	mov	r7, #1
   1781c:	mov	r0, #1
   17820:	b	1784c <argp_parse@@Base+0x83c>
   17824:	cmp	r1, #0
   17828:	beq	17b9c <argp_parse@@Base+0xb8c>
   1782c:	movw	r1, #181	; 0xb5
   17830:	movw	r3, #65460	; 0xffb4
   17834:	mov	r0, sl
   17838:	mov	r2, r7
   1783c:	movt	r1, #2
   17840:	movt	r3, #1
   17844:	bl	1a654 <argp_error@@Base>
   17848:	mov	r0, #0
   1784c:	add	r1, r7, #1
   17850:	clz	r1, r1
   17854:	lsr	r1, r1, #5
   17858:	orr	r1, r1, r0
   1785c:	mov	r0, #7
   17860:	subs	r7, r0, #7
   17864:	movne	r7, r0
   17868:	cmp	r1, #0
   1786c:	moveq	r7, r0
   17870:	cmp	r7, #0
   17874:	bne	179ec <argp_parse@@Base+0x9dc>
   17878:	ldr	r1, [fp, #-152]	; 0xffffff68
   1787c:	ldr	r0, [fp, #-144]	; 0xffffff70
   17880:	cmp	r0, r1
   17884:	bne	17998 <argp_parse@@Base+0x988>
   17888:	ldr	r4, [fp, #-172]	; 0xffffff54
   1788c:	ldr	r1, [fp, #-168]	; 0xffffff58
   17890:	mov	r0, #0
   17894:	cmp	r4, r1
   17898:	bcs	1791c <argp_parse@@Base+0x90c>
   1789c:	mov	r7, #0
   178a0:	add	r6, r5, #1
   178a4:	mov	r0, #0
   178a8:	cmp	r0, #7
   178ac:	cmpne	r0, #0
   178b0:	bne	17918 <argp_parse@@Base+0x908>
   178b4:	ldr	r2, [r4, #12]
   178b8:	cmp	r2, #0
   178bc:	bne	1790c <argp_parse@@Base+0x8fc>
   178c0:	ldr	r3, [r4]
   178c4:	cmp	r3, #0
   178c8:	beq	17908 <argp_parse@@Base+0x8f8>
   178cc:	ldr	r0, [r4, #32]
   178d0:	mov	r1, #0
   178d4:	mov	r2, sl
   178d8:	str	r0, [fp, #-120]	; 0xffffff88
   178dc:	ldr	r0, [r4, #24]
   178e0:	str	r0, [fp, #-128]	; 0xffffff80
   178e4:	ldr	r0, [r4, #28]
   178e8:	str	r7, [fp, #-136]	; 0xffffff78
   178ec:	str	r0, [fp, #-124]	; 0xffffff84
   178f0:	mov	r0, r6
   178f4:	blx	r3
   178f8:	ldr	r1, [fp, #-120]	; 0xffffff88
   178fc:	str	r1, [r4, #32]
   17900:	ldr	r1, [fp, #-168]	; 0xffffff58
   17904:	b	1790c <argp_parse@@Base+0x8fc>
   17908:	mov	r0, #7
   1790c:	add	r4, r4, #36	; 0x24
   17910:	cmp	r4, r1
   17914:	bcc	178a8 <argp_parse@@Base+0x898>
   17918:	ldr	r4, [fp, #-172]	; 0xffffff54
   1791c:	sub	r6, r1, #36	; 0x24
   17920:	b	17984 <argp_parse@@Base+0x974>
   17924:	cmp	r0, #7
   17928:	cmpne	r0, #0
   1792c:	bne	179d8 <argp_parse@@Base+0x9c8>
   17930:	ldr	r3, [r6]
   17934:	cmp	r3, #0
   17938:	beq	1797c <argp_parse@@Base+0x96c>
   1793c:	ldr	r0, [r6, #32]
   17940:	mov	r1, #0
   17944:	mov	r2, sl
   17948:	str	r0, [fp, #-120]	; 0xffffff88
   1794c:	ldr	r0, [r6, #24]
   17950:	str	r0, [fp, #-128]	; 0xffffff80
   17954:	ldr	r0, [r6, #28]
   17958:	str	r0, [fp, #-124]	; 0xffffff84
   1795c:	ldr	r0, [r6, #12]
   17960:	str	r0, [fp, #-136]	; 0xffffff78
   17964:	mov	r0, r5
   17968:	blx	r3
   1796c:	ldr	r1, [fp, #-120]	; 0xffffff88
   17970:	str	r1, [r6, #32]
   17974:	ldr	r4, [fp, #-172]	; 0xffffff54
   17978:	b	17980 <argp_parse@@Base+0x970>
   1797c:	mov	r0, #7
   17980:	sub	r6, r6, #36	; 0x24
   17984:	cmp	r6, r4
   17988:	bcs	17924 <argp_parse@@Base+0x914>
   1798c:	subs	r7, r0, #7
   17990:	movne	r7, r0
   17994:	b	179dc <argp_parse@@Base+0x9cc>
   17998:	ldr	r1, [fp, #8]
   1799c:	cmp	r1, #0
   179a0:	beq	179ac <argp_parse@@Base+0x99c>
   179a4:	str	r0, [r1]
   179a8:	b	17a80 <argp_parse@@Base+0xa70>
   179ac:	ldrb	r0, [fp, #-140]	; 0xffffff74
   179b0:	tst	r0, #2
   179b4:	bne	179fc <argp_parse@@Base+0x9ec>
   179b8:	ldr	r0, [fp, #-112]	; 0xffffff90
   179bc:	cmp	r0, #0
   179c0:	beq	179fc <argp_parse@@Base+0x9ec>
   179c4:	ldr	r2, [fp, #-116]	; 0xffffff8c
   179c8:	movw	r1, #202	; 0xca
   179cc:	movt	r1, #2
   179d0:	bl	1183c <fprintf@plt>
   179d4:	b	179fc <argp_parse@@Base+0x9ec>
   179d8:	mov	r7, r0
   179dc:	ldr	r1, [fp, #8]
   179e0:	cmp	r1, #0
   179e4:	ldrne	r0, [fp, #-144]	; 0xffffff70
   179e8:	strne	r0, [r1]
   179ec:	cmp	r7, #0
   179f0:	beq	17a80 <argp_parse@@Base+0xa70>
   179f4:	cmp	r7, #7
   179f8:	bne	17a10 <argp_parse@@Base+0xa00>
   179fc:	ldr	r1, [fp, #-112]	; 0xffffff90
   17a00:	mov	r0, sl
   17a04:	mov	r2, #260	; 0x104
   17a08:	bl	1a598 <argp_state_help@@Base>
   17a0c:	mov	r7, #7
   17a10:	ldr	r4, [fp, #-172]	; 0xffffff54
   17a14:	ldr	r0, [fp, #-168]	; 0xffffff58
   17a18:	cmp	r4, r0
   17a1c:	bcs	17b18 <argp_parse@@Base+0xb08>
   17a20:	add	r6, r5, #4
   17a24:	ldr	r3, [r4]
   17a28:	cmp	r3, #0
   17a2c:	beq	17a6c <argp_parse@@Base+0xa5c>
   17a30:	ldr	r0, [r4, #32]
   17a34:	mov	r1, #0
   17a38:	mov	r2, sl
   17a3c:	str	r0, [fp, #-120]	; 0xffffff88
   17a40:	ldr	r0, [r4, #24]
   17a44:	str	r0, [fp, #-128]	; 0xffffff80
   17a48:	ldr	r0, [r4, #28]
   17a4c:	str	r0, [fp, #-124]	; 0xffffff84
   17a50:	ldr	r0, [r4, #12]
   17a54:	str	r0, [fp, #-136]	; 0xffffff78
   17a58:	mov	r0, r6
   17a5c:	blx	r3
   17a60:	ldr	r0, [fp, #-120]	; 0xffffff88
   17a64:	str	r0, [r4, #32]
   17a68:	ldr	r0, [fp, #-168]	; 0xffffff58
   17a6c:	add	r4, r4, #36	; 0x24
   17a70:	cmp	r4, r0
   17a74:	bcc	17a24 <argp_parse@@Base+0xa14>
   17a78:	ldr	r4, [fp, #-172]	; 0xffffff54
   17a7c:	b	17b18 <argp_parse@@Base+0xb08>
   17a80:	ldr	r0, [fp, #-168]	; 0xffffff58
   17a84:	ldr	r4, [fp, #-172]	; 0xffffff54
   17a88:	mov	r7, #0
   17a8c:	sub	r6, r0, #36	; 0x24
   17a90:	cmp	r6, r4
   17a94:	bcc	17b18 <argp_parse@@Base+0xb08>
   17a98:	mov	r0, #0
   17a9c:	add	r7, r5, #3
   17aa0:	cmp	r0, #7
   17aa4:	cmpne	r0, #0
   17aa8:	bne	17b14 <argp_parse@@Base+0xb04>
   17aac:	ldr	r3, [r6]
   17ab0:	cmp	r3, #0
   17ab4:	beq	17af8 <argp_parse@@Base+0xae8>
   17ab8:	ldr	r0, [r6, #32]
   17abc:	mov	r1, #0
   17ac0:	mov	r2, sl
   17ac4:	str	r0, [fp, #-120]	; 0xffffff88
   17ac8:	ldr	r0, [r6, #24]
   17acc:	str	r0, [fp, #-128]	; 0xffffff80
   17ad0:	ldr	r0, [r6, #28]
   17ad4:	str	r0, [fp, #-124]	; 0xffffff84
   17ad8:	ldr	r0, [r6, #12]
   17adc:	str	r0, [fp, #-136]	; 0xffffff78
   17ae0:	mov	r0, r7
   17ae4:	blx	r3
   17ae8:	ldr	r1, [fp, #-120]	; 0xffffff88
   17aec:	str	r1, [r6, #32]
   17af0:	ldr	r4, [fp, #-172]	; 0xffffff54
   17af4:	b	17afc <argp_parse@@Base+0xaec>
   17af8:	mov	r0, #7
   17afc:	sub	r6, r6, #36	; 0x24
   17b00:	cmp	r6, r4
   17b04:	bcs	17aa0 <argp_parse@@Base+0xa90>
   17b08:	subs	r7, r0, #7
   17b0c:	movne	r7, r0
   17b10:	b	17b18 <argp_parse@@Base+0xb08>
   17b14:	mov	r7, r0
   17b18:	ldr	r0, [fp, #-168]	; 0xffffff58
   17b1c:	sub	r6, r0, #36	; 0x24
   17b20:	cmp	r6, r4
   17b24:	bcc	17b80 <argp_parse@@Base+0xb70>
   17b28:	add	r5, r5, #6
   17b2c:	ldr	r3, [r6]
   17b30:	cmp	r3, #0
   17b34:	beq	17b74 <argp_parse@@Base+0xb64>
   17b38:	ldr	r0, [r6, #32]
   17b3c:	mov	r1, #0
   17b40:	mov	r2, sl
   17b44:	str	r0, [fp, #-120]	; 0xffffff88
   17b48:	ldr	r0, [r6, #24]
   17b4c:	str	r0, [fp, #-128]	; 0xffffff80
   17b50:	ldr	r0, [r6, #28]
   17b54:	str	r0, [fp, #-124]	; 0xffffff84
   17b58:	ldr	r0, [r6, #12]
   17b5c:	str	r0, [fp, #-136]	; 0xffffff78
   17b60:	mov	r0, r5
   17b64:	blx	r3
   17b68:	ldr	r0, [fp, #-120]	; 0xffffff88
   17b6c:	str	r0, [r6, #32]
   17b70:	ldr	r4, [fp, #-172]	; 0xffffff54
   17b74:	sub	r6, r6, #36	; 0x24
   17b78:	cmp	r6, r4
   17b7c:	bcs	17b2c <argp_parse@@Base+0xb1c>
   17b80:	ldr	r0, [fp, #-100]	; 0xffffff9c
   17b84:	bl	1827c <argp_parse@@Base+0x126c>
   17b88:	cmp	r7, #7
   17b8c:	movweq	r7, #22
   17b90:	mov	r0, r7
   17b94:	sub	sp, fp, #28
   17b98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17b9c:	ldr	r0, [fp, #-212]	; 0xffffff2c
   17ba0:	ldr	r1, [r0, #12]
   17ba4:	cmp	r1, r7
   17ba8:	beq	17bd8 <argp_parse@@Base+0xbc8>
   17bac:	ldr	r1, [r0]
   17bb0:	cmp	r1, #0
   17bb4:	beq	17bd8 <argp_parse@@Base+0xbc8>
   17bb8:	add	r1, r0, #16
   17bbc:	ldr	r0, [r0, #28]
   17bc0:	cmp	r0, r7
   17bc4:	mov	r0, r1
   17bc8:	bne	17bac <argp_parse@@Base+0xb9c>
   17bcc:	b	17bdc <argp_parse@@Base+0xbcc>
   17bd0:	mov	r1, #0
   17bd4:	b	1785c <argp_parse@@Base+0x84c>
   17bd8:	mov	r1, r0
   17bdc:	ldr	r0, [r1]
   17be0:	movw	r2, #198	; 0xc6
   17be4:	movw	r1, #189	; 0xbd
   17be8:	movw	r3, #65460	; 0xffb4
   17bec:	movt	r2, #2
   17bf0:	movt	r1, #2
   17bf4:	movt	r3, #1
   17bf8:	cmp	r0, #0
   17bfc:	movne	r2, r0
   17c00:	mov	r0, sl
   17c04:	b	17844 <argp_parse@@Base+0x834>
   17c08:	mov	ip, r0
   17c0c:	mov	r0, #0
   17c10:	cmp	r1, #0
   17c14:	beq	17c44 <argp_parse@@Base+0xc34>
   17c18:	ldr	r3, [r1, #52]	; 0x34
   17c1c:	ldr	r1, [r3, #48]	; 0x30
   17c20:	ldr	r3, [r3, #52]	; 0x34
   17c24:	b	17c2c <argp_parse@@Base+0xc1c>
   17c28:	add	r1, r1, #36	; 0x24
   17c2c:	cmp	r1, r3
   17c30:	bxcs	lr
   17c34:	ldr	r2, [r1, #4]
   17c38:	cmp	r2, ip
   17c3c:	bne	17c28 <argp_parse@@Base+0xc18>
   17c40:	ldr	r0, [r1, #24]
   17c44:	bx	lr
   17c48:	push	{r4, r5, r6, sl, fp, lr}
   17c4c:	add	fp, sp, #16
   17c50:	mov	r5, r2
   17c54:	mov	r6, r1
   17c58:	mov	r4, #7
   17c5c:	cmn	r0, #3
   17c60:	bgt	17c84 <argp_parse@@Base+0xc74>
   17c64:	cmn	r0, #4
   17c68:	beq	17cac <argp_parse@@Base+0xc9c>
   17c6c:	cmn	r0, #3
   17c70:	bne	17d3c <argp_parse@@Base+0xd2c>
   17c74:	ldr	r1, [r5, #48]	; 0x30
   17c78:	mov	r0, r5
   17c7c:	movw	r2, #513	; 0x201
   17c80:	b	17ca0 <argp_parse@@Base+0xc90>
   17c84:	cmn	r0, #2
   17c88:	beq	17d00 <argp_parse@@Base+0xcf0>
   17c8c:	cmp	r0, #63	; 0x3f
   17c90:	bne	17d3c <argp_parse@@Base+0xd2c>
   17c94:	ldr	r1, [r5, #48]	; 0x30
   17c98:	mov	r0, r5
   17c9c:	movw	r2, #634	; 0x27a
   17ca0:	bl	1a598 <argp_state_help@@Base>
   17ca4:	mov	r4, #0
   17ca8:	b	17d3c <argp_parse@@Base+0xd2c>
   17cac:	movw	r0, #116	; 0x74
   17cb0:	cmp	r6, #0
   17cb4:	movt	r0, #2
   17cb8:	movne	r0, r6
   17cbc:	bl	1192c <atoi@plt>
   17cc0:	movw	r5, #6984	; 0x1b48
   17cc4:	mov	r4, #0
   17cc8:	movt	r5, #3
   17ccc:	str	r0, [r5]
   17cd0:	ldr	r0, [r5]
   17cd4:	subs	r0, r0, #1
   17cd8:	str	r0, [r5]
   17cdc:	blt	17d3c <argp_parse@@Base+0xd2c>
   17ce0:	mov	r0, #1
   17ce4:	bl	11728 <sleep@plt>
   17ce8:	ldr	r0, [r5]
   17cec:	sub	r1, r0, #1
   17cf0:	cmp	r0, #0
   17cf4:	str	r1, [r5]
   17cf8:	bgt	17ce0 <argp_parse@@Base+0xcd0>
   17cfc:	b	17d3c <argp_parse@@Base+0xd2c>
   17d00:	movw	r0, #6868	; 0x1ad4
   17d04:	movt	r0, #3
   17d08:	str	r6, [r0]
   17d0c:	mov	r0, r6
   17d10:	bl	181fc <argp_parse@@Base+0x11ec>
   17d14:	movw	r1, #6864	; 0x1ad0
   17d18:	str	r0, [r5, #40]	; 0x28
   17d1c:	mov	r4, #0
   17d20:	movt	r1, #3
   17d24:	str	r0, [r1]
   17d28:	ldr	r0, [r5, #16]
   17d2c:	and	r0, r0, #3
   17d30:	cmp	r0, #1
   17d34:	ldreq	r0, [r5, #8]
   17d38:	streq	r6, [r0]
   17d3c:	mov	r0, r4
   17d40:	pop	{r4, r5, r6, sl, fp, pc}
   17d44:	push	{r4, sl, fp, lr}
   17d48:	add	fp, sp, #8
   17d4c:	mov	r1, r0
   17d50:	mov	r0, #7
   17d54:	cmp	r1, #86	; 0x56
   17d58:	popne	{r4, sl, fp, pc}
   17d5c:	movw	r0, #6988	; 0x1b4c
   17d60:	mov	r4, r2
   17d64:	movt	r0, #3
   17d68:	ldr	r2, [r0]
   17d6c:	cmp	r2, #0
   17d70:	beq	17d84 <argp_parse@@Base+0xd74>
   17d74:	ldr	r0, [r4, #48]	; 0x30
   17d78:	mov	r1, r4
   17d7c:	blx	r2
   17d80:	b	17dc4 <argp_parse@@Base+0xdb4>
   17d84:	movw	r0, #7096	; 0x1bb8
   17d88:	movt	r0, #3
   17d8c:	ldr	r2, [r0]
   17d90:	cmp	r2, #0
   17d94:	beq	17dac <argp_parse@@Base+0xd9c>
   17d98:	ldr	r0, [r4, #48]	; 0x30
   17d9c:	movw	r1, #350	; 0x15e
   17da0:	movt	r1, #2
   17da4:	bl	1183c <fprintf@plt>
   17da8:	b	17dc4 <argp_parse@@Base+0xdb4>
   17dac:	movw	r1, #55593	; 0xd929
   17db0:	movw	r2, #143	; 0x8f
   17db4:	mov	r0, r4
   17db8:	movt	r1, #1
   17dbc:	movt	r2, #2
   17dc0:	bl	1a654 <argp_error@@Base>
   17dc4:	ldrb	r1, [r4, #16]
   17dc8:	mov	r0, #0
   17dcc:	tst	r1, #32
   17dd0:	beq	17dd8 <argp_parse@@Base+0xdc8>
   17dd4:	pop	{r4, sl, fp, pc}
   17dd8:	mov	r0, #0
   17ddc:	bl	1180c <exit@plt>
   17de0:	push	{r4, r5, fp, lr}
   17de4:	add	fp, sp, #8
   17de8:	ldr	r2, [r0]
   17dec:	ldr	ip, [r0, #16]
   17df0:	mov	r4, r1
   17df4:	cmp	r2, #0
   17df8:	beq	17e64 <argp_parse@@Base+0xe54>
   17dfc:	ldr	r0, [r4, #8]
   17e00:	mov	r3, #0
   17e04:	add	r0, r0, #1
   17e08:	str	r0, [r4, #8]
   17e0c:	mov	r0, #0
   17e10:	b	17e1c <argp_parse@@Base+0xe0c>
   17e14:	add	r3, r3, #3
   17e18:	add	r0, r0, #1
   17e1c:	add	r5, r2, r3, lsl #3
   17e20:	ldr	r1, [r5, #4]
   17e24:	cmp	r1, #0
   17e28:	bne	17e14 <argp_parse@@Base+0xe04>
   17e2c:	ldr	r1, [r2, r3, lsl #3]
   17e30:	cmp	r1, #0
   17e34:	bne	17e14 <argp_parse@@Base+0xe04>
   17e38:	ldr	r1, [r5, #16]
   17e3c:	cmp	r1, #0
   17e40:	bne	17e14 <argp_parse@@Base+0xe04>
   17e44:	ldr	r1, [r5, #20]
   17e48:	cmp	r1, #0
   17e4c:	bne	17e14 <argp_parse@@Base+0xe04>
   17e50:	ldr	r1, [r4]
   17e54:	mov	r2, r4
   17e58:	add	r1, r1, r3
   17e5c:	str	r1, [r2], #4
   17e60:	b	17e78 <argp_parse@@Base+0xe68>
   17e64:	ldr	r0, [r0, #4]
   17e68:	cmp	r0, #0
   17e6c:	beq	17e84 <argp_parse@@Base+0xe74>
   17e70:	add	r2, r4, #8
   17e74:	mov	r0, #1
   17e78:	ldr	r1, [r2]
   17e7c:	add	r0, r1, r0
   17e80:	str	r0, [r2]
   17e84:	cmp	ip, #0
   17e88:	ldrne	r0, [ip]
   17e8c:	cmpne	r0, #0
   17e90:	beq	17eb8 <argp_parse@@Base+0xea8>
   17e94:	add	r5, ip, #16
   17e98:	mov	r1, r4
   17e9c:	bl	17de0 <argp_parse@@Base+0xdd0>
   17ea0:	ldr	r0, [r4, #12]
   17ea4:	add	r0, r0, #1
   17ea8:	str	r0, [r4, #12]
   17eac:	ldr	r0, [r5], #16
   17eb0:	cmp	r0, #0
   17eb4:	bne	17e98 <argp_parse@@Base+0xe88>
   17eb8:	pop	{r4, r5, fp, pc}
   17ebc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ec0:	add	fp, sp, #28
   17ec4:	sub	sp, sp, #28
   17ec8:	ldr	r7, [r0]
   17ecc:	mov	r6, r3
   17ed0:	mov	r3, r1
   17ed4:	ldr	r5, [r0, #16]
   17ed8:	ldr	r1, [fp, #8]
   17edc:	cmp	r7, #0
   17ee0:	beq	180b8 <argp_parse@@Base+0x10a8>
   17ee4:	str	r0, [sp, #8]
   17ee8:	add	r0, sp, #16
   17eec:	add	r8, r1, #4
   17ef0:	mov	r9, r7
   17ef4:	str	r3, [sp, #12]
   17ef8:	stm	r0, {r2, r5, r6}
   17efc:	b	18070 <argp_parse@@Base+0x1060>
   17f00:	ldr	r0, [r9, #12]
   17f04:	mov	r5, #0
   17f08:	tst	r0, #4
   17f0c:	moveq	r7, r9
   17f10:	ldrb	r1, [r7, #12]
   17f14:	tst	r1, #8
   17f18:	bne	1806c <argp_parse@@Base+0x105c>
   17f1c:	sub	r1, r4, #1
   17f20:	cmp	r1, #254	; 0xfe
   17f24:	bhi	17fa0 <argp_parse@@Base+0xf90>
   17f28:	ands	r0, r0, #8
   17f2c:	bne	17fa0 <argp_parse@@Base+0xf90>
   17f30:	bl	11800 <__ctype_b_loc@plt>
   17f34:	ldr	r0, [r0]
   17f38:	add	r0, r0, r4, lsl #1
   17f3c:	ldrb	r0, [r0, #1]
   17f40:	tst	r0, #64	; 0x40
   17f44:	beq	17fa0 <argp_parse@@Base+0xf90>
   17f48:	ldr	r0, [r8]
   17f4c:	add	r1, r0, #1
   17f50:	str	r1, [r8]
   17f54:	strb	r4, [r0]
   17f58:	ldr	r0, [r7, #8]
   17f5c:	cmp	r0, #0
   17f60:	beq	17f98 <argp_parse@@Base+0xf88>
   17f64:	ldr	r0, [r8]
   17f68:	add	r1, r0, #1
   17f6c:	str	r1, [r8]
   17f70:	mov	r1, #58	; 0x3a
   17f74:	strb	r1, [r0]
   17f78:	ldrb	r0, [r7, #12]
   17f7c:	tst	r0, #1
   17f80:	beq	17f98 <argp_parse@@Base+0xf88>
   17f84:	ldr	r0, [r8]
   17f88:	add	r1, r0, #1
   17f8c:	str	r1, [r8]
   17f90:	mov	r1, #58	; 0x3a
   17f94:	strb	r1, [r0]
   17f98:	ldr	r0, [r8]
   17f9c:	strb	r5, [r0]
   17fa0:	ldr	r5, [r9]
   17fa4:	cmp	r5, #0
   17fa8:	beq	1806c <argp_parse@@Base+0x105c>
   17fac:	ldr	r0, [fp, #8]
   17fb0:	ldr	r4, [r0]
   17fb4:	ldr	sl, [r4, #8]
   17fb8:	ldr	r0, [sl]
   17fbc:	cmp	r0, #0
   17fc0:	beq	17ff4 <argp_parse@@Base+0xfe4>
   17fc4:	mov	r6, sl
   17fc8:	mov	r1, r5
   17fcc:	bl	11698 <strcmp@plt>
   17fd0:	cmp	r0, #0
   17fd4:	beq	17fe8 <argp_parse@@Base+0xfd8>
   17fd8:	ldr	r0, [r6, #16]!
   17fdc:	cmp	r0, #0
   17fe0:	bne	17fc8 <argp_parse@@Base+0xfb8>
   17fe4:	b	17ff4 <argp_parse@@Base+0xfe4>
   17fe8:	sub	r0, r6, sl
   17fec:	cmn	r0, #1
   17ff0:	bgt	1806c <argp_parse@@Base+0x105c>
   17ff4:	ldr	r6, [fp, #8]
   17ff8:	ldr	r0, [r6, #8]
   17ffc:	str	r5, [r0]
   18000:	ldr	r1, [r7, #8]
   18004:	cmp	r1, #0
   18008:	beq	18020 <argp_parse@@Base+0x1010>
   1800c:	ldrb	r1, [r7, #12]
   18010:	tst	r1, #1
   18014:	mov	r1, #2
   18018:	movweq	r1, #1
   1801c:	b	18024 <argp_parse@@Base+0x1014>
   18020:	mov	r1, #0
   18024:	mov	r5, #0
   18028:	stmib	r0, {r1, r5}
   1802c:	ldr	r1, [r9, #4]
   18030:	ldr	r3, [sp, #24]
   18034:	ldr	r2, [r4, #48]	; 0x30
   18038:	cmp	r1, #0
   1803c:	sub	r2, r3, r2
   18040:	mov	r3, #956301312	; 0x39000000
   18044:	ldreq	r1, [r7, #4]
   18048:	lsr	r2, r2, #2
   1804c:	mul	r2, r2, r3
   18050:	add	r2, r2, #16777216	; 0x1000000
   18054:	bic	r1, r1, #-16777216	; 0xff000000
   18058:	orr	r1, r2, r1
   1805c:	str	r1, [r0, #12]
   18060:	add	r1, r0, #16
   18064:	str	r1, [r6, #8]
   18068:	str	r5, [r0, #16]
   1806c:	add	r9, r9, #24
   18070:	ldr	r4, [r9, #4]
   18074:	cmp	r4, #0
   18078:	bne	17f00 <argp_parse@@Base+0xef0>
   1807c:	ldr	r0, [r9]
   18080:	cmp	r0, #0
   18084:	bne	17f00 <argp_parse@@Base+0xef0>
   18088:	ldr	r0, [r9, #16]
   1808c:	cmp	r0, #0
   18090:	bne	17f00 <argp_parse@@Base+0xef0>
   18094:	ldr	r0, [r9, #20]
   18098:	cmp	r0, #0
   1809c:	bne	17f00 <argp_parse@@Base+0xef0>
   180a0:	ldr	r0, [sp, #8]
   180a4:	add	r6, sp, #16
   180a8:	ldr	r7, [r0, #4]
   180ac:	ldm	r6, {r2, r5, r6}
   180b0:	ldr	r3, [sp, #12]
   180b4:	b	180cc <argp_parse@@Base+0x10bc>
   180b8:	ldr	r7, [r0, #4]
   180bc:	cmp	r7, #0
   180c0:	beq	1817c <argp_parse@@Base+0x116c>
   180c4:	ldr	r1, [fp, #8]
   180c8:	add	r8, r1, #4
   180cc:	str	r0, [r6, #4]
   180d0:	str	r7, [r6]
   180d4:	mov	r0, #0
   180d8:	cmp	r5, #0
   180dc:	ldr	r1, [r8]
   180e0:	str	r0, [r6, #12]
   180e4:	str	r3, [r6, #16]
   180e8:	str	r2, [r6, #20]
   180ec:	str	r0, [r6, #24]
   180f0:	str	r0, [r6, #32]
   180f4:	str	r0, [r6, #28]
   180f8:	str	r1, [r6, #8]
   180fc:	beq	1812c <argp_parse@@Base+0x111c>
   18100:	ldr	r1, [r5, r0, lsl #2]
   18104:	add	r0, r0, #4
   18108:	cmp	r1, #0
   1810c:	bne	18100 <argp_parse@@Base+0x10f0>
   18110:	ldr	r1, [fp, #8]
   18114:	mov	r2, r1
   18118:	ldr	r1, [r1, #12]
   1811c:	add	r0, r1, r0
   18120:	str	r1, [r6, #28]
   18124:	sub	r0, r0, #4
   18128:	str	r0, [r2, #12]
   1812c:	add	r3, r6, #36	; 0x24
   18130:	cmp	r5, #0
   18134:	ldrne	r0, [r5]
   18138:	cmpne	r0, #0
   1813c:	beq	18170 <argp_parse@@Base+0x1160>
   18140:	ldr	r7, [fp, #8]
   18144:	add	r4, r5, #16
   18148:	mov	r5, #0
   1814c:	mov	r1, r6
   18150:	mov	r2, r5
   18154:	str	r7, [sp]
   18158:	bl	17ebc <argp_parse@@Base+0xeac>
   1815c:	mov	r3, r0
   18160:	ldr	r0, [r4, r5, lsl #4]
   18164:	add	r5, r5, #1
   18168:	cmp	r0, #0
   1816c:	bne	1814c <argp_parse@@Base+0x113c>
   18170:	mov	r0, r3
   18174:	sub	sp, fp, #28
   18178:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1817c:	mov	r3, r6
   18180:	mov	r6, #0
   18184:	b	18130 <argp_parse@@Base+0x1120>
   18188:	movw	r2, #6992	; 0x1b50
   1818c:	movt	r2, #3
   18190:	str	r0, [r2]
   18194:	movw	r0, #6988	; 0x1b4c
   18198:	movw	r2, #33208	; 0x81b8
   1819c:	movt	r0, #3
   181a0:	movt	r2, #1
   181a4:	str	r2, [r0]
   181a8:	movw	r0, #6996	; 0x1b54
   181ac:	movt	r0, #3
   181b0:	str	r1, [r0]
   181b4:	bx	lr
   181b8:	push	{fp, lr}
   181bc:	mov	fp, sp
   181c0:	sub	sp, sp, #8
   181c4:	movw	r2, #6996	; 0x1b54
   181c8:	movw	r1, #6992	; 0x1b50
   181cc:	movw	r3, #240	; 0xf0
   181d0:	movt	r2, #3
   181d4:	movt	r1, #3
   181d8:	movt	r3, #2
   181dc:	ldr	r2, [r2]
   181e0:	ldr	r1, [r1]
   181e4:	str	r2, [sp]
   181e8:	movw	r2, #226	; 0xe2
   181ec:	movt	r2, #2
   181f0:	bl	18da0 <_obstack_memory_used@@Base+0x6c8>
   181f4:	mov	sp, fp
   181f8:	pop	{fp, pc}
   181fc:	sub	r0, r0, #1
   18200:	ldrb	r3, [r0, #1]!
   18204:	cmp	r3, #47	; 0x2f
   18208:	beq	18200 <argp_parse@@Base+0x11f0>
   1820c:	mov	r2, #0
   18210:	mov	r1, r0
   18214:	uxtb	r3, r3
   18218:	cmp	r3, #47	; 0x2f
   1821c:	beq	18238 <argp_parse@@Base+0x1228>
   18220:	cmp	r3, #0
   18224:	bxeq	lr
   18228:	tst	r2, #1
   1822c:	mov	r2, #0
   18230:	movne	r0, r1
   18234:	b	1823c <argp_parse@@Base+0x122c>
   18238:	mov	r2, #1
   1823c:	ldrb	r3, [r1, #1]!
   18240:	b	18214 <argp_parse@@Base+0x1204>
   18244:	push	{r4, sl, fp, lr}
   18248:	add	fp, sp, #8
   1824c:	mov	r4, r0
   18250:	bl	11824 <strlen@plt>
   18254:	mov	r1, r0
   18258:	sub	r2, r4, #1
   1825c:	mov	r0, r1
   18260:	cmp	r1, #2
   18264:	popcc	{r4, sl, fp, pc}
   18268:	ldrb	r3, [r2, r0]
   1826c:	sub	r1, r0, #1
   18270:	cmp	r3, #47	; 0x2f
   18274:	beq	1825c <argp_parse@@Base+0x124c>
   18278:	pop	{r4, sl, fp, pc}
   1827c:	push	{r4, r5, r6, sl, fp, lr}
   18280:	add	fp, sp, #16
   18284:	mov	r4, r0
   18288:	bl	11848 <__errno_location@plt>
   1828c:	ldr	r6, [r0]
   18290:	mov	r5, r0
   18294:	mov	r0, r4
   18298:	bl	116d4 <free@plt>
   1829c:	str	r6, [r5]
   182a0:	pop	{r4, r5, r6, sl, fp, pc}
   182a4:	push	{fp, lr}
   182a8:	mov	fp, sp
   182ac:	sub	sp, sp, #16
   182b0:	mov	ip, #0
   182b4:	str	ip, [sp, #8]
   182b8:	str	ip, [sp, #4]
   182bc:	ldr	ip, [fp, #8]
   182c0:	str	ip, [sp]
   182c4:	bl	1cf84 <argp_failure@@Base+0x2858>
   182c8:	mov	sp, fp
   182cc:	pop	{fp, pc}
   182d0:	push	{fp, lr}
   182d4:	mov	fp, sp
   182d8:	sub	sp, sp, #16
   182dc:	mov	ip, #0
   182e0:	str	ip, [sp, #12]
   182e4:	str	ip, [sp, #4]
   182e8:	ldr	ip, [fp, #12]
   182ec:	str	ip, [sp, #8]
   182f0:	ldr	ip, [fp, #8]
   182f4:	str	ip, [sp]
   182f8:	bl	1c38c <argp_failure@@Base+0x1c60>
   182fc:	mov	sp, fp
   18300:	pop	{fp, pc}
   18304:	push	{fp, lr}
   18308:	mov	fp, sp
   1830c:	sub	sp, sp, #16
   18310:	mov	ip, #0
   18314:	str	ip, [sp, #8]
   18318:	mov	ip, #1
   1831c:	str	ip, [sp, #4]
   18320:	ldr	ip, [fp, #8]
   18324:	str	ip, [sp]
   18328:	bl	1cf84 <argp_failure@@Base+0x2858>
   1832c:	mov	sp, fp
   18330:	pop	{fp, pc}
   18334:	push	{fp, lr}
   18338:	mov	fp, sp
   1833c:	sub	sp, sp, #16
   18340:	mov	ip, #0
   18344:	str	ip, [sp, #12]
   18348:	mov	ip, #1
   1834c:	str	ip, [sp, #4]
   18350:	ldr	ip, [fp, #12]
   18354:	str	ip, [sp, #8]
   18358:	ldr	ip, [fp, #8]
   1835c:	str	ip, [sp]
   18360:	bl	1c38c <argp_failure@@Base+0x1c60>
   18364:	mov	sp, fp
   18368:	pop	{fp, pc}
   1836c:	sub	sp, sp, #8
   18370:	push	{fp, lr}
   18374:	mov	fp, sp
   18378:	sub	sp, sp, #8
   1837c:	str	r2, [fp, #8]
   18380:	add	r2, fp, #8
   18384:	str	r3, [fp, #12]
   18388:	orr	r2, r2, #4
   1838c:	str	r2, [sp, #4]
   18390:	ldr	r2, [fp, #8]
   18394:	bl	11770 <ioctl@plt>
   18398:	mov	sp, fp
   1839c:	pop	{fp, lr}
   183a0:	add	sp, sp, #8
   183a4:	bx	lr

000183a8 <_obstack_begin@@Base>:
   183a8:	push	{fp, lr}
   183ac:	mov	fp, sp
   183b0:	str	r3, [r0, #28]
   183b4:	ldr	r3, [fp, #8]
   183b8:	str	r3, [r0, #32]
   183bc:	ldrb	r3, [r0, #40]	; 0x28
   183c0:	and	r3, r3, #254	; 0xfe
   183c4:	strb	r3, [r0, #40]	; 0x28
   183c8:	bl	183d4 <_obstack_begin@@Base+0x2c>
   183cc:	mov	r0, #1
   183d0:	pop	{fp, pc}
   183d4:	push	{r4, r5, r6, sl, fp, lr}
   183d8:	add	fp, sp, #16
   183dc:	cmp	r1, #0
   183e0:	mov	r5, r2
   183e4:	mov	r4, r0
   183e8:	movweq	r1, #4072	; 0xfe8
   183ec:	cmp	r2, #0
   183f0:	movweq	r5, #8
   183f4:	str	r1, [r0]
   183f8:	sub	r6, r5, #1
   183fc:	str	r6, [r0, #24]
   18400:	ldrb	r0, [r0, #40]	; 0x28
   18404:	tst	r0, #1
   18408:	bne	1841c <_obstack_begin@@Base+0x74>
   1840c:	ldr	r2, [r4, #28]
   18410:	mov	r0, r1
   18414:	blx	r2
   18418:	b	18428 <_obstack_begin@@Base+0x80>
   1841c:	ldr	r2, [r4, #28]
   18420:	ldr	r0, [r4, #36]	; 0x24
   18424:	blx	r2
   18428:	cmp	r0, #0
   1842c:	str	r0, [r4, #4]
   18430:	addne	r1, r6, r0
   18434:	rsbne	r2, r5, #0
   18438:	addne	r1, r1, #8
   1843c:	andne	r1, r1, r2
   18440:	strne	r1, [r4, #12]
   18444:	strne	r1, [r4, #8]
   18448:	ldrne	r1, [r4]
   1844c:	addne	r1, r0, r1
   18450:	strne	r1, [r0]
   18454:	strne	r1, [r4, #16]
   18458:	movne	r1, #0
   1845c:	strne	r1, [r0, #4]
   18460:	ldrbne	r0, [r4, #40]	; 0x28
   18464:	andne	r0, r0, #249	; 0xf9
   18468:	strbne	r0, [r4, #40]	; 0x28
   1846c:	popne	{r4, r5, r6, sl, fp, pc}
   18470:	movw	r0, #6796	; 0x1a8c
   18474:	movt	r0, #3
   18478:	ldr	r0, [r0]
   1847c:	blx	r0

00018480 <_obstack_begin_1@@Base>:
   18480:	push	{fp, lr}
   18484:	mov	fp, sp
   18488:	str	r3, [r0, #28]
   1848c:	ldr	r3, [fp, #8]
   18490:	str	r3, [r0, #32]
   18494:	ldr	r3, [fp, #12]
   18498:	str	r3, [r0, #36]	; 0x24
   1849c:	ldrb	r3, [r0, #40]	; 0x28
   184a0:	orr	r3, r3, #1
   184a4:	strb	r3, [r0, #40]	; 0x28
   184a8:	bl	183d4 <_obstack_begin@@Base+0x2c>
   184ac:	mov	r0, #1
   184b0:	pop	{fp, pc}

000184b4 <_obstack_newchunk@@Base>:
   184b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   184b8:	add	fp, sp, #28
   184bc:	sub	sp, sp, #4
   184c0:	mov	r4, r0
   184c4:	ldr	r2, [r0]
   184c8:	ldr	r0, [r0, #8]
   184cc:	ldr	r3, [r4, #12]
   184d0:	sub	r9, r3, r0
   184d4:	ldr	r0, [r4, #24]
   184d8:	mov	r3, #0
   184dc:	add	r1, r9, r1
   184e0:	adds	r6, r1, r0
   184e4:	adc	r0, r3, #0
   184e8:	mov	r3, #100	; 0x64
   184ec:	add	r3, r3, r9, lsr #3
   184f0:	adds	r7, r3, r6
   184f4:	movcs	r7, r6
   184f8:	cmp	r7, r2
   184fc:	movcc	r7, r2
   18500:	cmp	r1, r9
   18504:	bcc	185fc <_obstack_newchunk@@Base+0x148>
   18508:	cmp	r0, #0
   1850c:	bne	185fc <_obstack_newchunk@@Base+0x148>
   18510:	ldrb	r0, [r4, #40]	; 0x28
   18514:	ldr	r8, [r4, #4]
   18518:	tst	r0, #1
   1851c:	bne	18530 <_obstack_newchunk@@Base+0x7c>
   18520:	ldr	r1, [r4, #28]
   18524:	mov	r0, r7
   18528:	blx	r1
   1852c:	b	18540 <_obstack_newchunk@@Base+0x8c>
   18530:	ldr	r2, [r4, #28]
   18534:	ldr	r0, [r4, #36]	; 0x24
   18538:	mov	r1, r7
   1853c:	blx	r2
   18540:	mov	r6, r0
   18544:	cmp	r0, #0
   18548:	beq	185fc <_obstack_newchunk@@Base+0x148>
   1854c:	add	r0, r6, r7
   18550:	str	r6, [r4, #4]
   18554:	str	r8, [r6, #4]
   18558:	mov	r2, r9
   1855c:	str	r0, [r4, #16]
   18560:	str	r0, [r6]
   18564:	ldr	r5, [r4, #24]
   18568:	ldr	sl, [r4, #8]
   1856c:	add	r0, r5, r6
   18570:	mov	r1, sl
   18574:	add	r0, r0, #8
   18578:	bic	r7, r0, r5
   1857c:	mov	r0, r7
   18580:	bl	11704 <memcpy@plt>
   18584:	ldrb	r0, [r4, #40]	; 0x28
   18588:	tst	r0, #2
   1858c:	bne	185dc <_obstack_newchunk@@Base+0x128>
   18590:	add	r1, r5, r8
   18594:	mvn	r0, r5
   18598:	add	r1, r1, #8
   1859c:	and	r0, r1, r0
   185a0:	cmp	sl, r0
   185a4:	bne	185dc <_obstack_newchunk@@Base+0x128>
   185a8:	ldr	r0, [r8, #4]
   185ac:	str	r0, [r6, #4]
   185b0:	ldrb	r0, [r4, #40]	; 0x28
   185b4:	tst	r0, #1
   185b8:	bne	185cc <_obstack_newchunk@@Base+0x118>
   185bc:	ldr	r1, [r4, #32]
   185c0:	mov	r0, r8
   185c4:	blx	r1
   185c8:	b	185dc <_obstack_newchunk@@Base+0x128>
   185cc:	ldr	r2, [r4, #32]
   185d0:	ldr	r0, [r4, #36]	; 0x24
   185d4:	mov	r1, r8
   185d8:	blx	r2
   185dc:	add	r0, r7, r9
   185e0:	str	r7, [r4, #8]
   185e4:	str	r0, [r4, #12]
   185e8:	ldrb	r0, [r4, #40]	; 0x28
   185ec:	and	r0, r0, #253	; 0xfd
   185f0:	strb	r0, [r4, #40]	; 0x28
   185f4:	sub	sp, fp, #28
   185f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   185fc:	movw	r0, #6796	; 0x1a8c
   18600:	movt	r0, #3
   18604:	ldr	r0, [r0]
   18608:	blx	r0

0001860c <_obstack_allocated_p@@Base>:
   1860c:	ldr	r2, [r0, #4]
   18610:	mov	r0, #0
   18614:	b	1861c <_obstack_allocated_p@@Base+0x10>
   18618:	ldr	r2, [r2, #4]
   1861c:	cmp	r2, #0
   18620:	bxeq	lr
   18624:	cmp	r2, r1
   18628:	bcs	18618 <_obstack_allocated_p@@Base+0xc>
   1862c:	ldr	r3, [r2]
   18630:	cmp	r3, r1
   18634:	bcc	18618 <_obstack_allocated_p@@Base+0xc>
   18638:	mov	r0, #1
   1863c:	bx	lr

00018640 <_obstack_free@@Base>:
   18640:	push	{r4, r5, r6, sl, fp, lr}
   18644:	add	fp, sp, #16
   18648:	mov	r5, r1
   1864c:	ldr	r1, [r0, #4]
   18650:	cmp	r1, #0
   18654:	beq	186b4 <_obstack_free@@Base+0x74>
   18658:	mov	r4, r0
   1865c:	cmp	r1, r5
   18660:	bcs	18670 <_obstack_free@@Base+0x30>
   18664:	ldr	r0, [r1]
   18668:	cmp	r0, r5
   1866c:	bcs	186c0 <_obstack_free@@Base+0x80>
   18670:	ldrb	r0, [r4, #40]	; 0x28
   18674:	ldr	r6, [r1, #4]
   18678:	tst	r0, #1
   1867c:	bne	18690 <_obstack_free@@Base+0x50>
   18680:	ldr	r2, [r4, #32]
   18684:	mov	r0, r1
   18688:	blx	r2
   1868c:	b	1869c <_obstack_free@@Base+0x5c>
   18690:	ldr	r2, [r4, #32]
   18694:	ldr	r0, [r4, #36]	; 0x24
   18698:	blx	r2
   1869c:	ldrb	r0, [r4, #40]	; 0x28
   186a0:	cmp	r6, #0
   186a4:	mov	r1, r6
   186a8:	orr	r0, r0, #2
   186ac:	strb	r0, [r4, #40]	; 0x28
   186b0:	bne	1865c <_obstack_free@@Base+0x1c>
   186b4:	cmp	r5, #0
   186b8:	popeq	{r4, r5, r6, sl, fp, pc}
   186bc:	bl	119b0 <abort@plt>
   186c0:	str	r5, [r4, #8]
   186c4:	str	r5, [r4, #12]
   186c8:	ldr	r0, [r1]
   186cc:	str	r1, [r4, #4]
   186d0:	str	r0, [r4, #16]
   186d4:	pop	{r4, r5, r6, sl, fp, pc}

000186d8 <_obstack_memory_used@@Base>:
   186d8:	ldr	r1, [r0, #4]
   186dc:	mov	r0, #0
   186e0:	cmp	r1, #0
   186e4:	bxeq	lr
   186e8:	ldr	r2, [r1]
   186ec:	sub	r0, r0, r1
   186f0:	ldr	r1, [r1, #4]
   186f4:	add	r0, r0, r2
   186f8:	b	186e0 <_obstack_memory_used@@Base+0x8>
   186fc:	push	{fp, lr}
   18700:	mov	fp, sp
   18704:	movw	r0, #6872	; 0x1ad8
   18708:	movw	r1, #350	; 0x15e
   1870c:	movw	r2, #253	; 0xfd
   18710:	movt	r0, #3
   18714:	movt	r1, #2
   18718:	movt	r2, #2
   1871c:	ldr	r0, [r0]
   18720:	bl	1183c <fprintf@plt>
   18724:	movw	r0, #6840	; 0x1ab8
   18728:	movt	r0, #3
   1872c:	ldr	r0, [r0]
   18730:	bl	1180c <exit@plt>
   18734:	push	{r4, r5, fp, lr}
   18738:	add	fp, sp, #8
   1873c:	cmp	r0, #0
   18740:	beq	187d4 <_obstack_memory_used@@Base+0xfc>
   18744:	mov	r1, #47	; 0x2f
   18748:	mov	r4, r0
   1874c:	bl	118d8 <strrchr@plt>
   18750:	cmp	r0, #0
   18754:	mov	r5, r4
   18758:	addne	r5, r0, #1
   1875c:	sub	r0, r5, r4
   18760:	cmp	r0, #7
   18764:	blt	187b8 <_obstack_memory_used@@Base+0xe0>
   18768:	movw	r1, #326	; 0x146
   1876c:	sub	r0, r5, #7
   18770:	mov	r2, #7
   18774:	movt	r1, #2
   18778:	bl	119a4 <strncmp@plt>
   1877c:	cmp	r0, #0
   18780:	bne	187b8 <_obstack_memory_used@@Base+0xe0>
   18784:	movw	r1, #334	; 0x14e
   18788:	mov	r0, r5
   1878c:	mov	r2, #3
   18790:	movt	r1, #2
   18794:	bl	119a4 <strncmp@plt>
   18798:	cmp	r0, #0
   1879c:	beq	187a8 <_obstack_memory_used@@Base+0xd0>
   187a0:	mov	r4, r5
   187a4:	b	187b8 <_obstack_memory_used@@Base+0xe0>
   187a8:	movw	r0, #6864	; 0x1ad0
   187ac:	add	r4, r5, #3
   187b0:	movt	r0, #3
   187b4:	str	r4, [r0]
   187b8:	movw	r0, #6868	; 0x1ad4
   187bc:	movt	r0, #3
   187c0:	str	r4, [r0]
   187c4:	movw	r0, #7000	; 0x1b58
   187c8:	movt	r0, #3
   187cc:	str	r4, [r0]
   187d0:	pop	{r4, r5, fp, pc}
   187d4:	movw	r0, #6872	; 0x1ad8
   187d8:	movt	r0, #3
   187dc:	ldr	r1, [r0]
   187e0:	movw	r0, #270	; 0x10e
   187e4:	movt	r0, #2
   187e8:	bl	11998 <fputs@plt>
   187ec:	bl	119b0 <abort@plt>
   187f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   187f4:	add	fp, sp, #28
   187f8:	sub	sp, sp, #116	; 0x74
   187fc:	mov	r8, r2
   18800:	mov	r9, r1
   18804:	mov	r4, r0
   18808:	bl	1189c <fileno@plt>
   1880c:	add	r1, sp, #8
   18810:	bl	1d7c8 <argp_failure@@Base+0x309c>
   18814:	mov	r6, #8192	; 0x2000
   18818:	cmp	r0, #0
   1881c:	blt	18884 <_obstack_memory_used@@Base+0x1ac>
   18820:	ldr	r0, [sp, #24]
   18824:	and	r0, r0, #61440	; 0xf000
   18828:	cmp	r0, #32768	; 0x8000
   1882c:	bne	18884 <_obstack_memory_used@@Base+0x1ac>
   18830:	mov	r0, r4
   18834:	bl	119e0 <ftello64@plt>
   18838:	cmp	r1, #0
   1883c:	blt	18884 <_obstack_memory_used@@Base+0x1ac>
   18840:	ldr	r2, [sp, #56]	; 0x38
   18844:	ldr	r3, [sp, #60]	; 0x3c
   18848:	subs	r7, r0, r2
   1884c:	sbcs	r7, r1, r3
   18850:	bge	18884 <_obstack_memory_used@@Base+0x1ac>
   18854:	subs	r0, r2, r0
   18858:	mvn	r2, #-2147483647	; 0x80000001
   1885c:	sbc	r1, r3, r1
   18860:	subs	r2, r2, r0
   18864:	rscs	r1, r1, #0
   18868:	bge	18880 <_obstack_memory_used@@Base+0x1a8>
   1886c:	bl	11848 <__errno_location@plt>
   18870:	mov	r1, #12
   18874:	mov	r7, #0
   18878:	str	r1, [r0]
   1887c:	b	18a84 <_obstack_memory_used@@Base+0x3ac>
   18880:	add	r6, r0, #1
   18884:	mov	r0, r6
   18888:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1888c:	mov	r7, #0
   18890:	cmp	r0, #0
   18894:	beq	18a84 <_obstack_memory_used@@Base+0x3ac>
   18898:	mov	r1, #1
   1889c:	mov	r2, r6
   188a0:	mov	r3, r4
   188a4:	mov	r5, r0
   188a8:	str	r8, [sp]
   188ac:	bl	11788 <fread@plt>
   188b0:	cmp	r0, r6
   188b4:	str	r9, [sp, #4]
   188b8:	bne	18968 <_obstack_memory_used@@Base+0x290>
   188bc:	and	r8, r9, #2
   188c0:	mov	r7, r6
   188c4:	cmn	r7, #-2147483647	; 0x80000001
   188c8:	beq	189cc <_obstack_memory_used@@Base+0x2f4>
   188cc:	mvn	r0, #-2147483648	; 0x80000000
   188d0:	mvn	r9, #-2147483648	; 0x80000000
   188d4:	eor	r0, r0, r7, lsr #1
   188d8:	cmp	r7, r0
   188dc:	addcc	r9, r7, r7, lsr #1
   188e0:	cmp	r8, #0
   188e4:	bne	18904 <_obstack_memory_used@@Base+0x22c>
   188e8:	mov	r0, r5
   188ec:	mov	r1, r9
   188f0:	bl	193f8 <_obstack_memory_used@@Base+0xd20>
   188f4:	mov	sl, r0
   188f8:	cmp	r0, #0
   188fc:	bne	18938 <_obstack_memory_used@@Base+0x260>
   18900:	b	18a04 <_obstack_memory_used@@Base+0x32c>
   18904:	mov	r0, r9
   18908:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1890c:	cmp	r0, #0
   18910:	beq	18a18 <_obstack_memory_used@@Base+0x340>
   18914:	mov	r1, r5
   18918:	mov	r2, r7
   1891c:	mov	sl, r0
   18920:	bl	11704 <memcpy@plt>
   18924:	mov	r0, r5
   18928:	mov	r1, r7
   1892c:	bl	11950 <explicit_bzero@plt>
   18930:	mov	r0, r5
   18934:	bl	1827c <argp_parse@@Base+0x126c>
   18938:	sub	r5, r9, r6
   1893c:	add	r0, sl, r6
   18940:	mov	r1, #1
   18944:	mov	r3, r4
   18948:	mov	r2, r5
   1894c:	bl	11788 <fread@plt>
   18950:	cmp	r0, r5
   18954:	add	r6, r0, r6
   18958:	mov	r5, sl
   1895c:	mov	r7, r9
   18960:	beq	188c4 <_obstack_memory_used@@Base+0x1ec>
   18964:	b	18974 <_obstack_memory_used@@Base+0x29c>
   18968:	mov	r9, r6
   1896c:	mov	sl, r5
   18970:	mov	r6, r0
   18974:	mov	r0, r4
   18978:	bl	116ec <ferror@plt>
   1897c:	cmp	r0, #0
   18980:	beq	18998 <_obstack_memory_used@@Base+0x2c0>
   18984:	ldr	r0, [sp, #4]
   18988:	and	r8, r0, #2
   1898c:	bl	11848 <__errno_location@plt>
   18990:	ldr	r4, [r0]
   18994:	b	189d8 <_obstack_memory_used@@Base+0x300>
   18998:	sub	r0, r9, #1
   1899c:	cmp	r6, r0
   189a0:	bcs	18a70 <_obstack_memory_used@@Base+0x398>
   189a4:	ldr	r0, [sp, #4]
   189a8:	add	r1, r6, #1
   189ac:	tst	r0, #2
   189b0:	bne	18a2c <_obstack_memory_used@@Base+0x354>
   189b4:	mov	r0, sl
   189b8:	bl	193f8 <_obstack_memory_used@@Base+0xd20>
   189bc:	mov	r7, r0
   189c0:	cmp	r0, #0
   189c4:	moveq	r7, sl
   189c8:	b	18a74 <_obstack_memory_used@@Base+0x39c>
   189cc:	mov	r4, #12
   189d0:	mov	sl, r5
   189d4:	mvn	r9, #-2147483648	; 0x80000000
   189d8:	cmp	r8, #0
   189dc:	mov	r7, #0
   189e0:	beq	189f0 <_obstack_memory_used@@Base+0x318>
   189e4:	mov	r0, sl
   189e8:	mov	r1, r9
   189ec:	bl	11950 <explicit_bzero@plt>
   189f0:	mov	r0, sl
   189f4:	bl	1827c <argp_parse@@Base+0x126c>
   189f8:	bl	11848 <__errno_location@plt>
   189fc:	str	r4, [r0]
   18a00:	b	18a84 <_obstack_memory_used@@Base+0x3ac>
   18a04:	bl	11848 <__errno_location@plt>
   18a08:	ldr	r4, [r0]
   18a0c:	mov	sl, r5
   18a10:	mov	r7, #0
   18a14:	b	189f0 <_obstack_memory_used@@Base+0x318>
   18a18:	bl	11848 <__errno_location@plt>
   18a1c:	ldr	r4, [r0]
   18a20:	mov	sl, r5
   18a24:	mov	r7, #0
   18a28:	b	189e4 <_obstack_memory_used@@Base+0x30c>
   18a2c:	mov	r0, r1
   18a30:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   18a34:	cmp	r0, #0
   18a38:	beq	18a64 <_obstack_memory_used@@Base+0x38c>
   18a3c:	mov	r1, sl
   18a40:	mov	r2, r6
   18a44:	mov	r7, r0
   18a48:	bl	11704 <memcpy@plt>
   18a4c:	mov	r0, sl
   18a50:	mov	r1, r9
   18a54:	bl	11950 <explicit_bzero@plt>
   18a58:	mov	r0, sl
   18a5c:	bl	1827c <argp_parse@@Base+0x126c>
   18a60:	b	18a74 <_obstack_memory_used@@Base+0x39c>
   18a64:	add	r0, sl, r6
   18a68:	sub	r1, r9, r6
   18a6c:	bl	11950 <explicit_bzero@plt>
   18a70:	mov	r7, sl
   18a74:	ldr	r1, [sp]
   18a78:	mov	r0, #0
   18a7c:	strb	r0, [r7, r6]
   18a80:	str	r6, [r1]
   18a84:	mov	r0, r7
   18a88:	sub	sp, fp, #28
   18a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a90:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18a94:	add	fp, sp, #24
   18a98:	mov	r6, r1
   18a9c:	movw	r1, #338	; 0x152
   18aa0:	mov	r5, r2
   18aa4:	movw	r2, #63090	; 0xf672
   18aa8:	movt	r2, #1
   18aac:	movt	r1, #2
   18ab0:	tst	r6, #1
   18ab4:	moveq	r1, r2
   18ab8:	bl	11938 <fopen64@plt>
   18abc:	mov	r4, #0
   18ac0:	cmp	r0, #0
   18ac4:	beq	18b38 <_obstack_memory_used@@Base+0x460>
   18ac8:	mov	r7, r0
   18acc:	ands	r8, r6, #2
   18ad0:	beq	18ae8 <_obstack_memory_used@@Base+0x410>
   18ad4:	mov	r0, r7
   18ad8:	mov	r1, #0
   18adc:	mov	r2, #2
   18ae0:	mov	r3, #0
   18ae4:	bl	1186c <setvbuf@plt>
   18ae8:	mov	r0, r7
   18aec:	mov	r1, r6
   18af0:	mov	r2, r5
   18af4:	bl	187f0 <_obstack_memory_used@@Base+0x118>
   18af8:	mov	r6, r0
   18afc:	mov	r0, r7
   18b00:	bl	118b4 <fclose@plt>
   18b04:	cmp	r0, #0
   18b08:	beq	18b34 <_obstack_memory_used@@Base+0x45c>
   18b0c:	cmp	r6, #0
   18b10:	beq	18b38 <_obstack_memory_used@@Base+0x460>
   18b14:	cmp	r8, #0
   18b18:	beq	18b28 <_obstack_memory_used@@Base+0x450>
   18b1c:	ldr	r1, [r5]
   18b20:	mov	r0, r6
   18b24:	bl	11950 <explicit_bzero@plt>
   18b28:	mov	r0, r6
   18b2c:	bl	1827c <argp_parse@@Base+0x126c>
   18b30:	b	18b38 <_obstack_memory_used@@Base+0x460>
   18b34:	mov	r4, r6
   18b38:	mov	r0, r4
   18b3c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18b40:	push	{r4, r5, r6, r7, fp, lr}
   18b44:	add	fp, sp, #16
   18b48:	sub	sp, sp, #32
   18b4c:	ldr	r7, [fp, #12]
   18b50:	ldr	r6, [fp, #8]
   18b54:	mov	r4, r2
   18b58:	mov	r5, r0
   18b5c:	cmp	r1, #0
   18b60:	beq	18b80 <_obstack_memory_used@@Base+0x4a8>
   18b64:	mov	r2, r1
   18b68:	movw	r1, #342	; 0x156
   18b6c:	str	r3, [sp]
   18b70:	mov	r0, r5
   18b74:	mov	r3, r4
   18b78:	movt	r1, #2
   18b7c:	b	18b90 <_obstack_memory_used@@Base+0x4b8>
   18b80:	movw	r1, #354	; 0x162
   18b84:	mov	r0, r5
   18b88:	mov	r2, r4
   18b8c:	movt	r1, #2
   18b90:	bl	1183c <fprintf@plt>
   18b94:	movw	r1, #1118	; 0x45e
   18b98:	movw	r2, #361	; 0x169
   18b9c:	mov	r0, r5
   18ba0:	movw	r3, #2022	; 0x7e6
   18ba4:	movt	r1, #2
   18ba8:	movt	r2, #2
   18bac:	bl	1183c <fprintf@plt>
   18bb0:	movw	r4, #2114	; 0x842
   18bb4:	mov	r1, r5
   18bb8:	movt	r4, #2
   18bbc:	mov	r0, r4
   18bc0:	bl	11998 <fputs@plt>
   18bc4:	movw	r1, #365	; 0x16d
   18bc8:	movw	r2, #536	; 0x218
   18bcc:	mov	r0, r5
   18bd0:	movt	r1, #2
   18bd4:	movt	r2, #2
   18bd8:	bl	1183c <fprintf@plt>
   18bdc:	mov	r0, r4
   18be0:	mov	r1, r5
   18be4:	bl	11998 <fputs@plt>
   18be8:	cmp	r7, #9
   18bec:	bhi	18c3c <_obstack_memory_used@@Base+0x564>
   18bf0:	add	r0, pc, #0
   18bf4:	ldr	pc, [r0, r7, lsl #2]
   18bf8:	muleq	r1, r8, sp
   18bfc:	andeq	r8, r1, r0, lsr #24
   18c00:	andeq	r8, r1, r0, ror ip
   18c04:	andeq	r8, r1, ip, lsl #25
   18c08:	andeq	r8, r1, r4, lsr #25
   18c0c:	andeq	r8, r1, r0, asr #25
   18c10:	ldrdeq	r8, [r1], -ip
   18c14:	andeq	r8, r1, r0, lsl #26
   18c18:	andeq	r8, r1, r0, ror #26
   18c1c:	andeq	r8, r1, ip, lsr #26
   18c20:	ldr	r2, [r6]
   18c24:	movw	r1, #570	; 0x23a
   18c28:	mov	r0, r5
   18c2c:	movt	r1, #2
   18c30:	sub	sp, fp, #16
   18c34:	pop	{r4, r5, r6, r7, fp, lr}
   18c38:	b	1183c <fprintf@plt>
   18c3c:	add	r7, r6, #8
   18c40:	ldm	r6, {r2, r3}
   18c44:	add	lr, r6, #20
   18c48:	ldm	r7, {r0, r1, r7}
   18c4c:	ldm	lr, {r4, ip, lr}
   18c50:	ldr	r6, [r6, #32]
   18c54:	stm	sp, {r0, r1, r7}
   18c58:	movw	r1, #889	; 0x379
   18c5c:	add	r0, sp, #12
   18c60:	stm	r0, {r4, ip, lr}
   18c64:	str	r6, [sp, #24]
   18c68:	movt	r1, #2
   18c6c:	b	18d90 <_obstack_memory_used@@Base+0x6b8>
   18c70:	ldm	r6, {r2, r3}
   18c74:	movw	r1, #586	; 0x24a
   18c78:	mov	r0, r5
   18c7c:	movt	r1, #2
   18c80:	sub	sp, fp, #16
   18c84:	pop	{r4, r5, r6, r7, fp, lr}
   18c88:	b	1183c <fprintf@plt>
   18c8c:	ldm	r6, {r2, r3}
   18c90:	ldr	r0, [r6, #8]
   18c94:	movw	r1, #609	; 0x261
   18c98:	movt	r1, #2
   18c9c:	str	r0, [sp]
   18ca0:	b	18d90 <_obstack_memory_used@@Base+0x6b8>
   18ca4:	ldm	r6, {r2, r3}
   18ca8:	ldr	r0, [r6, #8]
   18cac:	ldr	r1, [r6, #12]
   18cb0:	stm	sp, {r0, r1}
   18cb4:	movw	r1, #637	; 0x27d
   18cb8:	movt	r1, #2
   18cbc:	b	18d90 <_obstack_memory_used@@Base+0x6b8>
   18cc0:	add	r7, r6, #8
   18cc4:	ldm	r6, {r2, r3}
   18cc8:	ldm	r7, {r0, r1, r7}
   18ccc:	stm	sp, {r0, r1, r7}
   18cd0:	movw	r1, #669	; 0x29d
   18cd4:	movt	r1, #2
   18cd8:	b	18d90 <_obstack_memory_used@@Base+0x6b8>
   18cdc:	add	r7, r6, #8
   18ce0:	ldm	r6, {r2, r3}
   18ce4:	ldm	r7, {r0, r1, r7}
   18ce8:	ldr	r6, [r6, #20]
   18cec:	stm	sp, {r0, r1, r7}
   18cf0:	movw	r1, #705	; 0x2c1
   18cf4:	str	r6, [sp, #12]
   18cf8:	movt	r1, #2
   18cfc:	b	18d90 <_obstack_memory_used@@Base+0x6b8>
   18d00:	add	r7, r6, #8
   18d04:	ldm	r6, {r2, r3}
   18d08:	ldm	r7, {r0, r1, r7}
   18d0c:	ldr	r4, [r6, #20]
   18d10:	ldr	r6, [r6, #24]
   18d14:	stm	sp, {r0, r1, r7}
   18d18:	movw	r1, #745	; 0x2e9
   18d1c:	str	r4, [sp, #12]
   18d20:	str	r6, [sp, #16]
   18d24:	movt	r1, #2
   18d28:	b	18d90 <_obstack_memory_used@@Base+0x6b8>
   18d2c:	add	r7, r6, #8
   18d30:	ldm	r6, {r2, r3}
   18d34:	add	lr, r6, #20
   18d38:	ldm	r7, {r0, r1, r7}
   18d3c:	ldm	lr, {r4, ip, lr}
   18d40:	ldr	r6, [r6, #32]
   18d44:	stm	sp, {r0, r1, r7}
   18d48:	movw	r1, #837	; 0x345
   18d4c:	add	r0, sp, #12
   18d50:	stm	r0, {r4, ip, lr}
   18d54:	str	r6, [sp, #24]
   18d58:	movt	r1, #2
   18d5c:	b	18d90 <_obstack_memory_used@@Base+0x6b8>
   18d60:	add	r7, r6, #8
   18d64:	ldm	r6, {r2, r3}
   18d68:	ldm	r7, {r0, r1, r7}
   18d6c:	ldr	r4, [r6, #20]
   18d70:	ldr	ip, [r6, #24]
   18d74:	ldr	r6, [r6, #28]
   18d78:	stm	sp, {r0, r1, r7}
   18d7c:	movw	r1, #789	; 0x315
   18d80:	str	r4, [sp, #12]
   18d84:	str	ip, [sp, #16]
   18d88:	str	r6, [sp, #20]
   18d8c:	movt	r1, #2
   18d90:	mov	r0, r5
   18d94:	bl	1183c <fprintf@plt>
   18d98:	sub	sp, fp, #16
   18d9c:	pop	{r4, r5, r6, r7, fp, pc}
   18da0:	push	{r4, sl, fp, lr}
   18da4:	add	fp, sp, #8
   18da8:	sub	sp, sp, #8
   18dac:	ldr	ip, [fp, #8]
   18db0:	mov	lr, #0
   18db4:	ldr	r4, [ip, lr, lsl #2]
   18db8:	add	lr, lr, #1
   18dbc:	cmp	r4, #0
   18dc0:	bne	18db4 <_obstack_memory_used@@Base+0x6dc>
   18dc4:	sub	r4, lr, #1
   18dc8:	str	ip, [sp]
   18dcc:	str	r4, [sp, #4]
   18dd0:	bl	18b40 <_obstack_memory_used@@Base+0x468>
   18dd4:	sub	sp, fp, #8
   18dd8:	pop	{r4, sl, fp, pc}
   18ddc:	push	{r4, r5, fp, lr}
   18de0:	add	fp, sp, #8
   18de4:	sub	sp, sp, #48	; 0x30
   18de8:	ldr	r4, [fp, #8]
   18dec:	mov	ip, #0
   18df0:	add	lr, sp, #8
   18df4:	ldr	r5, [r4]
   18df8:	cmp	r5, #0
   18dfc:	str	r5, [lr, ip, lsl #2]
   18e00:	beq	18e14 <_obstack_memory_used@@Base+0x73c>
   18e04:	add	ip, ip, #1
   18e08:	add	r4, r4, #4
   18e0c:	cmp	ip, #10
   18e10:	bcc	18df4 <_obstack_memory_used@@Base+0x71c>
   18e14:	str	lr, [sp]
   18e18:	str	ip, [sp, #4]
   18e1c:	bl	18b40 <_obstack_memory_used@@Base+0x468>
   18e20:	sub	sp, fp, #8
   18e24:	pop	{r4, r5, fp, pc}
   18e28:	push	{fp, lr}
   18e2c:	mov	fp, sp
   18e30:	sub	sp, sp, #8
   18e34:	add	ip, fp, #8
   18e38:	str	ip, [sp, #4]
   18e3c:	str	ip, [sp]
   18e40:	bl	18ddc <_obstack_memory_used@@Base+0x704>
   18e44:	mov	sp, fp
   18e48:	pop	{fp, pc}
   18e4c:	push	{fp, lr}
   18e50:	mov	fp, sp
   18e54:	movw	r0, #6876	; 0x1adc
   18e58:	movt	r0, #3
   18e5c:	ldr	r1, [r0]
   18e60:	movw	r0, #2114	; 0x842
   18e64:	movt	r0, #2
   18e68:	bl	11998 <fputs@plt>
   18e6c:	movw	r0, #949	; 0x3b5
   18e70:	movw	r1, #969	; 0x3c9
   18e74:	movt	r0, #2
   18e78:	movt	r1, #2
   18e7c:	bl	116b0 <printf@plt>
   18e80:	movw	r0, #991	; 0x3df
   18e84:	movw	r1, #226	; 0xe2
   18e88:	movw	r2, #1011	; 0x3f3
   18e8c:	movt	r0, #2
   18e90:	movt	r1, #2
   18e94:	movt	r2, #2
   18e98:	bl	116b0 <printf@plt>
   18e9c:	movw	r0, #1050	; 0x41a
   18ea0:	movw	r1, #1089	; 0x441
   18ea4:	movt	r0, #2
   18ea8:	movt	r1, #2
   18eac:	pop	{fp, lr}
   18eb0:	b	116b0 <printf@plt>
   18eb4:	b	18eb8 <_obstack_memory_used@@Base+0x7e0>
   18eb8:	push	{r4, r5, r6, sl, fp, lr}
   18ebc:	add	fp, sp, #16
   18ec0:	mov	r4, r2
   18ec4:	mov	r5, r1
   18ec8:	mov	r6, r0
   18ecc:	bl	1d080 <argp_failure@@Base+0x2954>
   18ed0:	cmp	r0, #0
   18ed4:	popne	{r4, r5, r6, sl, fp, pc}
   18ed8:	cmp	r6, #0
   18edc:	beq	18ef0 <_obstack_memory_used@@Base+0x818>
   18ee0:	cmp	r5, #0
   18ee4:	cmpne	r4, #0
   18ee8:	bne	18ef0 <_obstack_memory_used@@Base+0x818>
   18eec:	pop	{r4, r5, r6, sl, fp, pc}
   18ef0:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   18ef4:	push	{fp, lr}
   18ef8:	mov	fp, sp
   18efc:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   18f00:	cmp	r0, #0
   18f04:	popne	{fp, pc}
   18f08:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   18f0c:	push	{fp, lr}
   18f10:	mov	fp, sp
   18f14:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   18f18:	cmp	r0, #0
   18f1c:	popne	{fp, pc}
   18f20:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   18f24:	push	{fp, lr}
   18f28:	mov	fp, sp
   18f2c:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   18f30:	cmp	r0, #0
   18f34:	popne	{fp, pc}
   18f38:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   18f3c:	push	{r4, r5, fp, lr}
   18f40:	add	fp, sp, #8
   18f44:	mov	r4, r1
   18f48:	mov	r5, r0
   18f4c:	bl	193f8 <_obstack_memory_used@@Base+0xd20>
   18f50:	cmp	r0, #0
   18f54:	popne	{r4, r5, fp, pc}
   18f58:	cmp	r5, #0
   18f5c:	beq	18f6c <_obstack_memory_used@@Base+0x894>
   18f60:	cmp	r4, #0
   18f64:	bne	18f6c <_obstack_memory_used@@Base+0x894>
   18f68:	pop	{r4, r5, fp, pc}
   18f6c:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   18f70:	push	{fp, lr}
   18f74:	mov	fp, sp
   18f78:	cmp	r1, #0
   18f7c:	orreq	r1, r1, #1
   18f80:	bl	193f8 <_obstack_memory_used@@Base+0xd20>
   18f84:	cmp	r0, #0
   18f88:	popne	{fp, pc}
   18f8c:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   18f90:	push	{fp, lr}
   18f94:	mov	fp, sp
   18f98:	clz	r3, r2
   18f9c:	lsr	ip, r3, #5
   18fa0:	clz	r3, r1
   18fa4:	lsr	r3, r3, #5
   18fa8:	orrs	r3, r3, ip
   18fac:	movwne	r1, #1
   18fb0:	movwne	r2, #1
   18fb4:	bl	1d080 <argp_failure@@Base+0x2954>
   18fb8:	cmp	r0, #0
   18fbc:	popne	{fp, pc}
   18fc0:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   18fc4:	push	{fp, lr}
   18fc8:	mov	fp, sp
   18fcc:	mov	r2, r1
   18fd0:	mov	r1, r0
   18fd4:	mov	r0, #0
   18fd8:	bl	1d080 <argp_failure@@Base+0x2954>
   18fdc:	cmp	r0, #0
   18fe0:	popne	{fp, pc}
   18fe4:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   18fe8:	mov	r2, r1
   18fec:	mov	r1, r0
   18ff0:	mov	r0, #0
   18ff4:	b	18f90 <_obstack_memory_used@@Base+0x8b8>
   18ff8:	mov	r2, #1
   18ffc:	b	19000 <_obstack_memory_used@@Base+0x928>
   19000:	push	{r4, r5, fp, lr}
   19004:	add	fp, sp, #8
   19008:	ldr	r5, [r1]
   1900c:	mov	r4, r1
   19010:	cmp	r0, #0
   19014:	beq	1902c <_obstack_memory_used@@Base+0x954>
   19018:	mov	r1, #1
   1901c:	add	r1, r1, r5, lsr #1
   19020:	adds	r5, r5, r1
   19024:	bcc	19044 <_obstack_memory_used@@Base+0x96c>
   19028:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   1902c:	cmp	r5, #0
   19030:	bne	19044 <_obstack_memory_used@@Base+0x96c>
   19034:	mov	r1, #64	; 0x40
   19038:	cmp	r2, #64	; 0x40
   1903c:	udiv	r5, r1, r2
   19040:	addhi	r5, r5, #1
   19044:	mov	r1, r5
   19048:	bl	18eb8 <_obstack_memory_used@@Base+0x7e0>
   1904c:	str	r5, [r4]
   19050:	pop	{r4, r5, fp, pc}
   19054:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19058:	add	fp, sp, #24
   1905c:	ldr	r6, [r1]
   19060:	mov	r8, r1
   19064:	ldr	r4, [fp, #8]
   19068:	add	r1, r6, r6, asr #1
   1906c:	cmp	r1, r6
   19070:	mvnvs	r1, #-2147483648	; 0x80000000
   19074:	cmp	r1, r3
   19078:	mov	r5, r1
   1907c:	movgt	r5, r3
   19080:	cmn	r3, #1
   19084:	movle	r5, r1
   19088:	cmn	r4, #1
   1908c:	ble	190ac <_obstack_memory_used@@Base+0x9d4>
   19090:	cmp	r4, #0
   19094:	beq	19100 <_obstack_memory_used@@Base+0xa28>
   19098:	cmn	r5, #1
   1909c:	ble	190d4 <_obstack_memory_used@@Base+0x9fc>
   190a0:	mvn	r7, #-2147483648	; 0x80000000
   190a4:	udiv	r1, r7, r4
   190a8:	b	190c8 <_obstack_memory_used@@Base+0x9f0>
   190ac:	cmn	r5, #1
   190b0:	ble	190f0 <_obstack_memory_used@@Base+0xa18>
   190b4:	cmn	r4, #1
   190b8:	beq	19100 <_obstack_memory_used@@Base+0xa28>
   190bc:	mov	r1, #-2147483648	; 0x80000000
   190c0:	mvn	r7, #-2147483648	; 0x80000000
   190c4:	sdiv	r1, r1, r4
   190c8:	cmp	r1, r5
   190cc:	bge	19100 <_obstack_memory_used@@Base+0xa28>
   190d0:	b	19110 <_obstack_memory_used@@Base+0xa38>
   190d4:	beq	19100 <_obstack_memory_used@@Base+0xa28>
   190d8:	mov	r1, #-2147483648	; 0x80000000
   190dc:	mvn	r7, #-2147483648	; 0x80000000
   190e0:	sdiv	r1, r1, r5
   190e4:	cmp	r1, r4
   190e8:	bge	19100 <_obstack_memory_used@@Base+0xa28>
   190ec:	b	19110 <_obstack_memory_used@@Base+0xa38>
   190f0:	mvn	r7, #-2147483648	; 0x80000000
   190f4:	sdiv	r1, r7, r4
   190f8:	cmp	r5, r1
   190fc:	blt	19110 <_obstack_memory_used@@Base+0xa38>
   19100:	mul	r1, r5, r4
   19104:	mov	r7, #64	; 0x40
   19108:	cmp	r1, #63	; 0x3f
   1910c:	bgt	19118 <_obstack_memory_used@@Base+0xa40>
   19110:	sdiv	r5, r7, r4
   19114:	mul	r1, r5, r4
   19118:	cmp	r0, #0
   1911c:	moveq	r7, #0
   19120:	streq	r7, [r8]
   19124:	sub	r7, r5, r6
   19128:	cmp	r7, r2
   1912c:	bge	191d0 <_obstack_memory_used@@Base+0xaf8>
   19130:	add	r5, r6, r2
   19134:	mov	r2, #0
   19138:	mov	r1, #0
   1913c:	cmp	r5, r3
   19140:	movwgt	r2, #1
   19144:	cmn	r3, #1
   19148:	movwgt	r1, #1
   1914c:	cmp	r5, r6
   19150:	bvs	191b8 <_obstack_memory_used@@Base+0xae0>
   19154:	ands	r1, r1, r2
   19158:	bne	191b8 <_obstack_memory_used@@Base+0xae0>
   1915c:	cmn	r4, #1
   19160:	ble	19180 <_obstack_memory_used@@Base+0xaa8>
   19164:	cmp	r4, #0
   19168:	beq	191cc <_obstack_memory_used@@Base+0xaf4>
   1916c:	cmn	r5, #1
   19170:	ble	191a4 <_obstack_memory_used@@Base+0xacc>
   19174:	mvn	r1, #-2147483648	; 0x80000000
   19178:	udiv	r1, r1, r4
   1917c:	b	19198 <_obstack_memory_used@@Base+0xac0>
   19180:	cmn	r5, #1
   19184:	ble	191bc <_obstack_memory_used@@Base+0xae4>
   19188:	cmn	r4, #1
   1918c:	beq	191cc <_obstack_memory_used@@Base+0xaf4>
   19190:	mov	r1, #-2147483648	; 0x80000000
   19194:	sdiv	r1, r1, r4
   19198:	cmp	r1, r5
   1919c:	bge	191cc <_obstack_memory_used@@Base+0xaf4>
   191a0:	b	191b8 <_obstack_memory_used@@Base+0xae0>
   191a4:	beq	191cc <_obstack_memory_used@@Base+0xaf4>
   191a8:	mov	r1, #-2147483648	; 0x80000000
   191ac:	sdiv	r1, r1, r5
   191b0:	cmp	r1, r4
   191b4:	bge	191cc <_obstack_memory_used@@Base+0xaf4>
   191b8:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   191bc:	mvn	r1, #-2147483648	; 0x80000000
   191c0:	sdiv	r1, r1, r4
   191c4:	cmp	r5, r1
   191c8:	blt	191b8 <_obstack_memory_used@@Base+0xae0>
   191cc:	mul	r1, r5, r4
   191d0:	bl	18f3c <_obstack_memory_used@@Base+0x864>
   191d4:	str	r5, [r8]
   191d8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   191dc:	push	{fp, lr}
   191e0:	mov	fp, sp
   191e4:	mov	r1, #1
   191e8:	bl	19374 <_obstack_memory_used@@Base+0xc9c>
   191ec:	cmp	r0, #0
   191f0:	popne	{fp, pc}
   191f4:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   191f8:	push	{fp, lr}
   191fc:	mov	fp, sp
   19200:	bl	19374 <_obstack_memory_used@@Base+0xc9c>
   19204:	cmp	r0, #0
   19208:	popne	{fp, pc}
   1920c:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   19210:	push	{fp, lr}
   19214:	mov	fp, sp
   19218:	mov	r1, #1
   1921c:	bl	19374 <_obstack_memory_used@@Base+0xc9c>
   19220:	cmp	r0, #0
   19224:	popne	{fp, pc}
   19228:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   1922c:	push	{fp, lr}
   19230:	mov	fp, sp
   19234:	bl	19374 <_obstack_memory_used@@Base+0xc9c>
   19238:	cmp	r0, #0
   1923c:	popne	{fp, pc}
   19240:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   19244:	push	{r4, r5, r6, sl, fp, lr}
   19248:	add	fp, sp, #16
   1924c:	mov	r5, r0
   19250:	mov	r0, r1
   19254:	mov	r4, r1
   19258:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1925c:	cmp	r0, #0
   19260:	beq	1927c <_obstack_memory_used@@Base+0xba4>
   19264:	mov	r1, r5
   19268:	mov	r2, r4
   1926c:	mov	r6, r0
   19270:	bl	11704 <memcpy@plt>
   19274:	mov	r0, r6
   19278:	pop	{r4, r5, r6, sl, fp, pc}
   1927c:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   19280:	push	{r4, r5, r6, sl, fp, lr}
   19284:	add	fp, sp, #16
   19288:	mov	r5, r0
   1928c:	mov	r0, r1
   19290:	mov	r4, r1
   19294:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   19298:	cmp	r0, #0
   1929c:	beq	192b8 <_obstack_memory_used@@Base+0xbe0>
   192a0:	mov	r1, r5
   192a4:	mov	r2, r4
   192a8:	mov	r6, r0
   192ac:	bl	11704 <memcpy@plt>
   192b0:	mov	r0, r6
   192b4:	pop	{r4, r5, r6, sl, fp, pc}
   192b8:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   192bc:	push	{r4, r5, r6, sl, fp, lr}
   192c0:	add	fp, sp, #16
   192c4:	mov	r5, r0
   192c8:	add	r0, r1, #1
   192cc:	mov	r4, r1
   192d0:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   192d4:	cmp	r0, #0
   192d8:	beq	19300 <_obstack_memory_used@@Base+0xc28>
   192dc:	mov	r6, r0
   192e0:	mov	r0, #0
   192e4:	mov	r1, r5
   192e8:	mov	r2, r4
   192ec:	strb	r0, [r6, r4]
   192f0:	mov	r0, r6
   192f4:	bl	11704 <memcpy@plt>
   192f8:	mov	r0, r6
   192fc:	pop	{r4, r5, r6, sl, fp, pc}
   19300:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   19304:	push	{r4, r5, r6, sl, fp, lr}
   19308:	add	fp, sp, #16
   1930c:	mov	r4, r0
   19310:	bl	11824 <strlen@plt>
   19314:	add	r5, r0, #1
   19318:	mov	r0, r5
   1931c:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   19320:	cmp	r0, #0
   19324:	beq	19340 <_obstack_memory_used@@Base+0xc68>
   19328:	mov	r1, r4
   1932c:	mov	r2, r5
   19330:	mov	r6, r0
   19334:	bl	11704 <memcpy@plt>
   19338:	mov	r0, r6
   1933c:	pop	{r4, r5, r6, sl, fp, pc}
   19340:	bl	19344 <_obstack_memory_used@@Base+0xc6c>
   19344:	push	{fp, lr}
   19348:	mov	fp, sp
   1934c:	movw	r0, #6840	; 0x1ab8
   19350:	movw	r2, #55593	; 0xd929
   19354:	movw	r3, #253	; 0xfd
   19358:	mov	r1, #0
   1935c:	movt	r0, #3
   19360:	movt	r2, #1
   19364:	movt	r3, #2
   19368:	ldr	r0, [r0]
   1936c:	bl	11794 <error@plt>
   19370:	bl	119b0 <abort@plt>
   19374:	clz	r2, r1
   19378:	clz	r3, r0
   1937c:	lsr	r2, r2, #5
   19380:	lsr	r3, r3, #5
   19384:	orrs	r2, r3, r2
   19388:	movwne	r1, #1
   1938c:	movwne	r0, #1
   19390:	cmp	r1, #0
   19394:	beq	193c4 <_obstack_memory_used@@Base+0xcec>
   19398:	mvn	r2, #-2147483648	; 0x80000000
   1939c:	udiv	r2, r2, r1
   193a0:	cmp	r2, r0
   193a4:	bcs	193c4 <_obstack_memory_used@@Base+0xcec>
   193a8:	push	{fp, lr}
   193ac:	mov	fp, sp
   193b0:	bl	11848 <__errno_location@plt>
   193b4:	mov	r1, #12
   193b8:	str	r1, [r0]
   193bc:	mov	r0, #0
   193c0:	pop	{fp, pc}
   193c4:	b	1165c <calloc@plt>
   193c8:	cmp	r0, #0
   193cc:	movweq	r0, #1
   193d0:	cmn	r0, #1
   193d4:	ble	193dc <_obstack_memory_used@@Base+0xd04>
   193d8:	b	117b8 <malloc@plt>
   193dc:	push	{fp, lr}
   193e0:	mov	fp, sp
   193e4:	bl	11848 <__errno_location@plt>
   193e8:	mov	r1, #12
   193ec:	str	r1, [r0]
   193f0:	mov	r0, #0
   193f4:	pop	{fp, pc}
   193f8:	push	{fp, lr}
   193fc:	mov	fp, sp
   19400:	cmp	r0, #0
   19404:	beq	19420 <_obstack_memory_used@@Base+0xd48>
   19408:	cmp	r1, #0
   1940c:	beq	1942c <_obstack_memory_used@@Base+0xd54>
   19410:	cmn	r1, #1
   19414:	ble	19434 <_obstack_memory_used@@Base+0xd5c>
   19418:	pop	{fp, lr}
   1941c:	b	11740 <realloc@plt>
   19420:	mov	r0, r1
   19424:	pop	{fp, lr}
   19428:	b	193c8 <_obstack_memory_used@@Base+0xcf0>
   1942c:	bl	1827c <argp_parse@@Base+0x126c>
   19430:	b	19440 <_obstack_memory_used@@Base+0xd68>
   19434:	bl	11848 <__errno_location@plt>
   19438:	mov	r1, #12
   1943c:	str	r1, [r0]
   19440:	mov	r0, #0
   19444:	pop	{fp, pc}

00019448 <argp_help@@Base>:
   19448:	push	{fp, lr}
   1944c:	mov	fp, sp
   19450:	sub	sp, sp, #8
   19454:	mov	ip, r2
   19458:	mov	r2, r1
   1945c:	str	r3, [sp]
   19460:	mov	r1, #0
   19464:	mov	r3, ip
   19468:	bl	19474 <argp_help@@Base+0x2c>
   1946c:	mov	sp, fp
   19470:	pop	{fp, pc}
   19474:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19478:	add	fp, sp, #28
   1947c:	sub	sp, sp, #108	; 0x6c
   19480:	cmp	r2, #0
   19484:	str	r0, [fp, #-112]	; 0xffffff90
   19488:	beq	1a3fc <argp_help@@Base+0xfb4>
   1948c:	ldr	r0, [fp, #8]
   19490:	mov	r6, r3
   19494:	mov	r7, r2
   19498:	mov	r9, r1
   1949c:	str	r0, [fp, #-92]	; 0xffffffa4
   194a0:	mov	r0, r2
   194a4:	bl	11914 <flockfile@plt>
   194a8:	movw	sl, #6800	; 0x1a90
   194ac:	str	r9, [fp, #-100]	; 0xffffff9c
   194b0:	str	r7, [fp, #-132]	; 0xffffff7c
   194b4:	movt	sl, #3
   194b8:	ldr	r0, [sl, #36]	; 0x24
   194bc:	cmp	r0, #0
   194c0:	bne	197ec <argp_help@@Base+0x3a4>
   194c4:	movw	r0, #1281	; 0x501
   194c8:	str	r6, [fp, #-136]	; 0xffffff78
   194cc:	movt	r0, #2
   194d0:	bl	117a0 <getenv@plt>
   194d4:	mov	r9, r0
   194d8:	mov	r0, sl
   194dc:	sub	r1, fp, #88	; 0x58
   194e0:	ldm	r0!, {r2, r3, r5, r6, r7}
   194e4:	cmp	r9, #0
   194e8:	stmia	r1!, {r2, r3, r5, r6, r7}
   194ec:	ldm	r0, {r2, r3, r5, r6, r7}
   194f0:	stm	r1, {r2, r3, r5, r6, r7}
   194f4:	beq	197e0 <argp_help@@Base+0x398>
   194f8:	ldrb	r6, [r9]
   194fc:	cmp	r6, #0
   19500:	beq	1977c <argp_help@@Base+0x334>
   19504:	bl	11800 <__ctype_b_loc@plt>
   19508:	movw	r5, #1944	; 0x798
   1950c:	str	r0, [fp, #-96]	; 0xffffffa0
   19510:	movt	r5, #2
   19514:	ldr	r0, [fp, #-96]	; 0xffffffa0
   19518:	ldr	r7, [r0]
   1951c:	uxtb	r0, r6
   19520:	add	r0, r7, r0, lsl #1
   19524:	b	19530 <argp_help@@Base+0xe8>
   19528:	ldrb	r6, [r9, #1]!
   1952c:	add	r0, r7, r6, lsl #1
   19530:	ldrh	r0, [r0]
   19534:	tst	r0, #8192	; 0x2000
   19538:	bne	19528 <argp_help@@Base+0xe0>
   1953c:	tst	r0, #1024	; 0x400
   19540:	beq	19750 <argp_help@@Base+0x308>
   19544:	mov	r2, r6
   19548:	mov	r1, r9
   1954c:	b	19554 <argp_help@@Base+0x10c>
   19550:	ldrb	r2, [r1, #1]!
   19554:	uxtb	r3, r2
   19558:	add	r0, r7, r3, lsl #1
   1955c:	ldrh	r0, [r0]
   19560:	tst	r0, #8
   19564:	bne	19550 <argp_help@@Base+0x108>
   19568:	cmp	r3, #95	; 0x5f
   1956c:	cmpne	r3, #45	; 0x2d
   19570:	beq	19550 <argp_help@@Base+0x108>
   19574:	tst	r0, #8192	; 0x2000
   19578:	mov	r4, r1
   1957c:	beq	19598 <argp_help@@Base+0x150>
   19580:	mov	r4, r1
   19584:	ldrb	r2, [r4, #1]!
   19588:	add	r0, r7, r2, lsl #1
   1958c:	ldrh	r0, [r0]
   19590:	tst	r0, #8192	; 0x2000
   19594:	bne	19584 <argp_help@@Base+0x13c>
   19598:	sub	sl, r1, r9
   1959c:	uxtb	r1, r2
   195a0:	cmp	r1, #0
   195a4:	cmpne	r1, #44	; 0x2c
   195a8:	bne	195f8 <argp_help@@Base+0x1b0>
   195ac:	uxtb	r0, r6
   195b0:	mov	r6, #1
   195b4:	cmp	r0, #110	; 0x6e
   195b8:	bne	195f0 <argp_help@@Base+0x1a8>
   195bc:	ldrb	r0, [r9, #1]
   195c0:	mov	r6, #1
   195c4:	cmp	r0, #111	; 0x6f
   195c8:	bne	195f0 <argp_help@@Base+0x1a8>
   195cc:	ldrb	r0, [r9, #2]
   195d0:	mov	r6, #1
   195d4:	cmp	r0, #45	; 0x2d
   195d8:	bne	195f0 <argp_help@@Base+0x1a8>
   195dc:	sub	sl, sl, #3
   195e0:	add	r9, r9, #3
   195e4:	mov	r8, #0
   195e8:	mov	r6, #1
   195ec:	b	19668 <argp_help@@Base+0x220>
   195f0:	mov	r8, #1
   195f4:	b	19668 <argp_help@@Base+0x220>
   195f8:	cmp	r1, #61	; 0x3d
   195fc:	bne	19614 <argp_help@@Base+0x1cc>
   19600:	ldrb	r0, [r4, #1]!
   19604:	add	r0, r7, r0, lsl #1
   19608:	ldrh	r0, [r0]
   1960c:	tst	r0, #8192	; 0x2000
   19610:	bne	19600 <argp_help@@Base+0x1b8>
   19614:	mov	r6, #0
   19618:	tst	r0, #2048	; 0x800
   1961c:	bne	19628 <argp_help@@Base+0x1e0>
   19620:	mov	r8, #0
   19624:	b	19668 <argp_help@@Base+0x220>
   19628:	mov	r0, r4
   1962c:	bl	1192c <atoi@plt>
   19630:	mov	r8, r0
   19634:	ldrb	r0, [r4, #1]!
   19638:	add	r0, r7, r0, lsl #1
   1963c:	ldrh	r0, [r0]
   19640:	tst	r0, #2048	; 0x800
   19644:	bne	19634 <argp_help@@Base+0x1ec>
   19648:	mov	r6, #0
   1964c:	tst	r0, #8192	; 0x2000
   19650:	beq	19668 <argp_help@@Base+0x220>
   19654:	ldrb	r0, [r4, #1]!
   19658:	add	r0, r7, r0, lsl #1
   1965c:	ldrb	r0, [r0, #1]
   19660:	tst	r0, #32
   19664:	bne	19654 <argp_help@@Base+0x20c>
   19668:	mov	r7, r5
   1966c:	mov	r0, r7
   19670:	bl	11824 <strlen@plt>
   19674:	cmp	r0, sl
   19678:	bne	19694 <argp_help@@Base+0x24c>
   1967c:	mov	r0, r9
   19680:	mov	r1, r7
   19684:	mov	r2, sl
   19688:	bl	119a4 <strncmp@plt>
   1968c:	cmp	r0, #0
   19690:	beq	196a8 <argp_help@@Base+0x260>
   19694:	add	r7, r7, #16
   19698:	add	r0, r5, #144	; 0x90
   1969c:	cmp	r7, r0
   196a0:	bcc	1966c <argp_help@@Base+0x224>
   196a4:	b	196c8 <argp_help@@Base+0x280>
   196a8:	cmp	r6, #0
   196ac:	beq	196bc <argp_help@@Base+0x274>
   196b0:	ldrb	r0, [r7, #14]
   196b4:	cmp	r0, #0
   196b8:	beq	19724 <argp_help@@Base+0x2dc>
   196bc:	ldrb	r0, [r7, #15]
   196c0:	sub	r1, fp, #88	; 0x58
   196c4:	str	r8, [r1, r0]
   196c8:	add	r0, r5, #144	; 0x90
   196cc:	cmp	r7, r0
   196d0:	bne	196fc <argp_help@@Base+0x2b4>
   196d4:	sub	sp, sp, #8
   196d8:	str	sl, [sp]
   196dc:	str	r9, [sp, #4]
   196e0:	movw	r3, #1342	; 0x53e
   196e4:	mov	r1, #0
   196e8:	mov	r2, #0
   196ec:	ldr	r0, [fp, #-100]	; 0xffffff9c
   196f0:	movt	r3, #2
   196f4:	bl	1a72c <argp_failure@@Base>
   196f8:	add	sp, sp, #8
   196fc:	mov	r9, r4
   19700:	movw	sl, #6800	; 0x1a90
   19704:	ldrb	r0, [r9], #1
   19708:	movt	sl, #3
   1970c:	cmp	r0, #44	; 0x2c
   19710:	movne	r9, r4
   19714:	ldrb	r6, [r9]
   19718:	cmp	r6, #0
   1971c:	bne	19514 <argp_help@@Base+0xcc>
   19720:	b	1977c <argp_help@@Base+0x334>
   19724:	sub	sp, sp, #8
   19728:	str	sl, [sp]
   1972c:	str	r9, [sp, #4]
   19730:	movw	r3, #1295	; 0x50f
   19734:	mov	r1, #0
   19738:	mov	r2, #0
   1973c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19740:	movt	r3, #2
   19744:	bl	1a72c <argp_failure@@Base>
   19748:	add	sp, sp, #8
   1974c:	b	196c8 <argp_help@@Base+0x280>
   19750:	tst	r6, #255	; 0xff
   19754:	beq	1977c <argp_help@@Base+0x334>
   19758:	sub	sp, sp, #8
   1975c:	str	r9, [sp]
   19760:	movw	r3, #1380	; 0x564
   19764:	mov	r1, #0
   19768:	mov	r2, #0
   1976c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19770:	movt	r3, #2
   19774:	bl	1a72c <argp_failure@@Base>
   19778:	add	sp, sp, #8
   1977c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   19780:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19784:	movw	r7, #1944	; 0x798
   19788:	sub	r5, fp, #88	; 0x58
   1978c:	movt	r7, #2
   19790:	add	r2, r7, #144	; 0x90
   19794:	ldrb	r3, [r7, #14]
   19798:	cmp	r3, #0
   1979c:	bne	197b8 <argp_help@@Base+0x370>
   197a0:	ldrb	r3, [r7, #15]
   197a4:	cmp	r3, #32
   197a8:	beq	197b8 <argp_help@@Base+0x370>
   197ac:	ldr	r3, [r5, r3]
   197b0:	cmp	r3, r1
   197b4:	bge	1a534 <argp_help@@Base+0x10ec>
   197b8:	add	r7, r7, #16
   197bc:	cmp	r7, r2
   197c0:	bcc	19794 <argp_help@@Base+0x34c>
   197c4:	ldm	r5!, {r1, r2, r3, r7}
   197c8:	mov	r0, sl
   197cc:	stmia	r0!, {r1, r2, r3, r7}
   197d0:	ldm	r5, {r1, r2, r3, r6, r7}
   197d4:	stm	r0, {r1, r2, r3, r6, r7}
   197d8:	mov	r0, #1
   197dc:	str	r0, [sl, #36]	; 0x24
   197e0:	ldr	r7, [fp, #-132]	; 0xffffff7c
   197e4:	ldr	r6, [fp, #-136]	; 0xffffff78
   197e8:	ldr	r9, [fp, #-100]	; 0xffffff9c
   197ec:	ldr	r2, [sl, #32]
   197f0:	mov	r0, r7
   197f4:	mov	r1, #0
   197f8:	mov	r3, #0
   197fc:	mov	r5, #0
   19800:	bl	1d0bc <argp_failure@@Base+0x2990>
   19804:	cmp	r0, #0
   19808:	beq	19a8c <argp_help@@Base+0x644>
   1980c:	mov	r8, r0
   19810:	tst	r6, #11
   19814:	beq	1987c <argp_help@@Base+0x434>
   19818:	ldr	r0, [fp, #-112]	; 0xffffff90
   1981c:	mov	r1, #0
   19820:	mov	r4, #0
   19824:	bl	1a86c <argp_failure@@Base+0x140>
   19828:	movw	r1, #60416	; 0xec00
   1982c:	mov	r5, r0
   19830:	movt	r1, #1
   19834:	bl	1aeb0 <argp_failure@@Base+0x784>
   19838:	movw	r1, #135	; 0x87
   1983c:	mov	r0, r5
   19840:	movt	r1, #2
   19844:	bl	1aeb0 <argp_failure@@Base+0x784>
   19848:	ldr	r1, [r5, #4]
   1984c:	cmp	r1, #0
   19850:	beq	1987c <argp_help@@Base+0x434>
   19854:	ldr	r0, [r5]
   19858:	add	r2, r0, #24
   1985c:	str	r4, [r2], #28
   19860:	add	r4, r4, #1
   19864:	cmp	r1, r4
   19868:	bne	1985c <argp_help@@Base+0x414>
   1986c:	movw	r3, #47136	; 0xb820
   19870:	mov	r2, #28
   19874:	movt	r3, #1
   19878:	bl	11944 <qsort@plt>
   1987c:	tst	r6, #3
   19880:	str	r5, [fp, #-116]	; 0xffffff8c
   19884:	beq	19a9c <argp_help@@Base+0x654>
   19888:	ldr	r0, [fp, #-112]	; 0xffffff90
   1988c:	bl	1af34 <argp_failure@@Base+0x808>
   19890:	mov	r2, r0
   19894:	add	r0, r0, #7
   19898:	bic	r0, r0, #7
   1989c:	sub	r0, sp, r0
   198a0:	mov	sp, r0
   198a4:	mov	r1, #0
   198a8:	str	r0, [fp, #-96]	; 0xffffffa0
   198ac:	bl	11878 <memset@plt>
   198b0:	mov	r5, #1
   198b4:	ldr	r1, [r8, #24]
   198b8:	ldr	r2, [r8, #28]
   198bc:	ldr	r0, [r8, #16]
   198c0:	ldr	r7, [sl, #28]
   198c4:	sub	r1, r2, r1
   198c8:	cmp	r1, r0
   198cc:	bls	198d8 <argp_help@@Base+0x490>
   198d0:	mov	r0, r8
   198d4:	bl	1d17c <argp_failure@@Base+0x2a50>
   198d8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   198dc:	ldr	r4, [r8, #12]
   198e0:	movw	r1, #1186	; 0x4a2
   198e4:	str	r7, [r8, #12]
   198e8:	tst	r5, #1
   198ec:	movt	r1, #2
   198f0:	str	r0, [fp, #-88]	; 0xffffffa8
   198f4:	mov	r0, r8
   198f8:	beq	19908 <argp_help@@Base+0x4c0>
   198fc:	movw	r2, #1192	; 0x4a8
   19900:	movt	r2, #2
   19904:	b	19910 <argp_help@@Base+0x4c8>
   19908:	movw	r2, #1199	; 0x4af
   1990c:	movt	r2, #2
   19910:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19914:	bl	1d6dc <argp_failure@@Base+0x2fb0>
   19918:	ldr	r1, [r8, #24]
   1991c:	ldr	r2, [r8, #28]
   19920:	ldr	r0, [r8, #16]
   19924:	ldr	r5, [sl, #28]
   19928:	sub	r1, r2, r1
   1992c:	cmp	r1, r0
   19930:	bls	1993c <argp_help@@Base+0x4f4>
   19934:	mov	r0, r8
   19938:	bl	1d17c <argp_failure@@Base+0x2a50>
   1993c:	ldr	sl, [r8, #4]
   19940:	tst	r6, #2
   19944:	str	r5, [r8, #4]
   19948:	bne	19960 <argp_help@@Base+0x518>
   1994c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   19950:	mov	r1, r8
   19954:	bl	1af9c <argp_failure@@Base+0x870>
   19958:	orr	r6, r6, #2
   1995c:	b	199c4 <argp_help@@Base+0x57c>
   19960:	ldr	r0, [fp, #-116]	; 0xffffff8c
   19964:	ldr	r0, [r0, #4]
   19968:	cmp	r0, #0
   1996c:	beq	199c4 <argp_help@@Base+0x57c>
   19970:	ldr	r0, [r8, #28]
   19974:	ldr	r1, [r8, #32]
   19978:	add	r2, r0, #12
   1997c:	cmp	r2, r1
   19980:	bls	1999c <argp_help@@Base+0x554>
   19984:	mov	r0, r8
   19988:	mov	r1, #12
   1998c:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   19990:	cmp	r0, #0
   19994:	beq	199c4 <argp_help@@Base+0x57c>
   19998:	ldr	r0, [r8, #28]
   1999c:	movw	r1, #1928	; 0x788
   199a0:	movt	r1, #2
   199a4:	vldr	d16, [r1]
   199a8:	movw	r1, #11822	; 0x2e2e
   199ac:	movt	r1, #23854	; 0x5d2e
   199b0:	str	r1, [r0, #8]
   199b4:	vst1.8	{d16}, [r0]
   199b8:	ldr	r0, [r8, #28]
   199bc:	add	r0, r0, #12
   199c0:	str	r0, [r8, #28]
   199c4:	sub	sp, sp, #8
   199c8:	str	r8, [sp]
   199cc:	mov	r1, r9
   199d0:	sub	r2, fp, #88	; 0x58
   199d4:	mov	r3, #1
   199d8:	ldr	r0, [fp, #-112]	; 0xffffff90
   199dc:	bl	1b134 <argp_failure@@Base+0xa08>
   199e0:	add	sp, sp, #8
   199e4:	mov	r9, r0
   199e8:	ldr	r2, [r8, #24]
   199ec:	ldr	r0, [r8, #28]
   199f0:	ldr	r1, [r8, #16]
   199f4:	sub	r2, r0, r2
   199f8:	cmp	r2, r1
   199fc:	bls	19a18 <argp_help@@Base+0x5d0>
   19a00:	mov	r0, r8
   19a04:	bl	1d17c <argp_failure@@Base+0x2a50>
   19a08:	ldr	r2, [r8, #24]
   19a0c:	ldr	r0, [r8, #28]
   19a10:	ldr	r1, [r8, #16]
   19a14:	sub	r2, r0, r2
   19a18:	cmp	r2, r1
   19a1c:	str	r4, [r8, #12]
   19a20:	bls	19a30 <argp_help@@Base+0x5e8>
   19a24:	mov	r0, r8
   19a28:	bl	1d17c <argp_failure@@Base+0x2a50>
   19a2c:	ldr	r0, [r8, #28]
   19a30:	str	sl, [r8, #4]
   19a34:	movw	sl, #6800	; 0x1a90
   19a38:	ldr	r1, [r8, #32]
   19a3c:	movt	sl, #3
   19a40:	cmp	r0, r1
   19a44:	bcc	19a60 <argp_help@@Base+0x618>
   19a48:	mov	r0, r8
   19a4c:	mov	r1, #1
   19a50:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   19a54:	cmp	r0, #0
   19a58:	beq	19a70 <argp_help@@Base+0x628>
   19a5c:	ldr	r0, [r8, #28]
   19a60:	add	r1, r0, #1
   19a64:	str	r1, [r8, #28]
   19a68:	mov	r1, #10
   19a6c:	strb	r1, [r0]
   19a70:	cmp	r9, #0
   19a74:	ldr	r9, [fp, #-100]	; 0xffffff9c
   19a78:	mov	r5, #0
   19a7c:	bne	198b4 <argp_help@@Base+0x46c>
   19a80:	ldr	r7, [fp, #-132]	; 0xffffff7c
   19a84:	mov	r5, #1
   19a88:	b	19aa0 <argp_help@@Base+0x658>
   19a8c:	mov	r0, r7
   19a90:	sub	sp, fp, #28
   19a94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19a98:	b	11758 <funlockfile@plt>
   19a9c:	mov	r5, #0
   19aa0:	tst	r6, #16
   19aa4:	beq	19ad0 <argp_help@@Base+0x688>
   19aa8:	sub	sp, sp, #8
   19aac:	mov	r0, #1
   19ab0:	mov	r1, r9
   19ab4:	mov	r2, #0
   19ab8:	mov	r3, #0
   19abc:	stm	sp, {r0, r8}
   19ac0:	ldr	r0, [fp, #-112]	; 0xffffff90
   19ac4:	bl	1b350 <argp_failure@@Base+0xc24>
   19ac8:	add	sp, sp, #8
   19acc:	orr	r5, r0, r5
   19ad0:	tst	r6, #4
   19ad4:	beq	19af4 <argp_help@@Base+0x6ac>
   19ad8:	ldr	r2, [fp, #-92]	; 0xffffffa4
   19adc:	movw	r1, #1206	; 0x4b6
   19ae0:	mov	r0, r8
   19ae4:	movt	r1, #2
   19ae8:	mov	r3, r2
   19aec:	bl	1d6dc <argp_failure@@Base+0x2fb0>
   19af0:	mov	r5, #1
   19af4:	tst	r6, #8
   19af8:	beq	1a344 <argp_help@@Base+0xefc>
   19afc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   19b00:	ldr	r1, [r0, #4]
   19b04:	cmp	r1, #0
   19b08:	beq	1a344 <argp_help@@Base+0xefc>
   19b0c:	cmp	r5, #0
   19b10:	beq	19b84 <argp_help@@Base+0x73c>
   19b14:	mov	r2, r8
   19b18:	ldr	r0, [r2, #28]!
   19b1c:	mov	r3, r2
   19b20:	ldr	r1, [r3, #4]!
   19b24:	str	r3, [fp, #-108]	; 0xffffff94
   19b28:	cmp	r0, r1
   19b2c:	ldr	r4, [fp, #-116]	; 0xffffff8c
   19b30:	str	r2, [fp, #-96]	; 0xffffffa0
   19b34:	bcc	19b54 <argp_help@@Base+0x70c>
   19b38:	mov	r0, r8
   19b3c:	mov	r1, #1
   19b40:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   19b44:	cmp	r0, #0
   19b48:	beq	19b64 <argp_help@@Base+0x71c>
   19b4c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   19b50:	ldr	r0, [r2]
   19b54:	add	r1, r0, #1
   19b58:	str	r1, [r2]
   19b5c:	mov	r1, #10
   19b60:	strb	r1, [r0]
   19b64:	ldr	r1, [r4, #4]
   19b68:	mov	r0, #0
   19b6c:	str	r0, [fp, #-44]	; 0xffffffd4
   19b70:	str	r0, [fp, #-48]	; 0xffffffd0
   19b74:	str	r0, [fp, #-40]	; 0xffffffd8
   19b78:	cmp	r1, #0
   19b7c:	bne	19ba4 <argp_help@@Base+0x75c>
   19b80:	b	1a33c <argp_help@@Base+0xef4>
   19b84:	mov	r0, #0
   19b88:	str	r0, [fp, #-44]	; 0xffffffd4
   19b8c:	str	r0, [fp, #-48]	; 0xffffffd0
   19b90:	str	r0, [fp, #-40]	; 0xffffffd8
   19b94:	add	r0, r8, #32
   19b98:	str	r0, [fp, #-108]	; 0xffffff94
   19b9c:	add	r0, r8, #28
   19ba0:	str	r0, [fp, #-96]	; 0xffffffa0
   19ba4:	str	r6, [fp, #-136]	; 0xffffff78
   19ba8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   19bac:	ldr	r4, [fp, #-96]	; 0xffffffa0
   19bb0:	ldr	r5, [r0]
   19bb4:	str	r1, [fp, #-120]	; 0xffffff88
   19bb8:	ldr	r1, [r8, #24]
   19bbc:	ldr	r2, [r4]
   19bc0:	ldr	r0, [r8, #16]
   19bc4:	ldr	r7, [r5]
   19bc8:	mov	r6, r5
   19bcc:	ldr	r5, [r5, #8]
   19bd0:	sub	r1, r2, r1
   19bd4:	cmp	r1, r0
   19bd8:	bls	19be4 <argp_help@@Base+0x79c>
   19bdc:	mov	r0, r8
   19be0:	bl	1d17c <argp_failure@@Base+0x2a50>
   19be4:	mov	r9, #0
   19be8:	sub	r0, fp, #48	; 0x30
   19bec:	ldr	r2, [r8, #4]
   19bf0:	ldr	r1, [r8, #12]
   19bf4:	str	r9, [r8, #4]
   19bf8:	str	r8, [fp, #-84]	; 0xffffffac
   19bfc:	str	r6, [fp, #-88]	; 0xffffffa8
   19c00:	str	r0, [fp, #-80]	; 0xffffffb0
   19c04:	mov	r0, #1
   19c08:	str	r0, [fp, #-76]	; 0xffffffb4
   19c0c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   19c10:	str	r7, [fp, #-92]	; 0xffffffa4
   19c14:	str	r6, [fp, #-104]	; 0xffffff98
   19c18:	str	r1, [fp, #-124]	; 0xffffff84
   19c1c:	str	r2, [fp, #-128]	; 0xffffff80
   19c20:	str	r0, [fp, #-72]	; 0xffffffb8
   19c24:	ldrb	r0, [r7, #12]
   19c28:	tst	r0, #8
   19c2c:	bne	19c70 <argp_help@@Base+0x828>
   19c30:	ldr	r0, [r6, #4]
   19c34:	cmp	r0, #0
   19c38:	beq	19c70 <argp_help@@Base+0x828>
   19c3c:	ldr	r1, [fp, #-92]	; 0xffffffa4
   19c40:	add	r1, r1, #12
   19c44:	ldr	r2, [r1, #-12]
   19c48:	cmp	r2, #0
   19c4c:	beq	19c5c <argp_help@@Base+0x814>
   19c50:	ldrb	r2, [r1]
   19c54:	tst	r2, #2
   19c58:	beq	19c6c <argp_help@@Base+0x824>
   19c5c:	add	r1, r1, #24
   19c60:	subs	r0, r0, #1
   19c64:	bne	19c44 <argp_help@@Base+0x7fc>
   19c68:	b	19c70 <argp_help@@Base+0x828>
   19c6c:	mov	r9, #1
   19c70:	ldr	r2, [r4]
   19c74:	ldr	r1, [r8, #24]
   19c78:	ldr	r0, [r8, #16]
   19c7c:	ldr	r4, [sl, #8]
   19c80:	sub	r1, r2, r1
   19c84:	cmp	r1, r0
   19c88:	bls	19c94 <argp_help@@Base+0x84c>
   19c8c:	mov	r0, r8
   19c90:	bl	1d17c <argp_failure@@Base+0x2a50>
   19c94:	ldr	r0, [fp, #-104]	; 0xffffff98
   19c98:	str	r4, [r8, #12]
   19c9c:	ldr	sl, [r0, #4]
   19ca0:	cmp	sl, #0
   19ca4:	beq	19df0 <argp_help@@Base+0x9a8>
   19ca8:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19cac:	add	r6, r0, #12
   19cb0:	ldr	r4, [r6]
   19cb4:	tst	r4, #8
   19cb8:	bne	19de4 <argp_help@@Base+0x99c>
   19cbc:	ldr	r7, [r6, #-8]
   19cc0:	sub	r0, r7, #1
   19cc4:	cmp	r0, #254	; 0xfe
   19cc8:	bhi	19de4 <argp_help@@Base+0x99c>
   19ccc:	bl	11800 <__ctype_b_loc@plt>
   19cd0:	ldr	r0, [r0]
   19cd4:	add	r0, r0, r7, lsl #1
   19cd8:	ldrb	r0, [r0, #1]
   19cdc:	tst	r0, #64	; 0x40
   19ce0:	beq	19de4 <argp_help@@Base+0x99c>
   19ce4:	ldrb	r0, [r5]
   19ce8:	cmp	r7, r0
   19cec:	bne	19de4 <argp_help@@Base+0x99c>
   19cf0:	tst	r4, #2
   19cf4:	bne	19de0 <argp_help@@Base+0x998>
   19cf8:	movw	r0, #6800	; 0x1a90
   19cfc:	sub	r1, fp, #88	; 0x58
   19d00:	movt	r0, #3
   19d04:	ldr	r0, [r0, #8]
   19d08:	bl	1bf10 <argp_failure@@Base+0x17e4>
   19d0c:	ldr	r1, [fp, #-108]	; 0xffffff94
   19d10:	ldr	r4, [fp, #-96]	; 0xffffffa0
   19d14:	ldr	r0, [r4]
   19d18:	ldr	r1, [r1]
   19d1c:	cmp	r0, r1
   19d20:	bcc	19d3c <argp_help@@Base+0x8f4>
   19d24:	mov	r0, r8
   19d28:	mov	r1, #1
   19d2c:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   19d30:	cmp	r0, #0
   19d34:	beq	19d4c <argp_help@@Base+0x904>
   19d38:	ldr	r0, [r4]
   19d3c:	add	r1, r0, #1
   19d40:	str	r1, [r4]
   19d44:	mov	r1, #45	; 0x2d
   19d48:	strb	r1, [r0]
   19d4c:	ldr	r1, [fp, #-108]	; 0xffffff94
   19d50:	ldr	r0, [r4]
   19d54:	mov	r2, r4
   19d58:	ldrb	r4, [r5]
   19d5c:	ldr	r1, [r1]
   19d60:	cmp	r0, r1
   19d64:	bcc	19d84 <argp_help@@Base+0x93c>
   19d68:	mov	r0, r8
   19d6c:	mov	r1, #1
   19d70:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   19d74:	cmp	r0, #0
   19d78:	beq	19d90 <argp_help@@Base+0x948>
   19d7c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   19d80:	ldr	r0, [r2]
   19d84:	add	r1, r0, #1
   19d88:	str	r1, [r2]
   19d8c:	strb	r4, [r0]
   19d90:	cmp	r9, #0
   19d94:	beq	19dc4 <argp_help@@Base+0x97c>
   19d98:	movw	r0, #6800	; 0x1a90
   19d9c:	movt	r0, #3
   19da0:	ldr	r0, [r0]
   19da4:	cmp	r0, #0
   19da8:	bne	19dc4 <argp_help@@Base+0x97c>
   19dac:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19db0:	ldr	r0, [r0, #8]
   19db4:	cmp	r0, #0
   19db8:	movne	r0, #1
   19dbc:	strne	r0, [fp, #-40]	; 0xffffffd8
   19dc0:	b	19de0 <argp_help@@Base+0x998>
   19dc4:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19dc8:	movw	r1, #55592	; 0xd928
   19dcc:	movw	r2, #1901	; 0x76d
   19dd0:	mov	r3, r8
   19dd4:	movt	r1, #1
   19dd8:	movt	r2, #2
   19ddc:	bl	1c098 <argp_failure@@Base+0x196c>
   19de0:	add	r5, r5, #1
   19de4:	add	r6, r6, #24
   19de8:	subs	sl, sl, #1
   19dec:	bne	19cb0 <argp_help@@Base+0x868>
   19df0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19df4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   19df8:	ldrb	r0, [r0, #12]
   19dfc:	tst	r0, #8
   19e00:	bne	19eb0 <argp_help@@Base+0xa68>
   19e04:	movw	sl, #6800	; 0x1a90
   19e08:	ldr	r1, [r8, #24]
   19e0c:	ldr	r2, [r2]
   19e10:	ldr	r0, [r8, #16]
   19e14:	movt	sl, #3
   19e18:	ldr	r4, [sl, #12]
   19e1c:	sub	r1, r2, r1
   19e20:	cmp	r1, r0
   19e24:	bls	19e30 <argp_help@@Base+0x9e8>
   19e28:	mov	r0, r8
   19e2c:	bl	1d17c <argp_failure@@Base+0x2a50>
   19e30:	ldr	r0, [fp, #-104]	; 0xffffff98
   19e34:	str	r4, [r8, #12]
   19e38:	ldr	r4, [r0, #4]
   19e3c:	cmp	r4, #0
   19e40:	beq	19f9c <argp_help@@Base+0xb54>
   19e44:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19e48:	add	r5, r0, #12
   19e4c:	ldr	r0, [r5, #-12]
   19e50:	cmp	r0, #0
   19e54:	beq	19ea0 <argp_help@@Base+0xa58>
   19e58:	ldrb	r0, [r5]
   19e5c:	tst	r0, #2
   19e60:	bne	19ea0 <argp_help@@Base+0xa58>
   19e64:	ldr	r0, [sl, #12]
   19e68:	sub	r1, fp, #88	; 0x58
   19e6c:	bl	1bf10 <argp_failure@@Base+0x17e4>
   19e70:	ldr	r2, [r5, #-12]
   19e74:	movw	r1, #1906	; 0x772
   19e78:	mov	r0, r8
   19e7c:	movt	r1, #2
   19e80:	bl	1d6dc <argp_failure@@Base+0x2fb0>
   19e84:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19e88:	movw	r1, #1911	; 0x777
   19e8c:	movw	r2, #1915	; 0x77b
   19e90:	mov	r3, r8
   19e94:	movt	r1, #2
   19e98:	movt	r2, #2
   19e9c:	bl	1c098 <argp_failure@@Base+0x196c>
   19ea0:	add	r5, r5, #24
   19ea4:	subs	r4, r4, #1
   19ea8:	bne	19e4c <argp_help@@Base+0xa04>
   19eac:	b	19f9c <argp_help@@Base+0xb54>
   19eb0:	movw	sl, #6800	; 0x1a90
   19eb4:	ldr	r1, [r8, #24]
   19eb8:	ldr	r2, [r2]
   19ebc:	ldr	r0, [r8, #16]
   19ec0:	movt	sl, #3
   19ec4:	ldr	r4, [sl, #16]
   19ec8:	sub	r1, r2, r1
   19ecc:	cmp	r1, r0
   19ed0:	bls	19edc <argp_help@@Base+0xa94>
   19ed4:	mov	r0, r8
   19ed8:	bl	1d17c <argp_failure@@Base+0x2a50>
   19edc:	ldr	r0, [fp, #-104]	; 0xffffff98
   19ee0:	str	r4, [r8, #12]
   19ee4:	ldr	r7, [r0, #4]
   19ee8:	cmp	r7, #0
   19eec:	beq	19f9c <argp_help@@Base+0xb54>
   19ef0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   19ef4:	add	r4, r0, #12
   19ef8:	ldr	r0, [r4, #-12]
   19efc:	cmp	r0, #0
   19f00:	beq	19f90 <argp_help@@Base+0xb48>
   19f04:	ldrb	r0, [r4]
   19f08:	tst	r0, #2
   19f0c:	bne	19f90 <argp_help@@Base+0xb48>
   19f10:	ldr	r0, [sl, #16]
   19f14:	sub	r1, fp, #88	; 0x58
   19f18:	bl	1bf10 <argp_failure@@Base+0x17e4>
   19f1c:	ldr	r5, [r4, #-12]
   19f20:	mov	r0, r5
   19f24:	bl	11824 <strlen@plt>
   19f28:	cmp	r0, #0
   19f2c:	beq	19f90 <argp_help@@Base+0xb48>
   19f30:	mov	r9, sl
   19f34:	ldr	sl, [fp, #-96]	; 0xffffffa0
   19f38:	ldr	r2, [fp, #-108]	; 0xffffff94
   19f3c:	mov	r6, r0
   19f40:	ldr	r0, [sl]
   19f44:	ldr	r2, [r2]
   19f48:	add	r1, r0, r6
   19f4c:	cmp	r1, r2
   19f50:	bls	19f74 <argp_help@@Base+0xb2c>
   19f54:	mov	r0, r8
   19f58:	mov	r1, r6
   19f5c:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   19f60:	cmp	r0, #0
   19f64:	mov	sl, r9
   19f68:	beq	19f90 <argp_help@@Base+0xb48>
   19f6c:	ldr	sl, [fp, #-96]	; 0xffffffa0
   19f70:	ldr	r0, [sl]
   19f74:	mov	r1, r5
   19f78:	mov	r2, r6
   19f7c:	bl	11704 <memcpy@plt>
   19f80:	ldr	r0, [sl]
   19f84:	add	r0, r0, r6
   19f88:	str	r0, [sl]
   19f8c:	mov	sl, r9
   19f90:	add	r4, r4, #24
   19f94:	subs	r7, r7, #1
   19f98:	bne	19ef8 <argp_help@@Base+0xab0>
   19f9c:	ldr	r4, [fp, #-96]	; 0xffffffa0
   19fa0:	ldr	r1, [r8, #24]
   19fa4:	ldr	r0, [r8, #16]
   19fa8:	ldr	r2, [r4]
   19fac:	sub	r1, r2, r1
   19fb0:	cmp	r1, r0
   19fb4:	bls	19fc0 <argp_help@@Base+0xb78>
   19fb8:	mov	r0, r8
   19fbc:	bl	1d17c <argp_failure@@Base+0x2a50>
   19fc0:	mov	r0, #0
   19fc4:	ldr	r5, [fp, #-104]	; 0xffffff98
   19fc8:	str	r0, [r8, #4]
   19fcc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   19fd0:	cmp	r0, #0
   19fd4:	beq	1a030 <argp_help@@Base+0xbe8>
   19fd8:	ldr	r6, [fp, #-92]	; 0xffffffa4
   19fdc:	ldrb	r0, [r6, #12]
   19fe0:	tst	r0, #8
   19fe4:	bne	1a010 <argp_help@@Base+0xbc8>
   19fe8:	ldr	r4, [r6, #4]
   19fec:	sub	r0, r4, #1
   19ff0:	cmp	r0, #254	; 0xfe
   19ff4:	bhi	1a010 <argp_help@@Base+0xbc8>
   19ff8:	bl	11800 <__ctype_b_loc@plt>
   19ffc:	ldr	r0, [r0]
   1a000:	add	r0, r0, r4, lsl #1
   1a004:	ldrb	r0, [r0, #1]
   1a008:	tst	r0, #64	; 0x40
   1a00c:	bne	1a2bc <argp_help@@Base+0xe74>
   1a010:	ldr	r0, [r6]
   1a014:	cmp	r0, #0
   1a018:	bne	1a2bc <argp_help@@Base+0xe74>
   1a01c:	ldr	r1, [r5, #20]
   1a020:	ldr	r0, [r6, #16]
   1a024:	sub	r2, fp, #88	; 0x58
   1a028:	bl	1c0c8 <argp_failure@@Base+0x199c>
   1a02c:	b	1a2b8 <argp_help@@Base+0xe70>
   1a030:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1a034:	mov	r9, r5
   1a038:	ldr	r5, [r5, #20]
   1a03c:	ldr	r7, [r0, #16]
   1a040:	cmp	r5, #0
   1a044:	mov	r6, r7
   1a048:	beq	1a088 <argp_help@@Base+0xc40>
   1a04c:	ldr	r0, [r5, #20]
   1a050:	mov	r6, r7
   1a054:	cmp	r0, #0
   1a058:	beq	1a088 <argp_help@@Base+0xc40>
   1a05c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1a060:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1a064:	ldr	r6, [r0, #4]
   1a068:	mov	r0, r5
   1a06c:	bl	17c08 <argp_parse@@Base+0xbf8>
   1a070:	ldr	r3, [r5, #20]
   1a074:	mov	r2, r0
   1a078:	mov	r0, r6
   1a07c:	mov	r1, r7
   1a080:	blx	r3
   1a084:	mov	r6, r0
   1a088:	cmp	r6, #0
   1a08c:	beq	1a250 <argp_help@@Base+0xe08>
   1a090:	ldrb	r0, [r6]
   1a094:	cmp	r0, #0
   1a098:	beq	1a240 <argp_help@@Base+0xdf8>
   1a09c:	ldr	r1, [r8, #24]
   1a0a0:	ldr	r2, [r4]
   1a0a4:	ldr	r0, [r8, #16]
   1a0a8:	str	r7, [fp, #-92]	; 0xffffffa4
   1a0ac:	sub	r1, r2, r1
   1a0b0:	cmp	r1, r0
   1a0b4:	bls	1a0d0 <argp_help@@Base+0xc88>
   1a0b8:	mov	r0, r8
   1a0bc:	bl	1d17c <argp_failure@@Base+0x2a50>
   1a0c0:	ldr	r1, [r8, #24]
   1a0c4:	ldr	r2, [r4]
   1a0c8:	ldr	r0, [r8, #16]
   1a0cc:	sub	r1, r2, r1
   1a0d0:	ldr	r4, [sl, #20]
   1a0d4:	ldr	r7, [r8, #20]
   1a0d8:	cmp	r1, r0
   1a0dc:	mov	r5, r4
   1a0e0:	bls	1a104 <argp_help@@Base+0xcbc>
   1a0e4:	mov	r0, r8
   1a0e8:	bl	1d17c <argp_failure@@Base+0x2a50>
   1a0ec:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1a0f0:	ldr	r1, [r8, #24]
   1a0f4:	ldr	r0, [r8, #16]
   1a0f8:	ldr	r5, [sl, #20]
   1a0fc:	ldr	r2, [r2]
   1a100:	sub	r1, r2, r1
   1a104:	cmp	r1, r0
   1a108:	bic	r7, r7, r7, asr #31
   1a10c:	mov	r1, r5
   1a110:	str	r4, [r8, #4]
   1a114:	bls	1a124 <argp_help@@Base+0xcdc>
   1a118:	mov	r0, r8
   1a11c:	bl	1d17c <argp_failure@@Base+0x2a50>
   1a120:	ldr	r1, [sl, #20]
   1a124:	ldr	r4, [fp, #-96]	; 0xffffffa0
   1a128:	add	r0, r1, #3
   1a12c:	str	r5, [r8, #12]
   1a130:	cmp	r7, r0
   1a134:	bls	1a17c <argp_help@@Base+0xd34>
   1a138:	ldr	r1, [fp, #-108]	; 0xffffff94
   1a13c:	ldr	r0, [r4]
   1a140:	ldr	r7, [fp, #-92]	; 0xffffffa4
   1a144:	ldr	r1, [r1]
   1a148:	cmp	r0, r1
   1a14c:	bcc	1a168 <argp_help@@Base+0xd20>
   1a150:	mov	r0, r8
   1a154:	mov	r1, #1
   1a158:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1a15c:	cmp	r0, #0
   1a160:	beq	1a1e4 <argp_help@@Base+0xd9c>
   1a164:	ldr	r0, [r4]
   1a168:	add	r1, r0, #1
   1a16c:	str	r1, [r4]
   1a170:	mov	r1, #10
   1a174:	strb	r1, [r0]
   1a178:	b	1a1e4 <argp_help@@Base+0xd9c>
   1a17c:	cmp	r7, r1
   1a180:	bcs	1a194 <argp_help@@Base+0xd4c>
   1a184:	mov	r0, r8
   1a188:	bl	1c2f8 <argp_failure@@Base+0x1bcc>
   1a18c:	ldr	r7, [fp, #-92]	; 0xffffffa4
   1a190:	b	1a1e4 <argp_help@@Base+0xd9c>
   1a194:	ldr	r0, [fp, #-108]	; 0xffffff94
   1a198:	ldr	r7, [fp, #-92]	; 0xffffffa4
   1a19c:	ldr	r1, [r0]
   1a1a0:	ldr	r0, [r4]
   1a1a4:	add	r2, r0, #3
   1a1a8:	cmp	r2, r1
   1a1ac:	bls	1a1c8 <argp_help@@Base+0xd80>
   1a1b0:	mov	r0, r8
   1a1b4:	mov	r1, #3
   1a1b8:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1a1bc:	cmp	r0, #0
   1a1c0:	beq	1a1e4 <argp_help@@Base+0xd9c>
   1a1c4:	ldr	r0, [r4]
   1a1c8:	mov	r1, #32
   1a1cc:	strb	r1, [r0, #2]
   1a1d0:	movw	r1, #8224	; 0x2020
   1a1d4:	strh	r1, [r0]
   1a1d8:	ldr	r0, [r4]
   1a1dc:	add	r0, r0, #3
   1a1e0:	str	r0, [r4]
   1a1e4:	mov	r0, r6
   1a1e8:	bl	11824 <strlen@plt>
   1a1ec:	cmp	r0, #0
   1a1f0:	beq	1a240 <argp_help@@Base+0xdf8>
   1a1f4:	ldr	r2, [fp, #-108]	; 0xffffff94
   1a1f8:	mov	r5, r0
   1a1fc:	ldr	r0, [r4]
   1a200:	ldr	r2, [r2]
   1a204:	add	r1, r0, r5
   1a208:	cmp	r1, r2
   1a20c:	bls	1a228 <argp_help@@Base+0xde0>
   1a210:	mov	r0, r8
   1a214:	mov	r1, r5
   1a218:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1a21c:	cmp	r0, #0
   1a220:	beq	1a240 <argp_help@@Base+0xdf8>
   1a224:	ldr	r0, [r4]
   1a228:	mov	r1, r6
   1a22c:	mov	r2, r5
   1a230:	bl	11704 <memcpy@plt>
   1a234:	ldr	r0, [r4]
   1a238:	add	r0, r0, r5
   1a23c:	str	r0, [r4]
   1a240:	cmp	r6, r7
   1a244:	beq	1a250 <argp_help@@Base+0xe08>
   1a248:	mov	r0, r6
   1a24c:	bl	1827c <argp_parse@@Base+0x126c>
   1a250:	ldr	r2, [r8, #24]
   1a254:	ldr	r0, [r4]
   1a258:	ldr	r1, [r8, #16]
   1a25c:	sub	r2, r0, r2
   1a260:	cmp	r2, r1
   1a264:	bls	1a274 <argp_help@@Base+0xe2c>
   1a268:	mov	r0, r8
   1a26c:	bl	1d17c <argp_failure@@Base+0x2a50>
   1a270:	ldr	r0, [r8, #28]
   1a274:	mov	r1, #0
   1a278:	mov	r5, r9
   1a27c:	str	r1, [r8, #4]
   1a280:	ldr	r1, [r8, #32]
   1a284:	cmp	r0, r1
   1a288:	bcc	1a2a8 <argp_help@@Base+0xe60>
   1a28c:	mov	r0, r8
   1a290:	mov	r1, #1
   1a294:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1a298:	cmp	r0, #0
   1a29c:	beq	1a2b8 <argp_help@@Base+0xe70>
   1a2a0:	ldr	r4, [fp, #-96]	; 0xffffffa0
   1a2a4:	ldr	r0, [r4]
   1a2a8:	add	r1, r0, #1
   1a2ac:	str	r1, [r4]
   1a2b0:	mov	r1, #10
   1a2b4:	strb	r1, [r0]
   1a2b8:	str	r5, [fp, #-48]	; 0xffffffd0
   1a2bc:	ldr	r4, [fp, #-96]	; 0xffffffa0
   1a2c0:	ldr	r1, [r8, #24]
   1a2c4:	ldr	r0, [r8, #16]
   1a2c8:	ldr	r2, [r4]
   1a2cc:	sub	r1, r2, r1
   1a2d0:	cmp	r1, r0
   1a2d4:	bls	1a2f0 <argp_help@@Base+0xea8>
   1a2d8:	mov	r0, r8
   1a2dc:	bl	1d17c <argp_failure@@Base+0x2a50>
   1a2e0:	ldr	r1, [r8, #24]
   1a2e4:	ldr	r2, [r4]
   1a2e8:	ldr	r0, [r8, #16]
   1a2ec:	sub	r1, r2, r1
   1a2f0:	ldr	r2, [fp, #-128]	; 0xffffff80
   1a2f4:	cmp	r1, r0
   1a2f8:	str	r2, [r8, #4]
   1a2fc:	bls	1a308 <argp_help@@Base+0xec0>
   1a300:	mov	r0, r8
   1a304:	bl	1d17c <argp_failure@@Base+0x2a50>
   1a308:	ldr	r1, [fp, #-120]	; 0xffffff88
   1a30c:	ldr	r0, [fp, #-124]	; 0xffffff84
   1a310:	add	r5, r5, #28
   1a314:	subs	r1, r1, #1
   1a318:	str	r0, [r8, #12]
   1a31c:	bne	19bb4 <argp_help@@Base+0x76c>
   1a320:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a324:	ldr	r6, [fp, #-136]	; 0xffffff78
   1a328:	ldr	r9, [fp, #-100]	; 0xffffff9c
   1a32c:	cmp	r0, #0
   1a330:	ldrne	r0, [sl, #4]
   1a334:	cmpne	r0, #0
   1a338:	bne	1a404 <argp_help@@Base+0xfbc>
   1a33c:	ldr	r7, [fp, #-132]	; 0xffffff7c
   1a340:	mov	r5, #1
   1a344:	tst	r6, #32
   1a348:	beq	1a374 <argp_help@@Base+0xf2c>
   1a34c:	sub	sp, sp, #8
   1a350:	mov	r0, #0
   1a354:	mov	r1, r9
   1a358:	mov	r2, #1
   1a35c:	mov	r3, r5
   1a360:	stm	sp, {r0, r8}
   1a364:	ldr	r0, [fp, #-112]	; 0xffffff90
   1a368:	bl	1b350 <argp_failure@@Base+0xc24>
   1a36c:	add	sp, sp, #8
   1a370:	orr	r5, r0, r5
   1a374:	tst	r6, #64	; 0x40
   1a378:	movwne	r4, #7092	; 0x1bb4
   1a37c:	movtne	r4, #3
   1a380:	ldrne	r0, [r4]
   1a384:	cmpne	r0, #0
   1a388:	beq	1a3e0 <argp_help@@Base+0xf98>
   1a38c:	cmp	r5, #0
   1a390:	beq	1a3cc <argp_help@@Base+0xf84>
   1a394:	ldr	r0, [r8, #28]
   1a398:	ldr	r1, [r8, #32]
   1a39c:	cmp	r0, r1
   1a3a0:	bcc	1a3bc <argp_help@@Base+0xf74>
   1a3a4:	mov	r0, r8
   1a3a8:	mov	r1, #1
   1a3ac:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1a3b0:	cmp	r0, #0
   1a3b4:	beq	1a3cc <argp_help@@Base+0xf84>
   1a3b8:	ldr	r0, [r8, #28]
   1a3bc:	add	r1, r0, #1
   1a3c0:	str	r1, [r8, #28]
   1a3c4:	mov	r1, #10
   1a3c8:	strb	r1, [r0]
   1a3cc:	ldr	r2, [r4]
   1a3d0:	movw	r1, #1261	; 0x4ed
   1a3d4:	mov	r0, r8
   1a3d8:	movt	r1, #2
   1a3dc:	bl	1d6dc <argp_failure@@Base+0x2fb0>
   1a3e0:	mov	r0, r7
   1a3e4:	bl	11758 <funlockfile@plt>
   1a3e8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   1a3ec:	cmp	r0, #0
   1a3f0:	blne	1b7cc <argp_failure@@Base+0x10a0>
   1a3f4:	mov	r0, r8
   1a3f8:	bl	1d138 <argp_failure@@Base+0x2a0c>
   1a3fc:	sub	sp, fp, #28
   1a400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a404:	movw	r5, #1785	; 0x6f9
   1a408:	cmp	r9, #0
   1a40c:	movt	r5, #2
   1a410:	beq	1a428 <argp_help@@Base+0xfe0>
   1a414:	ldr	r4, [r9]
   1a418:	cmp	r4, #0
   1a41c:	ldrne	r0, [r4, #20]
   1a420:	cmpne	r0, #0
   1a424:	bne	1a560 <argp_help@@Base+0x1118>
   1a428:	ldrb	r0, [r5]
   1a42c:	ldr	r4, [fp, #-96]	; 0xffffffa0
   1a430:	cmp	r0, #0
   1a434:	beq	1a518 <argp_help@@Base+0x10d0>
   1a438:	ldr	r1, [fp, #-108]	; 0xffffff94
   1a43c:	ldr	r0, [r4]
   1a440:	ldr	r1, [r1]
   1a444:	cmp	r0, r1
   1a448:	bcc	1a464 <argp_help@@Base+0x101c>
   1a44c:	mov	r0, r8
   1a450:	mov	r1, #1
   1a454:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1a458:	cmp	r0, #0
   1a45c:	beq	1a474 <argp_help@@Base+0x102c>
   1a460:	ldr	r0, [r4]
   1a464:	add	r1, r0, #1
   1a468:	str	r1, [r4]
   1a46c:	mov	r1, #10
   1a470:	strb	r1, [r0]
   1a474:	mov	r0, r5
   1a478:	bl	11824 <strlen@plt>
   1a47c:	cmp	r0, #0
   1a480:	beq	1a4d8 <argp_help@@Base+0x1090>
   1a484:	ldr	r7, [fp, #-96]	; 0xffffffa0
   1a488:	ldr	r2, [fp, #-108]	; 0xffffff94
   1a48c:	mov	r4, r0
   1a490:	ldr	r0, [r7]
   1a494:	ldr	r2, [r2]
   1a498:	add	r1, r0, r4
   1a49c:	cmp	r1, r2
   1a4a0:	bls	1a4c0 <argp_help@@Base+0x1078>
   1a4a4:	mov	r0, r8
   1a4a8:	mov	r1, r4
   1a4ac:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1a4b0:	cmp	r0, #0
   1a4b4:	beq	1a4d8 <argp_help@@Base+0x1090>
   1a4b8:	ldr	r7, [fp, #-96]	; 0xffffffa0
   1a4bc:	ldr	r0, [r7]
   1a4c0:	mov	r1, r5
   1a4c4:	mov	r2, r4
   1a4c8:	bl	11704 <memcpy@plt>
   1a4cc:	ldr	r0, [r7]
   1a4d0:	add	r0, r0, r4
   1a4d4:	str	r0, [r7]
   1a4d8:	ldr	r1, [fp, #-108]	; 0xffffff94
   1a4dc:	ldr	r4, [fp, #-96]	; 0xffffffa0
   1a4e0:	ldr	r0, [r4]
   1a4e4:	ldr	r1, [r1]
   1a4e8:	cmp	r0, r1
   1a4ec:	bcc	1a508 <argp_help@@Base+0x10c0>
   1a4f0:	mov	r0, r8
   1a4f4:	mov	r1, #1
   1a4f8:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1a4fc:	cmp	r0, #0
   1a500:	beq	1a518 <argp_help@@Base+0x10d0>
   1a504:	ldr	r0, [r4]
   1a508:	add	r1, r0, #1
   1a50c:	str	r1, [r4]
   1a510:	mov	r1, #10
   1a514:	strb	r1, [r0]
   1a518:	movw	r0, #1785	; 0x6f9
   1a51c:	movt	r0, #2
   1a520:	cmp	r5, r0
   1a524:	beq	1a33c <argp_help@@Base+0xef4>
   1a528:	mov	r0, r5
   1a52c:	bl	1827c <argp_parse@@Base+0x126c>
   1a530:	b	1a33c <argp_help@@Base+0xef4>
   1a534:	sub	sp, sp, #8
   1a538:	movw	r1, #1461	; 0x5b5
   1a53c:	movw	r3, #1409	; 0x581
   1a540:	mov	r2, #0
   1a544:	movt	r1, #2
   1a548:	movt	r3, #2
   1a54c:	stm	sp, {r1, r7}
   1a550:	mov	r1, #0
   1a554:	bl	1a72c <argp_failure@@Base>
   1a558:	add	sp, sp, #8
   1a55c:	b	197e0 <argp_help@@Base+0x398>
   1a560:	mov	r0, r4
   1a564:	mov	r1, r9
   1a568:	bl	17c08 <argp_parse@@Base+0xbf8>
   1a56c:	ldr	r3, [r4, #20]
   1a570:	movw	r1, #1785	; 0x6f9
   1a574:	mov	r2, r0
   1a578:	movw	r0, #5
   1a57c:	movt	r0, #512	; 0x200
   1a580:	movt	r1, #2
   1a584:	blx	r3
   1a588:	mov	r5, r0
   1a58c:	cmp	r0, #0
   1a590:	bne	1a428 <argp_help@@Base+0xfe0>
   1a594:	b	1a33c <argp_help@@Base+0xef4>

0001a598 <argp_state_help@@Base>:
   1a598:	push	{r4, r5, fp, lr}
   1a59c:	add	fp, sp, #8
   1a5a0:	sub	sp, sp, #8
   1a5a4:	mov	r4, r2
   1a5a8:	mov	r2, r1
   1a5ac:	cmp	r0, #0
   1a5b0:	beq	1a5fc <argp_state_help@@Base+0x64>
   1a5b4:	cmp	r2, #0
   1a5b8:	beq	1a634 <argp_state_help@@Base+0x9c>
   1a5bc:	ldr	r1, [r0, #16]
   1a5c0:	mov	r5, r0
   1a5c4:	ands	r0, r1, #2
   1a5c8:	bne	1a634 <argp_state_help@@Base+0x9c>
   1a5cc:	ldr	r3, [r5, #40]	; 0x28
   1a5d0:	ldr	r0, [r5]
   1a5d4:	and	r1, r1, #64	; 0x40
   1a5d8:	orr	r4, r4, r1, lsl #1
   1a5dc:	mov	r1, r5
   1a5e0:	str	r3, [sp]
   1a5e4:	mov	r3, r4
   1a5e8:	bl	19474 <argp_help@@Base+0x2c>
   1a5ec:	ldrb	r0, [r5, #16]
   1a5f0:	tst	r0, #32
   1a5f4:	beq	1a624 <argp_state_help@@Base+0x8c>
   1a5f8:	b	1a634 <argp_state_help@@Base+0x9c>
   1a5fc:	cmp	r2, #0
   1a600:	beq	1a634 <argp_state_help@@Base+0x9c>
   1a604:	movw	r0, #6864	; 0x1ad0
   1a608:	mov	r1, #0
   1a60c:	mov	r3, r4
   1a610:	movt	r0, #3
   1a614:	ldr	r0, [r0]
   1a618:	str	r0, [sp]
   1a61c:	mov	r0, #0
   1a620:	bl	19474 <argp_help@@Base+0x2c>
   1a624:	tst	r4, #256	; 0x100
   1a628:	bne	1a63c <argp_state_help@@Base+0xa4>
   1a62c:	tst	r4, #512	; 0x200
   1a630:	bne	1a64c <argp_state_help@@Base+0xb4>
   1a634:	sub	sp, fp, #8
   1a638:	pop	{r4, r5, fp, pc}
   1a63c:	movw	r0, #6856	; 0x1ac8
   1a640:	movt	r0, #3
   1a644:	ldr	r0, [r0]
   1a648:	bl	1180c <exit@plt>
   1a64c:	mov	r0, #0
   1a650:	bl	1180c <exit@plt>

0001a654 <argp_error@@Base>:
   1a654:	sub	sp, sp, #8
   1a658:	push	{r4, r5, r6, sl, fp, lr}
   1a65c:	add	fp, sp, #16
   1a660:	sub	sp, sp, #8
   1a664:	mov	r5, r1
   1a668:	mov	r4, r0
   1a66c:	cmp	r0, #0
   1a670:	str	r3, [fp, #12]
   1a674:	str	r2, [fp, #8]
   1a678:	beq	1a690 <argp_error@@Base+0x3c>
   1a67c:	ldrb	r0, [r4, #16]
   1a680:	tst	r0, #2
   1a684:	bne	1a71c <argp_error@@Base+0xc8>
   1a688:	add	r0, r4, #44	; 0x2c
   1a68c:	b	1a698 <argp_error@@Base+0x44>
   1a690:	movw	r0, #6872	; 0x1ad8
   1a694:	movt	r0, #3
   1a698:	ldr	r6, [r0]
   1a69c:	cmp	r6, #0
   1a6a0:	beq	1a71c <argp_error@@Base+0xc8>
   1a6a4:	mov	r0, r6
   1a6a8:	bl	11914 <flockfile@plt>
   1a6ac:	add	r0, fp, #8
   1a6b0:	cmp	r4, #0
   1a6b4:	mov	r1, r6
   1a6b8:	str	r0, [sp, #4]
   1a6bc:	movw	r0, #6864	; 0x1ad0
   1a6c0:	movt	r0, #3
   1a6c4:	addne	r0, r4, #40	; 0x28
   1a6c8:	ldr	r0, [r0]
   1a6cc:	bl	11668 <fputs_unlocked@plt>
   1a6d0:	mov	r0, #58	; 0x3a
   1a6d4:	mov	r1, r6
   1a6d8:	bl	119d4 <putc_unlocked@plt>
   1a6dc:	mov	r0, #32
   1a6e0:	mov	r1, r6
   1a6e4:	bl	119d4 <putc_unlocked@plt>
   1a6e8:	ldr	r2, [sp, #4]
   1a6ec:	mov	r0, r6
   1a6f0:	mov	r1, r5
   1a6f4:	bl	118e4 <vfprintf@plt>
   1a6f8:	mov	r0, #10
   1a6fc:	mov	r1, r6
   1a700:	bl	119d4 <putc_unlocked@plt>
   1a704:	mov	r0, r4
   1a708:	mov	r1, r6
   1a70c:	mov	r2, #260	; 0x104
   1a710:	bl	1a598 <argp_state_help@@Base>
   1a714:	mov	r0, r6
   1a718:	bl	11758 <funlockfile@plt>
   1a71c:	sub	sp, fp, #16
   1a720:	pop	{r4, r5, r6, sl, fp, lr}
   1a724:	add	sp, sp, #8
   1a728:	bx	lr

0001a72c <argp_failure@@Base>:
   1a72c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a730:	add	fp, sp, #24
   1a734:	sub	sp, sp, #200	; 0xc8
   1a738:	mov	r4, r3
   1a73c:	mov	r7, r2
   1a740:	mov	r8, r1
   1a744:	mov	r5, r0
   1a748:	cmp	r0, #0
   1a74c:	beq	1a764 <argp_failure@@Base+0x38>
   1a750:	ldrb	r0, [r5, #16]
   1a754:	tst	r0, #2
   1a758:	bne	1a864 <argp_failure@@Base+0x138>
   1a75c:	add	r0, r5, #44	; 0x2c
   1a760:	b	1a76c <argp_failure@@Base+0x40>
   1a764:	movw	r0, #6872	; 0x1ad8
   1a768:	movt	r0, #3
   1a76c:	ldr	r6, [r0]
   1a770:	cmp	r6, #0
   1a774:	beq	1a864 <argp_failure@@Base+0x138>
   1a778:	mov	r0, r6
   1a77c:	bl	11914 <flockfile@plt>
   1a780:	movw	r0, #6864	; 0x1ad0
   1a784:	cmp	r5, #0
   1a788:	mov	r1, r6
   1a78c:	movt	r0, #3
   1a790:	addne	r0, r5, #40	; 0x28
   1a794:	ldr	r0, [r0]
   1a798:	bl	11668 <fputs_unlocked@plt>
   1a79c:	cmp	r4, #0
   1a7a0:	beq	1a7d4 <argp_failure@@Base+0xa8>
   1a7a4:	add	r0, fp, #8
   1a7a8:	mov	r1, r6
   1a7ac:	str	r0, [sp]
   1a7b0:	mov	r0, #58	; 0x3a
   1a7b4:	bl	119d4 <putc_unlocked@plt>
   1a7b8:	mov	r0, #32
   1a7bc:	mov	r1, r6
   1a7c0:	bl	119d4 <putc_unlocked@plt>
   1a7c4:	ldr	r2, [sp]
   1a7c8:	mov	r0, r6
   1a7cc:	mov	r1, r4
   1a7d0:	bl	118e4 <vfprintf@plt>
   1a7d4:	cmp	r7, #0
   1a7d8:	beq	1a830 <argp_failure@@Base+0x104>
   1a7dc:	mov	r0, #58	; 0x3a
   1a7e0:	mov	r1, r6
   1a7e4:	bl	119d4 <putc_unlocked@plt>
   1a7e8:	mov	r0, #32
   1a7ec:	mov	r1, r6
   1a7f0:	bl	119d4 <putc_unlocked@plt>
   1a7f4:	mov	r1, sp
   1a7f8:	mov	r0, r7
   1a7fc:	mov	r2, #200	; 0xc8
   1a800:	bl	11860 <strerror_r@plt>
   1a804:	cmp	r0, #0
   1a808:	bne	1a828 <argp_failure@@Base+0xfc>
   1a80c:	mov	r0, r7
   1a810:	bl	117d0 <strerror@plt>
   1a814:	mov	r1, r0
   1a818:	movw	r0, #1165	; 0x48d
   1a81c:	movt	r0, #2
   1a820:	cmp	r1, #0
   1a824:	movne	r0, r1
   1a828:	mov	r1, r6
   1a82c:	bl	11668 <fputs_unlocked@plt>
   1a830:	mov	r0, #10
   1a834:	mov	r1, r6
   1a838:	bl	119d4 <putc_unlocked@plt>
   1a83c:	mov	r0, r6
   1a840:	bl	11758 <funlockfile@plt>
   1a844:	cmp	r8, #0
   1a848:	beq	1a864 <argp_failure@@Base+0x138>
   1a84c:	cmp	r5, #0
   1a850:	ldrbne	r0, [r5, #16]
   1a854:	tstne	r0, #32
   1a858:	bne	1a864 <argp_failure@@Base+0x138>
   1a85c:	mov	r0, r8
   1a860:	bl	1180c <exit@plt>
   1a864:	sub	sp, fp, #24
   1a868:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a86c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a870:	add	fp, sp, #28
   1a874:	sub	sp, sp, #52	; 0x34
   1a878:	ldr	r4, [r0]
   1a87c:	ldr	r7, [r0, #16]
   1a880:	mov	r9, r0
   1a884:	mov	r0, #16
   1a888:	mov	r8, r1
   1a88c:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1a890:	cmp	r0, #0
   1a894:	beq	1ae30 <argp_failure@@Base+0x704>
   1a898:	mov	sl, r0
   1a89c:	mov	r0, #0
   1a8a0:	cmp	r4, #0
   1a8a4:	str	r8, [sp, #40]	; 0x28
   1a8a8:	mov	r1, sl
   1a8ac:	str	sl, [fp, #-32]	; 0xffffffe0
   1a8b0:	str	r0, [r1, #12]!
   1a8b4:	str	r1, [sp, #24]
   1a8b8:	str	r0, [r1, #-8]
   1a8bc:	beq	1ab04 <argp_failure@@Base+0x3d8>
   1a8c0:	ldrb	r0, [r4, #12]
   1a8c4:	tst	r0, #4
   1a8c8:	bne	1ae50 <argp_failure@@Base+0x724>
   1a8cc:	add	r5, r4, #12
   1a8d0:	mov	r6, #0
   1a8d4:	mov	r8, #0
   1a8d8:	str	r7, [sp, #8]
   1a8dc:	b	1a920 <argp_failure@@Base+0x1f4>
   1a8e0:	ldr	r0, [r5]
   1a8e4:	sub	r1, r7, #1
   1a8e8:	tst	r0, #4
   1a8ec:	addeq	r6, r6, #1
   1a8f0:	streq	r6, [sl, #4]
   1a8f4:	cmp	r1, #254	; 0xfe
   1a8f8:	bhi	1a91c <argp_failure@@Base+0x1f0>
   1a8fc:	ands	r0, r0, #8
   1a900:	bne	1a91c <argp_failure@@Base+0x1f0>
   1a904:	bl	11800 <__ctype_b_loc@plt>
   1a908:	ldr	r0, [r0]
   1a90c:	add	r0, r0, r7, lsl #1
   1a910:	ldrb	r0, [r0, #1]
   1a914:	tst	r0, #64	; 0x40
   1a918:	addne	r8, r8, #1
   1a91c:	add	r5, r5, #24
   1a920:	ldr	r7, [r5, #-8]
   1a924:	cmp	r7, #0
   1a928:	bne	1a8e0 <argp_failure@@Base+0x1b4>
   1a92c:	ldr	r0, [r5, #-12]
   1a930:	cmp	r0, #0
   1a934:	bne	1a8e0 <argp_failure@@Base+0x1b4>
   1a938:	ldr	r0, [r5, #4]
   1a93c:	cmp	r0, #0
   1a940:	bne	1a8e0 <argp_failure@@Base+0x1b4>
   1a944:	ldr	r0, [r5, #8]
   1a948:	cmp	r0, #0
   1a94c:	bne	1a8e0 <argp_failure@@Base+0x1b4>
   1a950:	rsb	r0, r6, r6, lsl #3
   1a954:	lsl	r0, r0, #2
   1a958:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1a95c:	mov	r5, r0
   1a960:	str	r0, [sl]
   1a964:	add	r0, r8, #1
   1a968:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1a96c:	cmp	r5, #0
   1a970:	str	r0, [sl, #8]
   1a974:	movne	r7, r0
   1a978:	cmpne	r0, #0
   1a97c:	bne	1a9a0 <argp_failure@@Base+0x274>
   1a980:	movw	r0, #1565	; 0x61d
   1a984:	movw	r1, #1473	; 0x5c1
   1a988:	movw	r3, #1485	; 0x5cd
   1a98c:	movw	r2, #474	; 0x1da
   1a990:	movt	r0, #2
   1a994:	movt	r1, #2
   1a998:	movt	r3, #2
   1a99c:	bl	119c8 <__assert_fail@plt>
   1a9a0:	movw	r0, #37450	; 0x924a
   1a9a4:	movt	r0, #2340	; 0x924
   1a9a8:	cmp	r6, r0
   1a9ac:	bcs	1ae70 <argp_failure@@Base+0x744>
   1a9b0:	mov	sl, r9
   1a9b4:	mov	r8, #0
   1a9b8:	mov	r0, #0
   1a9bc:	b	1aabc <argp_failure@@Base+0x390>
   1a9c0:	stm	r5, {r4, r8}
   1a9c4:	str	r7, [r5, #8]
   1a9c8:	ldr	r9, [r4, #20]
   1a9cc:	cmp	r9, #0
   1a9d0:	bne	1a9ec <argp_failure@@Base+0x2c0>
   1a9d4:	ldr	r2, [r4]
   1a9d8:	cmp	r2, #0
   1a9dc:	bne	1a9e8 <argp_failure@@Base+0x2bc>
   1a9e0:	cmp	r1, #0
   1a9e4:	addeq	r0, r0, #1
   1a9e8:	mov	r9, r0
   1a9ec:	ldr	r0, [sp, #40]	; 0x28
   1a9f0:	mov	r1, #0
   1a9f4:	str	r9, [r5, #12]
   1a9f8:	str	r0, [r5, #16]
   1a9fc:	str	sl, [r5, #20]
   1aa00:	b	1aa0c <argp_failure@@Base+0x2e0>
   1aa04:	ldr	r1, [r5, #4]
   1aa08:	mov	r4, r0
   1aa0c:	add	r0, r1, #1
   1aa10:	str	r0, [r5, #4]
   1aa14:	ldrb	r0, [r4, #12]
   1aa18:	tst	r0, #8
   1aa1c:	bne	1aa70 <argp_failure@@Base+0x344>
   1aa20:	ldr	r6, [r4, #4]
   1aa24:	sub	r0, r6, #1
   1aa28:	cmp	r0, #254	; 0xfe
   1aa2c:	bhi	1aa70 <argp_failure@@Base+0x344>
   1aa30:	bl	11800 <__ctype_b_loc@plt>
   1aa34:	ldr	r0, [r0]
   1aa38:	add	r0, r0, r6, lsl #1
   1aa3c:	ldrb	r0, [r0, #1]
   1aa40:	tst	r0, #64	; 0x40
   1aa44:	beq	1aa70 <argp_failure@@Base+0x344>
   1aa48:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1aa4c:	ldr	r0, [r0, #8]
   1aa50:	cmp	r0, r7
   1aa54:	bcs	1aa6c <argp_failure@@Base+0x340>
   1aa58:	ldrb	r1, [r0], #1
   1aa5c:	uxtb	r2, r6
   1aa60:	cmp	r1, r2
   1aa64:	bne	1aa50 <argp_failure@@Base+0x324>
   1aa68:	b	1aa70 <argp_failure@@Base+0x344>
   1aa6c:	strb	r6, [r7], #1
   1aa70:	ldr	r1, [r4, #28]
   1aa74:	add	r0, r4, #24
   1aa78:	cmp	r1, #0
   1aa7c:	bne	1aaa4 <argp_failure@@Base+0x378>
   1aa80:	ldr	r1, [r0]
   1aa84:	cmp	r1, #0
   1aa88:	bne	1aaa4 <argp_failure@@Base+0x378>
   1aa8c:	ldr	r1, [r4, #40]	; 0x28
   1aa90:	cmp	r1, #0
   1aa94:	bne	1aaa4 <argp_failure@@Base+0x378>
   1aa98:	ldr	r1, [r4, #44]	; 0x2c
   1aa9c:	cmp	r1, #0
   1aaa0:	beq	1aab0 <argp_failure@@Base+0x384>
   1aaa4:	ldrb	r1, [r4, #36]	; 0x24
   1aaa8:	tst	r1, #4
   1aaac:	bne	1aa04 <argp_failure@@Base+0x2d8>
   1aab0:	mov	r4, r0
   1aab4:	add	r5, r5, #28
   1aab8:	mov	r0, r9
   1aabc:	ldr	r1, [r4, #4]
   1aac0:	cmp	r1, #0
   1aac4:	bne	1a9c0 <argp_failure@@Base+0x294>
   1aac8:	ldr	r2, [r4]
   1aacc:	cmp	r2, #0
   1aad0:	bne	1a9c0 <argp_failure@@Base+0x294>
   1aad4:	ldr	r2, [r4, #16]
   1aad8:	cmp	r2, #0
   1aadc:	bne	1a9c0 <argp_failure@@Base+0x294>
   1aae0:	ldr	r2, [r4, #20]
   1aae4:	cmp	r2, #0
   1aae8:	bne	1a9c0 <argp_failure@@Base+0x294>
   1aaec:	mov	r0, #0
   1aaf0:	mov	r9, sl
   1aaf4:	ldr	sl, [fp, #-32]	; 0xffffffe0
   1aaf8:	ldr	r8, [sp, #40]	; 0x28
   1aafc:	strb	r0, [r7]
   1ab00:	ldr	r7, [sp, #8]
   1ab04:	cmp	r7, #0
   1ab08:	ldrne	r0, [r7]
   1ab0c:	cmpne	r0, #0
   1ab10:	bne	1ab20 <argp_failure@@Base+0x3f4>
   1ab14:	mov	r0, sl
   1ab18:	sub	sp, fp, #28
   1ab1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab20:	str	r9, [sp, #4]
   1ab24:	ldr	r4, [r7, #12]
   1ab28:	cmp	r4, #0
   1ab2c:	beq	1ab38 <argp_failure@@Base+0x40c>
   1ab30:	ldr	r5, [r7, #8]
   1ab34:	b	1ab48 <argp_failure@@Base+0x41c>
   1ab38:	ldr	r5, [r7, #8]
   1ab3c:	mov	r1, r8
   1ab40:	cmp	r5, #0
   1ab44:	beq	1ab94 <argp_failure@@Base+0x468>
   1ab48:	ldr	r6, [r9, #16]
   1ab4c:	mov	r0, #28
   1ab50:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1ab54:	mov	r1, r0
   1ab58:	cmp	r0, #0
   1ab5c:	beq	1ab94 <argp_failure@@Base+0x468>
   1ab60:	sub	r0, r7, r6
   1ab64:	str	r5, [r1]
   1ab68:	cmp	r8, #0
   1ab6c:	asr	r0, r0, #4
   1ab70:	stmib	r1, {r0, r4, r8, r9}
   1ab74:	ldr	r3, [sp, #24]
   1ab78:	ldrne	r0, [r8, #20]
   1ab7c:	ldr	r2, [r3]
   1ab80:	addne	r0, r0, #1
   1ab84:	str	r1, [r3]
   1ab88:	moveq	r0, #0
   1ab8c:	str	r0, [r1, #20]
   1ab90:	str	r2, [r1, #24]
   1ab94:	ldr	r0, [r7]
   1ab98:	bl	1a86c <argp_failure@@Base+0x140>
   1ab9c:	ldr	r1, [sp, #24]
   1aba0:	mov	r3, r0
   1aba4:	ldr	r2, [r1]
   1aba8:	mov	r0, r1
   1abac:	add	r1, r2, #24
   1abb0:	cmp	r2, #0
   1abb4:	bne	1aba4 <argp_failure@@Base+0x478>
   1abb8:	ldr	r1, [r3, #12]
   1abbc:	str	r1, [r0]
   1abc0:	mov	r0, #0
   1abc4:	str	r0, [r3, #12]
   1abc8:	ldr	r0, [r3, #4]
   1abcc:	cmp	r0, #0
   1abd0:	beq	1adf8 <argp_failure@@Base+0x6cc>
   1abd4:	ldr	r4, [sl, #4]
   1abd8:	cmp	r4, #0
   1abdc:	beq	1ad90 <argp_failure@@Base+0x664>
   1abe0:	add	r0, r4, r0
   1abe4:	mov	r5, r3
   1abe8:	str	r0, [sp, #12]
   1abec:	rsb	r0, r0, r0, lsl #3
   1abf0:	lsl	r0, r0, #2
   1abf4:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1abf8:	ldr	r8, [sl, #8]
   1abfc:	mov	r9, r0
   1ac00:	mov	r0, r8
   1ac04:	bl	11824 <strlen@plt>
   1ac08:	mov	r6, r0
   1ac0c:	ldr	r0, [r5, #8]
   1ac10:	str	r5, [sp, #20]
   1ac14:	bl	11824 <strlen@plt>
   1ac18:	add	r0, r6, r0
   1ac1c:	str	r6, [sp, #32]
   1ac20:	add	r0, r0, #1
   1ac24:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1ac28:	cmp	r9, #0
   1ac2c:	str	r9, [sp, #16]
   1ac30:	cmpne	r0, #0
   1ac34:	beq	1ae10 <argp_failure@@Base+0x6e4>
   1ac38:	ldr	r1, [sp, #12]
   1ac3c:	str	r0, [sp, #36]	; 0x24
   1ac40:	movw	r0, #37450	; 0x924a
   1ac44:	movt	r0, #2340	; 0x924
   1ac48:	cmp	r1, r0
   1ac4c:	bcs	1ae90 <argp_failure@@Base+0x764>
   1ac50:	ldr	r6, [sp, #16]
   1ac54:	ldr	r1, [sl]
   1ac58:	rsb	r5, r4, r4, lsl #3
   1ac5c:	lsl	r9, r5, #2
   1ac60:	mov	r2, r9
   1ac64:	mov	r0, r6
   1ac68:	bl	11704 <memcpy@plt>
   1ac6c:	ldr	r2, [sp, #20]
   1ac70:	add	r0, r6, r5, lsl #2
   1ac74:	ldm	r2, {r1, r2}
   1ac78:	rsb	r2, r2, r2, lsl #3
   1ac7c:	lsl	r2, r2, #2
   1ac80:	bl	11704 <memcpy@plt>
   1ac84:	ldr	r5, [sp, #36]	; 0x24
   1ac88:	ldr	r2, [sp, #32]
   1ac8c:	mov	r1, r8
   1ac90:	mov	r0, r5
   1ac94:	bl	11704 <memcpy@plt>
   1ac98:	add	r0, r6, #8
   1ac9c:	ldr	r1, [r0]
   1aca0:	subs	r4, r4, #1
   1aca4:	sub	r1, r1, r8
   1aca8:	add	r1, r5, r1
   1acac:	str	r1, [r0], #28
   1acb0:	bne	1ac9c <argp_failure@@Base+0x570>
   1acb4:	ldr	r0, [sp, #32]
   1acb8:	str	r7, [sp, #8]
   1acbc:	add	r4, r5, r0
   1acc0:	ldr	r0, [sp, #20]
   1acc4:	ldr	r2, [r0, #4]
   1acc8:	cmp	r2, #0
   1accc:	beq	1adac <argp_failure@@Base+0x680>
   1acd0:	ldr	r1, [sp, #16]
   1acd4:	ldr	r7, [r0, #8]
   1acd8:	str	r4, [fp, #-36]	; 0xffffffdc
   1acdc:	add	r6, r1, r9
   1ace0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ace4:	str	r2, [sp, #28]
   1ace8:	str	r0, [r6, #8]
   1acec:	ldr	r9, [r6, #4]
   1acf0:	cmp	r9, #0
   1acf4:	beq	1ad7c <argp_failure@@Base+0x650>
   1acf8:	ldr	sl, [r6]
   1acfc:	ldrb	r0, [sl, #12]
   1ad00:	tst	r0, #8
   1ad04:	bne	1ad70 <argp_failure@@Base+0x644>
   1ad08:	ldr	r5, [sl, #4]
   1ad0c:	sub	r0, r5, #1
   1ad10:	cmp	r0, #254	; 0xfe
   1ad14:	bhi	1ad70 <argp_failure@@Base+0x644>
   1ad18:	ldrb	r8, [r7]
   1ad1c:	bl	11800 <__ctype_b_loc@plt>
   1ad20:	cmp	r5, r8
   1ad24:	bne	1ad70 <argp_failure@@Base+0x644>
   1ad28:	ldr	r0, [r0]
   1ad2c:	add	r0, r0, r5, lsl #1
   1ad30:	ldrh	r0, [r0]
   1ad34:	ands	r0, r0, #16384	; 0x4000
   1ad38:	beq	1ad70 <argp_failure@@Base+0x644>
   1ad3c:	ldr	r0, [sp, #32]
   1ad40:	cmp	r0, #1
   1ad44:	ldr	r0, [sp, #36]	; 0x24
   1ad48:	blt	1ad60 <argp_failure@@Base+0x634>
   1ad4c:	ldrb	r1, [r0], #1
   1ad50:	cmp	r1, r8
   1ad54:	beq	1ad6c <argp_failure@@Base+0x640>
   1ad58:	cmp	r0, r4
   1ad5c:	bcc	1ad4c <argp_failure@@Base+0x620>
   1ad60:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ad64:	strb	r8, [r0], #1
   1ad68:	str	r0, [fp, #-36]	; 0xffffffdc
   1ad6c:	add	r7, r7, #1
   1ad70:	subs	r9, r9, #1
   1ad74:	add	sl, sl, #24
   1ad78:	bne	1acfc <argp_failure@@Base+0x5d0>
   1ad7c:	ldr	r2, [sp, #28]
   1ad80:	add	r6, r6, #28
   1ad84:	subs	r2, r2, #1
   1ad88:	bne	1ace0 <argp_failure@@Base+0x5b4>
   1ad8c:	b	1adb0 <argp_failure@@Base+0x684>
   1ad90:	ldr	r1, [r3]
   1ad94:	ldr	r2, [r3, #8]
   1ad98:	str	r1, [sl]
   1ad9c:	stmib	sl, {r0, r2}
   1ada0:	mov	r0, #0
   1ada4:	str	r0, [r3, #4]
   1ada8:	b	1adf8 <argp_failure@@Base+0x6cc>
   1adac:	str	r4, [fp, #-36]	; 0xffffffdc
   1adb0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1adb4:	ldr	sl, [fp, #-32]	; 0xffffffe0
   1adb8:	mov	r0, #0
   1adbc:	strb	r0, [r1]
   1adc0:	ldr	r0, [sl]
   1adc4:	bl	1827c <argp_parse@@Base+0x126c>
   1adc8:	ldr	r0, [sl, #8]
   1adcc:	bl	1827c <argp_parse@@Base+0x126c>
   1add0:	ldr	r0, [sp, #16]
   1add4:	ldr	r8, [sp, #40]	; 0x28
   1add8:	ldr	r9, [sp, #4]
   1addc:	ldr	r7, [sp, #8]
   1ade0:	ldr	r3, [sp, #20]
   1ade4:	str	r0, [sl]
   1ade8:	ldr	r0, [sp, #12]
   1adec:	str	r0, [sl, #4]
   1adf0:	ldr	r0, [sp, #36]	; 0x24
   1adf4:	str	r0, [sl, #8]
   1adf8:	mov	r0, r3
   1adfc:	bl	1b7cc <argp_failure@@Base+0x10a0>
   1ae00:	ldr	r0, [r7, #16]!
   1ae04:	cmp	r0, #0
   1ae08:	bne	1ab24 <argp_failure@@Base+0x3f8>
   1ae0c:	b	1ab14 <argp_failure@@Base+0x3e8>
   1ae10:	movw	r0, #1657	; 0x679
   1ae14:	movw	r1, #1473	; 0x5c1
   1ae18:	movw	r3, #1682	; 0x692
   1ae1c:	movw	r2, #970	; 0x3ca
   1ae20:	movt	r0, #2
   1ae24:	movt	r1, #2
   1ae28:	movt	r3, #2
   1ae2c:	bl	119c8 <__assert_fail@plt>
   1ae30:	movw	r0, #1469	; 0x5bd
   1ae34:	movw	r1, #1473	; 0x5c1
   1ae38:	movw	r3, #1485	; 0x5cd
   1ae3c:	movw	r2, #450	; 0x1c2
   1ae40:	movt	r0, #2
   1ae44:	movt	r1, #2
   1ae48:	movt	r3, #2
   1ae4c:	bl	119c8 <__assert_fail@plt>
   1ae50:	movw	r0, #1549	; 0x60d
   1ae54:	movw	r1, #1473	; 0x5c1
   1ae58:	movw	r3, #1485	; 0x5cd
   1ae5c:	mov	r2, #460	; 0x1cc
   1ae60:	movt	r0, #2
   1ae64:	movt	r1, #2
   1ae68:	movt	r3, #2
   1ae6c:	bl	119c8 <__assert_fail@plt>
   1ae70:	movw	r0, #1600	; 0x640
   1ae74:	movw	r1, #1473	; 0x5c1
   1ae78:	movw	r3, #1485	; 0x5cd
   1ae7c:	mov	r2, #476	; 0x1dc
   1ae80:	movt	r0, #2
   1ae84:	movt	r1, #2
   1ae88:	movt	r3, #2
   1ae8c:	bl	119c8 <__assert_fail@plt>
   1ae90:	movw	r0, #1605	; 0x645
   1ae94:	movw	r1, #1473	; 0x5c1
   1ae98:	movw	r3, #1682	; 0x692
   1ae9c:	mov	r2, #972	; 0x3cc
   1aea0:	movt	r0, #2
   1aea4:	movt	r1, #2
   1aea8:	movt	r3, #2
   1aeac:	bl	119c8 <__assert_fail@plt>
   1aeb0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1aeb4:	add	fp, sp, #24
   1aeb8:	ldr	r6, [r0, #4]
   1aebc:	cmp	r6, #0
   1aec0:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   1aec4:	ldr	r5, [r0]
   1aec8:	mov	r8, r1
   1aecc:	ldr	r7, [r5, #4]
   1aed0:	cmp	r7, #0
   1aed4:	beq	1af14 <argp_failure@@Base+0x7e8>
   1aed8:	ldr	r0, [r5]
   1aedc:	add	r4, r0, #12
   1aee0:	ldr	r0, [r4, #-12]
   1aee4:	cmp	r0, #0
   1aee8:	beq	1af08 <argp_failure@@Base+0x7dc>
   1aeec:	ldrb	r1, [r4]
   1aef0:	tst	r1, #2
   1aef4:	bne	1af08 <argp_failure@@Base+0x7dc>
   1aef8:	mov	r1, r8
   1aefc:	bl	11698 <strcmp@plt>
   1af00:	cmp	r0, #0
   1af04:	beq	1af24 <argp_failure@@Base+0x7f8>
   1af08:	subs	r7, r7, #1
   1af0c:	add	r4, r4, #24
   1af10:	bne	1aee0 <argp_failure@@Base+0x7b4>
   1af14:	subs	r6, r6, #1
   1af18:	add	r5, r5, #28
   1af1c:	bne	1aecc <argp_failure@@Base+0x7a0>
   1af20:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1af24:	cmp	r5, #0
   1af28:	mvnne	r0, #0
   1af2c:	strne	r0, [r5, #12]
   1af30:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1af34:	push	{r4, r5, fp, lr}
   1af38:	add	fp, sp, #8
   1af3c:	mov	r1, r0
   1af40:	ldr	r0, [r0, #8]
   1af44:	ldr	r5, [r1, #16]
   1af48:	cmp	r0, #0
   1af4c:	beq	1af68 <argp_failure@@Base+0x83c>
   1af50:	mov	r1, #10
   1af54:	bl	11830 <strchr@plt>
   1af58:	mov	r4, r0
   1af5c:	cmp	r0, #0
   1af60:	movwne	r4, #1
   1af64:	b	1af6c <argp_failure@@Base+0x840>
   1af68:	mov	r4, #0
   1af6c:	cmp	r5, #0
   1af70:	ldrne	r0, [r5]
   1af74:	cmpne	r0, #0
   1af78:	beq	1af94 <argp_failure@@Base+0x868>
   1af7c:	add	r5, r5, #16
   1af80:	bl	1af34 <argp_failure@@Base+0x808>
   1af84:	add	r4, r0, r4
   1af88:	ldr	r0, [r5], #16
   1af8c:	cmp	r0, #0
   1af90:	bne	1af80 <argp_failure@@Base+0x854>
   1af94:	mov	r0, r4
   1af98:	pop	{r4, r5, fp, pc}
   1af9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1afa0:	add	fp, sp, #28
   1afa4:	sub	sp, sp, #12
   1afa8:	ldr	r4, [r0, #4]
   1afac:	cmp	r4, #0
   1afb0:	beq	1b12c <argp_failure@@Base+0xa00>
   1afb4:	mov	r8, r0
   1afb8:	ldr	r0, [r0, #8]
   1afbc:	mov	sl, r1
   1afc0:	bl	11824 <strlen@plt>
   1afc4:	add	r0, r0, #8
   1afc8:	bic	r0, r0, #7
   1afcc:	sub	r9, sp, r0
   1afd0:	mov	sp, r9
   1afd4:	str	r9, [fp, #-36]	; 0xffffffdc
   1afd8:	movw	r5, #48528	; 0xbd90
   1afdc:	sub	r6, fp, #36	; 0x24
   1afe0:	ldr	r7, [r8]
   1afe4:	movt	r5, #1
   1afe8:	ldr	r0, [r7, #20]
   1afec:	mov	r1, r5
   1aff0:	mov	r3, r6
   1aff4:	ldr	r2, [r0, #24]
   1aff8:	mov	r0, r7
   1affc:	bl	1bc80 <argp_failure@@Base+0x1554>
   1b000:	subs	r4, r4, #1
   1b004:	add	r7, r7, #28
   1b008:	bne	1afe8 <argp_failure@@Base+0x8bc>
   1b00c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b010:	cmp	r0, r9
   1b014:	bls	1b03c <argp_failure@@Base+0x910>
   1b018:	add	r1, r0, #1
   1b01c:	mov	r2, r9
   1b020:	str	r1, [fp, #-36]	; 0xffffffdc
   1b024:	mov	r1, #0
   1b028:	strb	r1, [r0]
   1b02c:	movw	r1, #1726	; 0x6be
   1b030:	mov	r0, sl
   1b034:	movt	r1, #2
   1b038:	bl	1d6dc <argp_failure@@Base+0x2fb0>
   1b03c:	ldr	r4, [r8, #4]
   1b040:	cmp	r4, #0
   1b044:	beq	1b12c <argp_failure@@Base+0xa00>
   1b048:	ldr	r5, [r8]
   1b04c:	movw	r6, #48600	; 0xbdd8
   1b050:	movt	r6, #1
   1b054:	ldr	r0, [r5, #20]
   1b058:	mov	r1, r6
   1b05c:	mov	r3, sl
   1b060:	ldr	r2, [r0, #24]
   1b064:	mov	r0, r5
   1b068:	bl	1bc80 <argp_failure@@Base+0x1554>
   1b06c:	subs	r4, r4, #1
   1b070:	add	r5, r5, #28
   1b074:	bne	1b054 <argp_failure@@Base+0x928>
   1b078:	ldr	r6, [r8, #4]
   1b07c:	cmp	r6, #0
   1b080:	beq	1b12c <argp_failure@@Base+0xa00>
   1b084:	ldr	r7, [r8]
   1b088:	movw	r4, #1777	; 0x6f1
   1b08c:	movt	r4, #2
   1b090:	ldr	r5, [r7, #4]
   1b094:	cmp	r5, #0
   1b098:	beq	1b120 <argp_failure@@Base+0x9f4>
   1b09c:	ldr	r9, [r7]
   1b0a0:	mov	r8, r9
   1b0a4:	ldr	r2, [r8]
   1b0a8:	cmp	r2, #0
   1b0ac:	beq	1b114 <argp_failure@@Base+0x9e8>
   1b0b0:	ldr	r0, [r8, #12]
   1b0b4:	tst	r0, #4
   1b0b8:	moveq	r9, r8
   1b0bc:	tst	r0, #2
   1b0c0:	bne	1b114 <argp_failure@@Base+0x9e8>
   1b0c4:	ldr	r3, [r8, #8]
   1b0c8:	ldr	r1, [r9, #12]
   1b0cc:	cmp	r3, #0
   1b0d0:	orr	r0, r1, r0
   1b0d4:	ldreq	r3, [r9, #8]
   1b0d8:	tst	r0, #16
   1b0dc:	bne	1b114 <argp_failure@@Base+0x9e8>
   1b0e0:	cmp	r3, #0
   1b0e4:	beq	1b108 <argp_failure@@Base+0x9dc>
   1b0e8:	tst	r0, #1
   1b0ec:	mov	r0, sl
   1b0f0:	movweq	r1, #1766	; 0x6e6
   1b0f4:	movteq	r1, #2
   1b0f8:	movwne	r1, #1753	; 0x6d9
   1b0fc:	movtne	r1, #2
   1b100:	bl	1d6dc <argp_failure@@Base+0x2fb0>
   1b104:	b	1b114 <argp_failure@@Base+0x9e8>
   1b108:	mov	r0, sl
   1b10c:	mov	r1, r4
   1b110:	bl	1d6dc <argp_failure@@Base+0x2fb0>
   1b114:	subs	r5, r5, #1
   1b118:	add	r8, r8, #24
   1b11c:	bne	1b0a4 <argp_failure@@Base+0x978>
   1b120:	subs	r6, r6, #1
   1b124:	add	r7, r7, #28
   1b128:	bne	1b090 <argp_failure@@Base+0x964>
   1b12c:	sub	sp, fp, #28
   1b130:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b134:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b138:	add	fp, sp, #28
   1b13c:	sub	sp, sp, #28
   1b140:	mov	r7, r0
   1b144:	ldr	r6, [r0, #8]
   1b148:	ldr	r0, [r0, #16]
   1b14c:	ldr	sl, [r2]
   1b150:	mov	r4, r3
   1b154:	mov	r9, r2
   1b158:	mov	r8, r1
   1b15c:	cmp	r7, #0
   1b160:	str	r0, [sp, #24]
   1b164:	mov	r0, r6
   1b168:	beq	1b1a0 <argp_failure@@Base+0xa74>
   1b16c:	ldr	r0, [r7, #20]
   1b170:	cmp	r0, #0
   1b174:	mov	r0, r6
   1b178:	beq	1b1a0 <argp_failure@@Base+0xa74>
   1b17c:	mov	r0, r7
   1b180:	mov	r1, r8
   1b184:	bl	17c08 <argp_parse@@Base+0xbf8>
   1b188:	ldr	r3, [r7, #20]
   1b18c:	mov	r2, r0
   1b190:	movw	r0, #6
   1b194:	mov	r1, r6
   1b198:	movt	r0, #512	; 0x200
   1b19c:	blx	r3
   1b1a0:	ldr	r5, [fp, #8]
   1b1a4:	cmp	r0, #0
   1b1a8:	beq	1b208 <argp_failure@@Base+0xadc>
   1b1ac:	mov	r1, #10
   1b1b0:	mov	r5, r0
   1b1b4:	bl	116c8 <strchrnul@plt>
   1b1b8:	mov	r7, r0
   1b1bc:	ldrb	r0, [r0]
   1b1c0:	str	sl, [sp, #8]
   1b1c4:	str	r6, [sp, #12]
   1b1c8:	str	r5, [sp, #16]
   1b1cc:	cmp	r0, #0
   1b1d0:	beq	1b218 <argp_failure@@Base+0xaec>
   1b1d4:	ldrb	r6, [sl]
   1b1d8:	cmp	r6, #0
   1b1dc:	beq	1b224 <argp_failure@@Base+0xaf8>
   1b1e0:	mov	r5, #0
   1b1e4:	add	sl, r7, #1
   1b1e8:	mov	r1, #10
   1b1ec:	mov	r0, sl
   1b1f0:	bl	116c8 <strchrnul@plt>
   1b1f4:	add	r5, r5, #1
   1b1f8:	mov	r7, r0
   1b1fc:	cmp	r5, r6
   1b200:	bcc	1b1e4 <argp_failure@@Base+0xab8>
   1b204:	b	1b228 <argp_failure@@Base+0xafc>
   1b208:	mov	r0, #0
   1b20c:	mov	r7, #0
   1b210:	str	r0, [sp, #20]
   1b214:	b	1b2bc <argp_failure@@Base+0xb90>
   1b218:	mov	r0, #0
   1b21c:	mov	sl, r5
   1b220:	b	1b238 <argp_failure@@Base+0xb0c>
   1b224:	ldr	sl, [sp, #16]
   1b228:	ldr	r0, [r9]
   1b22c:	add	r0, r0, #1
   1b230:	str	r0, [r9]
   1b234:	mov	r0, #1
   1b238:	str	r0, [sp, #20]
   1b23c:	ldr	r6, [fp, #8]
   1b240:	add	r0, r7, #1
   1b244:	sub	r1, r0, sl
   1b248:	mov	r0, r6
   1b24c:	bl	1be5c <argp_failure@@Base+0x1730>
   1b250:	ldr	r0, [r6, #28]
   1b254:	ldr	r1, [r6, #32]
   1b258:	sub	r5, r7, sl
   1b25c:	add	r2, r0, r5
   1b260:	cmp	r2, r1
   1b264:	bls	1b284 <argp_failure@@Base+0xb58>
   1b268:	mov	r0, r6
   1b26c:	mov	r1, r5
   1b270:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1b274:	cmp	r0, #0
   1b278:	beq	1b29c <argp_failure@@Base+0xb70>
   1b27c:	ldr	r6, [fp, #8]
   1b280:	ldr	r0, [r6, #28]
   1b284:	mov	r1, sl
   1b288:	mov	r2, r5
   1b28c:	bl	11704 <memcpy@plt>
   1b290:	ldr	r0, [r6, #28]
   1b294:	add	r0, r0, r5
   1b298:	str	r0, [r6, #28]
   1b29c:	ldr	r0, [sp, #12]
   1b2a0:	ldr	r1, [sp, #16]
   1b2a4:	cmp	r1, r0
   1b2a8:	beq	1b2b4 <argp_failure@@Base+0xb88>
   1b2ac:	mov	r0, r1
   1b2b0:	bl	1827c <argp_parse@@Base+0x126c>
   1b2b4:	ldr	sl, [sp, #8]
   1b2b8:	ldr	r5, [fp, #8]
   1b2bc:	ldr	r1, [sp, #24]
   1b2c0:	cmp	r1, #0
   1b2c4:	ldrne	r0, [r1]
   1b2c8:	cmpne	r0, #0
   1b2cc:	beq	1b300 <argp_failure@@Base+0xbd4>
   1b2d0:	add	r6, r1, #16
   1b2d4:	mov	r1, r8
   1b2d8:	mov	r2, r9
   1b2dc:	mov	r3, r4
   1b2e0:	str	r5, [sp]
   1b2e4:	bl	1b134 <argp_failure@@Base+0xa08>
   1b2e8:	clz	r1, r0
   1b2ec:	ldr	r0, [r6], #16
   1b2f0:	lsr	r4, r1, #5
   1b2f4:	cmp	r0, #0
   1b2f8:	bne	1b2d4 <argp_failure@@Base+0xba8>
   1b2fc:	lsr	r4, r1, #5
   1b300:	ldr	r0, [sp, #20]
   1b304:	cmp	r0, #0
   1b308:	cmpne	r4, #0
   1b30c:	bne	1b320 <argp_failure@@Base+0xbf4>
   1b310:	clz	r0, r4
   1b314:	lsr	r0, r0, #5
   1b318:	sub	sp, fp, #28
   1b31c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b320:	ldrb	r1, [r7]
   1b324:	ldrb	r0, [sl]
   1b328:	cmp	r1, #0
   1b32c:	beq	1b340 <argp_failure@@Base+0xc14>
   1b330:	add	r0, r0, #1
   1b334:	mov	r4, #0
   1b338:	strb	r0, [sl]
   1b33c:	b	1b310 <argp_failure@@Base+0xbe4>
   1b340:	cmp	r0, #0
   1b344:	movne	r0, #0
   1b348:	strbne	r0, [sl]
   1b34c:	b	1b310 <argp_failure@@Base+0xbe4>
   1b350:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b354:	add	fp, sp, #28
   1b358:	sub	sp, sp, #28
   1b35c:	ldr	r7, [r0, #12]
   1b360:	ldr	r8, [r0, #16]
   1b364:	mov	r6, r0
   1b368:	mov	sl, r3
   1b36c:	str	r1, [sp, #24]
   1b370:	str	r3, [sp, #20]
   1b374:	str	r2, [sp, #16]
   1b378:	cmp	r7, #0
   1b37c:	beq	1b3c4 <argp_failure@@Base+0xc98>
   1b380:	mov	r0, #0
   1b384:	mov	r1, #11
   1b388:	mov	r5, r2
   1b38c:	str	r0, [sp, #12]
   1b390:	mov	r0, r7
   1b394:	bl	11830 <strchr@plt>
   1b398:	cmp	r0, #0
   1b39c:	mov	r9, r0
   1b3a0:	mov	r4, r0
   1b3a4:	subne	r9, r9, r7
   1b3a8:	cmp	r5, #0
   1b3ac:	movne	r9, #0
   1b3b0:	cmp	r0, #0
   1b3b4:	addne	r4, r4, #1
   1b3b8:	cmp	r5, #0
   1b3bc:	moveq	r4, r7
   1b3c0:	b	1b3d4 <argp_failure@@Base+0xca8>
   1b3c4:	mov	r0, #0
   1b3c8:	mov	r9, #0
   1b3cc:	mov	r4, #0
   1b3d0:	str	r0, [sp, #12]
   1b3d4:	ldr	r0, [r6, #20]
   1b3d8:	movw	r7, #1
   1b3dc:	mov	r5, r8
   1b3e0:	movt	r7, #512	; 0x200
   1b3e4:	cmp	r0, #0
   1b3e8:	beq	1b43c <argp_failure@@Base+0xd10>
   1b3ec:	cmp	r9, #0
   1b3f0:	beq	1b404 <argp_failure@@Base+0xcd8>
   1b3f4:	mov	r0, r4
   1b3f8:	mov	r1, r9
   1b3fc:	bl	116f8 <strndup@plt>
   1b400:	mov	r4, r0
   1b404:	ldr	r1, [sp, #24]
   1b408:	mov	r0, r6
   1b40c:	bl	17c08 <argp_parse@@Base+0xbf8>
   1b410:	mov	r2, r0
   1b414:	ldr	r0, [sp, #16]
   1b418:	ldr	r3, [r6, #20]
   1b41c:	mov	r1, r4
   1b420:	str	r2, [sp, #12]
   1b424:	cmp	r0, #0
   1b428:	mov	r0, r7
   1b42c:	addne	r0, r0, #1
   1b430:	blx	r3
   1b434:	mov	r8, r0
   1b438:	b	1b440 <argp_failure@@Base+0xd14>
   1b43c:	mov	r8, r4
   1b440:	cmp	r8, #0
   1b444:	beq	1b4ec <argp_failure@@Base+0xdc0>
   1b448:	ldr	r0, [sp, #20]
   1b44c:	cmp	r0, #0
   1b450:	beq	1b490 <argp_failure@@Base+0xd64>
   1b454:	ldr	r0, [fp, #12]
   1b458:	ldr	r2, [r0, #28]
   1b45c:	ldr	r1, [r0, #32]
   1b460:	cmp	r2, r1
   1b464:	bcc	1b480 <argp_failure@@Base+0xd54>
   1b468:	mov	r1, #1
   1b46c:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1b470:	cmp	r0, #0
   1b474:	beq	1b490 <argp_failure@@Base+0xd64>
   1b478:	ldr	r0, [fp, #12]
   1b47c:	ldr	r2, [r0, #28]
   1b480:	add	r1, r2, #1
   1b484:	str	r1, [r0, #28]
   1b488:	mov	r1, #10
   1b48c:	strb	r1, [r2]
   1b490:	cmp	r9, #0
   1b494:	str	r5, [sp, #8]
   1b498:	beq	1b4f4 <argp_failure@@Base+0xdc8>
   1b49c:	cmp	r8, r4
   1b4a0:	bne	1b4f4 <argp_failure@@Base+0xdc8>
   1b4a4:	ldr	r5, [fp, #12]
   1b4a8:	ldr	r0, [r5, #28]!
   1b4ac:	ldr	r2, [r5, #4]
   1b4b0:	add	r1, r0, r9
   1b4b4:	cmp	r1, r2
   1b4b8:	bls	1b4d4 <argp_failure@@Base+0xda8>
   1b4bc:	ldr	r0, [fp, #12]
   1b4c0:	mov	r1, r9
   1b4c4:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1b4c8:	cmp	r0, #0
   1b4cc:	beq	1b554 <argp_failure@@Base+0xe28>
   1b4d0:	ldr	r0, [r5]
   1b4d4:	mov	r1, r4
   1b4d8:	mov	r2, r9
   1b4dc:	bl	11704 <memcpy@plt>
   1b4e0:	ldr	r0, [r5]
   1b4e4:	add	r0, r0, r9
   1b4e8:	b	1b550 <argp_failure@@Base+0xe24>
   1b4ec:	mov	sl, #0
   1b4f0:	b	1b5e4 <argp_failure@@Base+0xeb8>
   1b4f4:	mov	r0, r8
   1b4f8:	bl	11824 <strlen@plt>
   1b4fc:	ldr	r1, [fp, #12]
   1b500:	cmp	r0, #0
   1b504:	add	r5, r1, #28
   1b508:	beq	1b554 <argp_failure@@Base+0xe28>
   1b50c:	mov	r7, r0
   1b510:	ldr	r0, [r1, #28]
   1b514:	ldr	r1, [r1, #32]
   1b518:	add	r2, r0, r7
   1b51c:	cmp	r2, r1
   1b520:	bls	1b53c <argp_failure@@Base+0xe10>
   1b524:	ldr	r0, [fp, #12]
   1b528:	mov	r1, r7
   1b52c:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1b530:	cmp	r0, #0
   1b534:	beq	1b554 <argp_failure@@Base+0xe28>
   1b538:	ldr	r0, [r5]
   1b53c:	mov	r1, r8
   1b540:	mov	r2, r7
   1b544:	bl	11704 <memcpy@plt>
   1b548:	ldr	r0, [r5]
   1b54c:	add	r0, r0, r7
   1b550:	str	r0, [r5]
   1b554:	ldr	r7, [fp, #12]
   1b558:	ldr	r2, [r5]
   1b55c:	ldr	r1, [r7, #24]
   1b560:	ldr	r0, [r7, #16]
   1b564:	sub	r1, r2, r1
   1b568:	cmp	r1, r0
   1b56c:	bls	1b578 <argp_failure@@Base+0xe4c>
   1b570:	mov	r0, r7
   1b574:	bl	1d17c <argp_failure@@Base+0x2a50>
   1b578:	ldr	r1, [r7, #20]
   1b57c:	ldr	r0, [r7, #4]
   1b580:	bic	r1, r1, r1, asr #31
   1b584:	cmp	r1, r0
   1b588:	bls	1b5cc <argp_failure@@Base+0xea0>
   1b58c:	ldr	r0, [fp, #12]
   1b590:	mov	r1, r0
   1b594:	ldr	r0, [r0, #28]
   1b598:	ldr	r1, [r1, #32]
   1b59c:	cmp	r0, r1
   1b5a0:	bcc	1b5bc <argp_failure@@Base+0xe90>
   1b5a4:	ldr	r0, [fp, #12]
   1b5a8:	mov	r1, #1
   1b5ac:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1b5b0:	cmp	r0, #0
   1b5b4:	beq	1b5cc <argp_failure@@Base+0xea0>
   1b5b8:	ldr	r0, [r5]
   1b5bc:	add	r1, r0, #1
   1b5c0:	str	r1, [r5]
   1b5c4:	mov	r1, #10
   1b5c8:	strb	r1, [r0]
   1b5cc:	mov	sl, #1
   1b5d0:	cmp	r8, r4
   1b5d4:	beq	1b5e0 <argp_failure@@Base+0xeb4>
   1b5d8:	mov	r0, r8
   1b5dc:	bl	1827c <argp_parse@@Base+0x126c>
   1b5e0:	ldr	r5, [sp, #8]
   1b5e4:	cmp	r9, #0
   1b5e8:	beq	1b604 <argp_failure@@Base+0xed8>
   1b5ec:	cmp	r4, #0
   1b5f0:	ldrne	r0, [r6, #20]
   1b5f4:	cmpne	r0, #0
   1b5f8:	beq	1b604 <argp_failure@@Base+0xed8>
   1b5fc:	mov	r0, r4
   1b600:	bl	1827c <argp_parse@@Base+0x126c>
   1b604:	ldr	r7, [sp, #16]
   1b608:	ldr	r9, [sp, #24]
   1b60c:	ldr	r8, [sp, #20]
   1b610:	cmp	r7, #0
   1b614:	ldrne	r3, [r6, #20]
   1b618:	cmpne	r3, #0
   1b61c:	bne	1b640 <argp_failure@@Base+0xf14>
   1b620:	ldr	r6, [fp, #12]
   1b624:	cmp	r5, #0
   1b628:	ldrne	r0, [r5]
   1b62c:	cmpne	r0, #0
   1b630:	bne	1b78c <argp_failure@@Base+0x1060>
   1b634:	mov	r0, sl
   1b638:	sub	sp, fp, #28
   1b63c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b640:	ldr	r2, [sp, #12]
   1b644:	movw	r0, #1
   1b648:	mov	r1, #0
   1b64c:	movt	r0, #512	; 0x200
   1b650:	add	r0, r0, #3
   1b654:	blx	r3
   1b658:	ldr	r6, [fp, #12]
   1b65c:	cmp	r0, #0
   1b660:	beq	1b624 <argp_failure@@Base+0xef8>
   1b664:	mov	r4, r0
   1b668:	orrs	r0, sl, r8
   1b66c:	beq	1b6a8 <argp_failure@@Base+0xf7c>
   1b670:	ldr	r0, [r6, #28]
   1b674:	ldr	r1, [r6, #32]
   1b678:	cmp	r0, r1
   1b67c:	bcc	1b698 <argp_failure@@Base+0xf6c>
   1b680:	mov	r0, r6
   1b684:	mov	r1, #1
   1b688:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1b68c:	cmp	r0, #0
   1b690:	beq	1b6a8 <argp_failure@@Base+0xf7c>
   1b694:	ldr	r0, [r6, #28]
   1b698:	add	r1, r0, #1
   1b69c:	str	r1, [r6, #28]
   1b6a0:	mov	r1, #10
   1b6a4:	strb	r1, [r0]
   1b6a8:	mov	r0, r4
   1b6ac:	mov	sl, r5
   1b6b0:	bl	11824 <strlen@plt>
   1b6b4:	cmp	r0, #0
   1b6b8:	beq	1b704 <argp_failure@@Base+0xfd8>
   1b6bc:	mov	r5, r0
   1b6c0:	ldr	r0, [r6, #28]
   1b6c4:	ldr	r1, [r6, #32]
   1b6c8:	add	r2, r0, r5
   1b6cc:	cmp	r2, r1
   1b6d0:	bls	1b6ec <argp_failure@@Base+0xfc0>
   1b6d4:	mov	r0, r6
   1b6d8:	mov	r1, r5
   1b6dc:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1b6e0:	cmp	r0, #0
   1b6e4:	beq	1b704 <argp_failure@@Base+0xfd8>
   1b6e8:	ldr	r0, [r6, #28]
   1b6ec:	mov	r1, r4
   1b6f0:	mov	r2, r5
   1b6f4:	bl	11704 <memcpy@plt>
   1b6f8:	ldr	r0, [r6, #28]
   1b6fc:	add	r0, r0, r5
   1b700:	str	r0, [r6, #28]
   1b704:	mov	r0, r4
   1b708:	bl	1827c <argp_parse@@Base+0x126c>
   1b70c:	ldr	r1, [r6, #24]
   1b710:	ldr	r2, [r6, #28]
   1b714:	ldr	r0, [r6, #16]
   1b718:	mov	r5, sl
   1b71c:	sub	r1, r2, r1
   1b720:	cmp	r1, r0
   1b724:	bls	1b730 <argp_failure@@Base+0x1004>
   1b728:	mov	r0, r6
   1b72c:	bl	1d17c <argp_failure@@Base+0x2a50>
   1b730:	ldr	r1, [r6, #20]
   1b734:	ldr	r0, [r6, #4]
   1b738:	mov	sl, #1
   1b73c:	bic	r1, r1, r1, asr #31
   1b740:	cmp	r1, r0
   1b744:	bls	1b624 <argp_failure@@Base+0xef8>
   1b748:	ldr	r0, [r6, #28]
   1b74c:	ldr	r1, [r6, #32]
   1b750:	cmp	r0, r1
   1b754:	bcc	1b774 <argp_failure@@Base+0x1048>
   1b758:	mov	r0, r6
   1b75c:	mov	r1, #1
   1b760:	mov	sl, #1
   1b764:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1b768:	cmp	r0, #0
   1b76c:	beq	1b624 <argp_failure@@Base+0xef8>
   1b770:	ldr	r0, [r6, #28]
   1b774:	add	r1, r0, #1
   1b778:	mov	sl, #1
   1b77c:	str	r1, [r6, #28]
   1b780:	mov	r1, #10
   1b784:	strb	r1, [r0]
   1b788:	b	1b624 <argp_failure@@Base+0xef8>
   1b78c:	ldr	r4, [fp, #8]
   1b790:	add	r5, r5, #16
   1b794:	cmp	r4, #0
   1b798:	cmpne	sl, #0
   1b79c:	bne	1b634 <argp_failure@@Base+0xf08>
   1b7a0:	orrs	r3, sl, r8
   1b7a4:	mov	r1, r9
   1b7a8:	mov	r2, r7
   1b7ac:	stm	sp, {r4, r6}
   1b7b0:	movwne	r3, #1
   1b7b4:	bl	1b350 <argp_failure@@Base+0xc24>
   1b7b8:	orr	sl, r0, sl
   1b7bc:	ldr	r0, [r5], #16
   1b7c0:	cmp	r0, #0
   1b7c4:	bne	1b794 <argp_failure@@Base+0x1068>
   1b7c8:	b	1b634 <argp_failure@@Base+0xf08>
   1b7cc:	push	{r4, r5, fp, lr}
   1b7d0:	add	fp, sp, #8
   1b7d4:	mov	r4, r0
   1b7d8:	ldr	r0, [r0, #12]
   1b7dc:	cmp	r0, #0
   1b7e0:	beq	1b7f8 <argp_failure@@Base+0x10cc>
   1b7e4:	ldr	r5, [r0, #24]
   1b7e8:	bl	1827c <argp_parse@@Base+0x126c>
   1b7ec:	cmp	r5, #0
   1b7f0:	mov	r0, r5
   1b7f4:	bne	1b7e4 <argp_failure@@Base+0x10b8>
   1b7f8:	ldr	r0, [r4, #4]
   1b7fc:	cmp	r0, #0
   1b800:	beq	1b814 <argp_failure@@Base+0x10e8>
   1b804:	ldr	r0, [r4]
   1b808:	bl	1827c <argp_parse@@Base+0x126c>
   1b80c:	ldr	r0, [r4, #8]
   1b810:	bl	1827c <argp_parse@@Base+0x126c>
   1b814:	mov	r0, r4
   1b818:	pop	{r4, r5, fp, lr}
   1b81c:	b	1827c <argp_parse@@Base+0x126c>
   1b820:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1b824:	add	fp, sp, #24
   1b828:	sub	sp, sp, #8
   1b82c:	mov	r5, r0
   1b830:	ldr	r0, [r0, #16]
   1b834:	mov	r4, r1
   1b838:	cmp	r0, #0
   1b83c:	beq	1b85c <argp_failure@@Base+0x1130>
   1b840:	mov	r2, r0
   1b844:	mov	r1, r2
   1b848:	ldr	r2, [r2, #12]
   1b84c:	cmp	r2, #0
   1b850:	bne	1b844 <argp_failure@@Base+0x1118>
   1b854:	add	r2, r1, #8
   1b858:	b	1b860 <argp_failure@@Base+0x1134>
   1b85c:	add	r2, r5, #12
   1b860:	ldr	r1, [r4, #16]
   1b864:	ldr	r3, [r2]
   1b868:	cmp	r1, #0
   1b86c:	beq	1b88c <argp_failure@@Base+0x1160>
   1b870:	mov	r2, r1
   1b874:	mov	r7, r2
   1b878:	ldr	r2, [r2, #12]
   1b87c:	cmp	r2, #0
   1b880:	bne	1b874 <argp_failure@@Base+0x1148>
   1b884:	add	r2, r7, #8
   1b888:	b	1b890 <argp_failure@@Base+0x1164>
   1b88c:	add	r2, r4, #12
   1b890:	ldr	r7, [r2]
   1b894:	orr	r6, r7, r3
   1b898:	sub	r2, r3, r7
   1b89c:	cmn	r6, #1
   1b8a0:	mov	r6, r2
   1b8a4:	suble	r6, r7, r3
   1b8a8:	and	r3, r7, r3
   1b8ac:	cmp	r3, #0
   1b8b0:	movlt	r6, r2
   1b8b4:	cmp	r6, #0
   1b8b8:	bne	1b8d8 <argp_failure@@Base+0x11ac>
   1b8bc:	cmp	r0, #0
   1b8c0:	mov	r6, r0
   1b8c4:	movwne	r6, #1
   1b8c8:	cmp	r1, #0
   1b8cc:	subne	r6, r6, #1
   1b8d0:	cmp	r6, #0
   1b8d4:	beq	1b8e4 <argp_failure@@Base+0x11b8>
   1b8d8:	mov	r0, r6
   1b8dc:	sub	sp, fp, #24
   1b8e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1b8e4:	cmp	r0, #0
   1b8e8:	beq	1b958 <argp_failure@@Base+0x122c>
   1b8ec:	ldr	r3, [r1, #20]
   1b8f0:	ldr	r2, [r0, #20]
   1b8f4:	cmp	r2, r3
   1b8f8:	ble	1b920 <argp_failure@@Base+0x11f4>
   1b8fc:	ldr	r0, [r0, #12]
   1b900:	ldr	r2, [r0, #20]
   1b904:	cmp	r2, r3
   1b908:	bgt	1b8fc <argp_failure@@Base+0x11d0>
   1b90c:	bl	1bc18 <argp_failure@@Base+0x14ec>
   1b910:	mov	r6, r0
   1b914:	cmp	r0, #0
   1b918:	movweq	r6, #1
   1b91c:	b	1b8d8 <argp_failure@@Base+0x11ac>
   1b920:	bge	1b948 <argp_failure@@Base+0x121c>
   1b924:	ldr	r1, [r1, #12]
   1b928:	ldr	r3, [r1, #20]
   1b92c:	cmp	r2, r3
   1b930:	blt	1b924 <argp_failure@@Base+0x11f8>
   1b934:	bl	1bc18 <argp_failure@@Base+0x14ec>
   1b938:	mov	r6, r0
   1b93c:	cmp	r0, #0
   1b940:	mvneq	r6, #0
   1b944:	b	1b8d8 <argp_failure@@Base+0x11ac>
   1b948:	bl	1bc18 <argp_failure@@Base+0x14ec>
   1b94c:	mov	r6, r0
   1b950:	cmp	r0, #0
   1b954:	bne	1b8d8 <argp_failure@@Base+0x11ac>
   1b958:	ldr	r0, [r5, #12]
   1b95c:	ldr	r1, [r4, #12]
   1b960:	orr	r2, r1, r0
   1b964:	sub	r3, r0, r1
   1b968:	cmn	r2, #1
   1b96c:	mov	r6, r3
   1b970:	suble	r6, r1, r0
   1b974:	and	r0, r1, r0
   1b978:	cmp	r0, #0
   1b97c:	movlt	r6, r3
   1b980:	cmp	r6, #0
   1b984:	bne	1b8d8 <argp_failure@@Base+0x11ac>
   1b988:	ldr	r1, [r5, #4]
   1b98c:	mov	r0, #0
   1b990:	cmp	r1, #0
   1b994:	beq	1b9c8 <argp_failure@@Base+0x129c>
   1b998:	ldr	r0, [r5]
   1b99c:	add	r2, r0, #12
   1b9a0:	ldr	r0, [r2, #-12]
   1b9a4:	cmp	r0, #0
   1b9a8:	beq	1b9b8 <argp_failure@@Base+0x128c>
   1b9ac:	ldrb	r3, [r2]
   1b9b0:	tst	r3, #2
   1b9b4:	beq	1b9c8 <argp_failure@@Base+0x129c>
   1b9b8:	add	r2, r2, #24
   1b9bc:	subs	r1, r1, #1
   1b9c0:	bne	1b9a0 <argp_failure@@Base+0x1274>
   1b9c4:	mov	r0, #0
   1b9c8:	str	r0, [sp, #4]
   1b9cc:	ldr	r1, [r4, #4]
   1b9d0:	cmp	r1, #0
   1b9d4:	beq	1ba04 <argp_failure@@Base+0x12d8>
   1b9d8:	ldr	r2, [r4]
   1b9dc:	add	r2, r2, #12
   1b9e0:	ldr	r6, [r2, #-12]
   1b9e4:	cmp	r6, #0
   1b9e8:	beq	1b9f8 <argp_failure@@Base+0x12cc>
   1b9ec:	ldrb	r3, [r2]
   1b9f0:	tst	r3, #2
   1b9f4:	beq	1ba08 <argp_failure@@Base+0x12dc>
   1b9f8:	add	r2, r2, #24
   1b9fc:	subs	r1, r1, #1
   1ba00:	bne	1b9e0 <argp_failure@@Base+0x12b4>
   1ba04:	mov	r6, #0
   1ba08:	mov	r8, #0
   1ba0c:	cmp	r0, #0
   1ba10:	mov	r7, #0
   1ba14:	str	r6, [sp]
   1ba18:	beq	1ba44 <argp_failure@@Base+0x1318>
   1ba1c:	ldr	r0, [r5]
   1ba20:	mov	r7, #0
   1ba24:	ldr	r0, [r0, #12]
   1ba28:	ands	r0, r0, #8
   1ba2c:	beq	1ba44 <argp_failure@@Base+0x1318>
   1ba30:	add	r0, sp, #4
   1ba34:	bl	1bb7c <argp_failure@@Base+0x1450>
   1ba38:	mov	r7, r0
   1ba3c:	cmp	r0, #0
   1ba40:	movwne	r7, #1
   1ba44:	cmp	r6, #0
   1ba48:	ldrne	r0, [r4]
   1ba4c:	ldrne	r0, [r0, #12]
   1ba50:	andsne	r0, r0, #8
   1ba54:	beq	1ba6c <argp_failure@@Base+0x1340>
   1ba58:	mov	r0, sp
   1ba5c:	bl	1bb7c <argp_failure@@Base+0x1450>
   1ba60:	mov	r8, r0
   1ba64:	cmp	r0, #0
   1ba68:	movwne	r8, #1
   1ba6c:	subs	r6, r7, r8
   1ba70:	bne	1b8d8 <argp_failure@@Base+0x11ac>
   1ba74:	ldr	r0, [r5, #20]
   1ba78:	movw	r6, #48456	; 0xbd48
   1ba7c:	mov	r3, #0
   1ba80:	movt	r6, #1
   1ba84:	mov	r1, r6
   1ba88:	ldr	r2, [r0, #24]
   1ba8c:	mov	r0, r5
   1ba90:	bl	1bc80 <argp_failure@@Base+0x1554>
   1ba94:	mov	r5, r0
   1ba98:	ldr	r0, [r4, #20]
   1ba9c:	mov	r1, r6
   1baa0:	mov	r3, #0
   1baa4:	ldr	r2, [r0, #24]
   1baa8:	mov	r0, r4
   1baac:	bl	1bc80 <argp_failure@@Base+0x1554>
   1bab0:	mov	r4, r0
   1bab4:	mov	r7, r0
   1bab8:	tst	r5, #255	; 0xff
   1babc:	mov	r6, r5
   1bac0:	bne	1bad4 <argp_failure@@Base+0x13a8>
   1bac4:	ldr	r0, [sp, #4]
   1bac8:	mov	r6, #0
   1bacc:	cmp	r0, #0
   1bad0:	ldrbne	r6, [r0]
   1bad4:	tst	r4, #255	; 0xff
   1bad8:	bne	1baec <argp_failure@@Base+0x13c0>
   1badc:	ldr	r0, [sp]
   1bae0:	cmp	r0, #0
   1bae4:	ldrbne	r7, [r0]
   1bae8:	moveq	r7, #0
   1baec:	bl	117dc <__ctype_tolower_loc@plt>
   1baf0:	ldr	r2, [r0]
   1baf4:	uxtb	r0, r7
   1baf8:	uxtb	r1, r6
   1bafc:	ldr	r3, [r2, r0, lsl #2]
   1bb00:	ldr	r2, [r2, r1, lsl #2]
   1bb04:	subs	r6, r2, r3
   1bb08:	subseq	r6, r0, r1
   1bb0c:	bne	1b8d8 <argp_failure@@Base+0x11ac>
   1bb10:	uxtb	r6, r5
   1bb14:	cmp	r6, #0
   1bb18:	movwne	r6, #1
   1bb1c:	tst	r4, #255	; 0xff
   1bb20:	subne	r6, r6, #1
   1bb24:	cmp	r6, #0
   1bb28:	bne	1b8d8 <argp_failure@@Base+0x11ac>
   1bb2c:	tst	r5, #255	; 0xff
   1bb30:	beq	1bb3c <argp_failure@@Base+0x1410>
   1bb34:	mov	r6, #0
   1bb38:	b	1b8d8 <argp_failure@@Base+0x11ac>
   1bb3c:	ldr	r0, [sp, #4]
   1bb40:	ldr	r1, [sp]
   1bb44:	cmp	r0, #0
   1bb48:	mov	r6, r0
   1bb4c:	movwne	r6, #1
   1bb50:	cmp	r1, #0
   1bb54:	subne	r6, r6, #1
   1bb58:	cmp	r6, #0
   1bb5c:	bne	1b8d8 <argp_failure@@Base+0x11ac>
   1bb60:	cmp	r0, #0
   1bb64:	beq	1bb34 <argp_failure@@Base+0x1408>
   1bb68:	bl	1174c <strcasecmp@plt>
   1bb6c:	mov	r6, r0
   1bb70:	cmp	r0, #0
   1bb74:	moveq	r6, #0
   1bb78:	b	1b8d8 <argp_failure@@Base+0x11ac>
   1bb7c:	push	{r4, r5, fp, lr}
   1bb80:	add	fp, sp, #8
   1bb84:	mov	r5, r0
   1bb88:	bl	11800 <__ctype_b_loc@plt>
   1bb8c:	ldr	ip, [r5]
   1bb90:	ldr	r2, [r0]
   1bb94:	ldrb	r3, [ip]
   1bb98:	add	r1, r2, r3, lsl #1
   1bb9c:	ldrb	r1, [r1, #1]
   1bba0:	tst	r1, #32
   1bba4:	beq	1bbcc <argp_failure@@Base+0x14a0>
   1bba8:	add	r1, ip, #1
   1bbac:	str	r1, [r5]
   1bbb0:	ldrb	r3, [r1], #1
   1bbb4:	ldr	r2, [r0]
   1bbb8:	add	r4, r2, r3, lsl #1
   1bbbc:	ldrb	r4, [r4, #1]
   1bbc0:	tst	r4, #32
   1bbc4:	bne	1bbac <argp_failure@@Base+0x1480>
   1bbc8:	sub	ip, r1, #1
   1bbcc:	subs	r1, r3, #45	; 0x2d
   1bbd0:	movwne	r1, #1
   1bbd4:	cmp	r3, #0
   1bbd8:	beq	1bc10 <argp_failure@@Base+0x14e4>
   1bbdc:	ldrb	r2, [r2, r3, lsl #1]
   1bbe0:	tst	r2, #8
   1bbe4:	bne	1bc10 <argp_failure@@Base+0x14e4>
   1bbe8:	add	r2, ip, #1
   1bbec:	str	r2, [r5]
   1bbf0:	ldrb	r3, [r2]
   1bbf4:	cmp	r3, #0
   1bbf8:	beq	1bc10 <argp_failure@@Base+0x14e4>
   1bbfc:	ldr	r4, [r0]
   1bc00:	add	r2, r2, #1
   1bc04:	ldrb	r3, [r4, r3, lsl #1]
   1bc08:	tst	r3, #8
   1bc0c:	beq	1bbec <argp_failure@@Base+0x14c0>
   1bc10:	mov	r0, r1
   1bc14:	pop	{r4, r5, fp, pc}
   1bc18:	push	{r4, r5, fp, lr}
   1bc1c:	add	fp, sp, #8
   1bc20:	mov	r4, r1
   1bc24:	mov	r5, r0
   1bc28:	ldr	r1, [r1, #12]
   1bc2c:	ldr	r0, [r0, #12]
   1bc30:	cmp	r0, r1
   1bc34:	beq	1bc44 <argp_failure@@Base+0x1518>
   1bc38:	bl	1bc18 <argp_failure@@Base+0x14ec>
   1bc3c:	cmp	r0, #0
   1bc40:	popne	{r4, r5, fp, pc}
   1bc44:	ldr	r1, [r5, #8]
   1bc48:	ldr	r2, [r4, #8]
   1bc4c:	orr	r0, r2, r1
   1bc50:	sub	r3, r1, r2
   1bc54:	cmn	r0, #1
   1bc58:	mov	r0, r3
   1bc5c:	suble	r0, r2, r1
   1bc60:	and	r1, r2, r1
   1bc64:	cmp	r1, #0
   1bc68:	movlt	r0, r3
   1bc6c:	cmp	r0, #0
   1bc70:	ldreq	r0, [r5, #4]
   1bc74:	ldreq	r1, [r4, #4]
   1bc78:	subeq	r0, r1, r0
   1bc7c:	pop	{r4, r5, fp, pc}
   1bc80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bc84:	add	fp, sp, #28
   1bc88:	push	{r1, r2, r3}
   1bc8c:	ldr	r1, [r0, #4]
   1bc90:	cmp	r1, #0
   1bc94:	beq	1bd38 <argp_failure@@Base+0x160c>
   1bc98:	ldr	r4, [r0]
   1bc9c:	ldr	r8, [r0, #8]
   1bca0:	rsb	r6, r1, #1
   1bca4:	mov	r7, r4
   1bca8:	ldr	r9, [r7, #12]
   1bcac:	mov	r5, #0
   1bcb0:	tst	r9, #8
   1bcb4:	bne	1bd1c <argp_failure@@Base+0x15f0>
   1bcb8:	ldr	sl, [r7, #4]
   1bcbc:	sub	r0, sl, #1
   1bcc0:	cmp	r0, #254	; 0xfe
   1bcc4:	bhi	1bd1c <argp_failure@@Base+0x15f0>
   1bcc8:	bl	11800 <__ctype_b_loc@plt>
   1bccc:	ldr	r0, [r0]
   1bcd0:	add	r0, r0, sl, lsl #1
   1bcd4:	ldrb	r0, [r0, #1]
   1bcd8:	tst	r0, #64	; 0x40
   1bcdc:	beq	1bd1c <argp_failure@@Base+0x15f0>
   1bce0:	ldrb	r0, [r8]
   1bce4:	cmp	sl, r0
   1bce8:	bne	1bd1c <argp_failure@@Base+0x15f0>
   1bcec:	tst	r9, #4
   1bcf0:	mov	r5, #0
   1bcf4:	moveq	r4, r7
   1bcf8:	tst	r9, #2
   1bcfc:	bne	1bd18 <argp_failure@@Base+0x15ec>
   1bd00:	ldmib	sp, {r2, r3}
   1bd04:	ldr	r5, [sp]
   1bd08:	mov	r0, r7
   1bd0c:	mov	r1, r4
   1bd10:	blx	r5
   1bd14:	mov	r5, r0
   1bd18:	add	r8, r8, #1
   1bd1c:	cmp	r6, #0
   1bd20:	beq	1bd3c <argp_failure@@Base+0x1610>
   1bd24:	add	r6, r6, #1
   1bd28:	add	r7, r7, #24
   1bd2c:	cmp	r5, #0
   1bd30:	beq	1bca8 <argp_failure@@Base+0x157c>
   1bd34:	b	1bd3c <argp_failure@@Base+0x1610>
   1bd38:	mov	r5, #0
   1bd3c:	mov	r0, r5
   1bd40:	sub	sp, fp, #28
   1bd44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bd48:	push	{r4, sl, fp, lr}
   1bd4c:	add	fp, sp, #8
   1bd50:	ldrb	r1, [r0, #12]
   1bd54:	tst	r1, #8
   1bd58:	bne	1bd88 <argp_failure@@Base+0x165c>
   1bd5c:	ldr	r4, [r0, #4]
   1bd60:	sub	r0, r4, #1
   1bd64:	cmp	r0, #254	; 0xfe
   1bd68:	bhi	1bd88 <argp_failure@@Base+0x165c>
   1bd6c:	bl	11800 <__ctype_b_loc@plt>
   1bd70:	ldr	r0, [r0]
   1bd74:	add	r0, r0, r4, lsl #1
   1bd78:	ldrb	r0, [r0, #1]
   1bd7c:	lsl	r0, r0, #25
   1bd80:	and	r0, r4, r0, asr #31
   1bd84:	pop	{r4, sl, fp, pc}
   1bd88:	mov	r0, #0
   1bd8c:	pop	{r4, sl, fp, pc}
   1bd90:	ldr	r2, [r0, #8]
   1bd94:	cmp	r2, #0
   1bd98:	bne	1bdd0 <argp_failure@@Base+0x16a4>
   1bd9c:	ldr	r2, [r1, #8]
   1bda0:	cmp	r2, #0
   1bda4:	bne	1bdd0 <argp_failure@@Base+0x16a4>
   1bda8:	ldr	r2, [r0, #12]
   1bdac:	ldr	r1, [r1, #12]
   1bdb0:	orr	r1, r1, r2
   1bdb4:	tst	r1, #16
   1bdb8:	bne	1bdd0 <argp_failure@@Base+0x16a4>
   1bdbc:	ldr	r1, [r3]
   1bdc0:	ldr	r0, [r0, #4]
   1bdc4:	add	r2, r1, #1
   1bdc8:	str	r2, [r3]
   1bdcc:	strb	r0, [r1]
   1bdd0:	mov	r0, #0
   1bdd4:	bx	lr
   1bdd8:	push	{r4, r5, r6, sl, fp, lr}
   1bddc:	add	fp, sp, #16
   1bde0:	ldr	r4, [r0, #8]
   1bde4:	mov	r6, r0
   1bde8:	ldr	r0, [r0, #12]
   1bdec:	ldr	r2, [r1, #12]
   1bdf0:	mov	r5, r3
   1bdf4:	cmp	r4, #0
   1bdf8:	orr	r0, r2, r0
   1bdfc:	ldreq	r4, [r1, #8]
   1be00:	tst	r0, #16
   1be04:	bne	1be54 <argp_failure@@Base+0x1728>
   1be08:	cmp	r4, #0
   1be0c:	beq	1be54 <argp_failure@@Base+0x1728>
   1be10:	tst	r0, #1
   1be14:	bne	1be3c <argp_failure@@Base+0x1710>
   1be18:	mov	r0, r4
   1be1c:	bl	11824 <strlen@plt>
   1be20:	add	r1, r0, #6
   1be24:	mov	r0, r5
   1be28:	bl	1be5c <argp_failure@@Base+0x1730>
   1be2c:	ldr	r2, [r6, #4]
   1be30:	movw	r1, #1744	; 0x6d0
   1be34:	movt	r1, #2
   1be38:	b	1be48 <argp_failure@@Base+0x171c>
   1be3c:	ldr	r2, [r6, #4]
   1be40:	movw	r1, #1733	; 0x6c5
   1be44:	movt	r1, #2
   1be48:	mov	r0, r5
   1be4c:	mov	r3, r4
   1be50:	bl	1d6dc <argp_failure@@Base+0x2fb0>
   1be54:	mov	r0, #0
   1be58:	pop	{r4, r5, r6, sl, fp, pc}
   1be5c:	push	{r4, r5, fp, lr}
   1be60:	add	fp, sp, #8
   1be64:	mov	r5, r1
   1be68:	mov	r4, r0
   1be6c:	ldr	r1, [r0, #16]
   1be70:	ldr	r2, [r0, #24]
   1be74:	ldr	r0, [r0, #28]
   1be78:	sub	r2, r0, r2
   1be7c:	cmp	r2, r1
   1be80:	bls	1be90 <argp_failure@@Base+0x1764>
   1be84:	mov	r0, r4
   1be88:	bl	1d17c <argp_failure@@Base+0x2a50>
   1be8c:	ldr	r0, [r4, #28]
   1be90:	ldr	r3, [r4, #20]
   1be94:	ldr	r2, [r4, #8]
   1be98:	ldr	r1, [r4, #32]
   1be9c:	cmp	r3, #0
   1bea0:	addgt	r5, r5, r3
   1bea4:	cmp	r5, r2
   1bea8:	bcs	1bedc <argp_failure@@Base+0x17b0>
   1beac:	cmp	r0, r1
   1beb0:	bcc	1becc <argp_failure@@Base+0x17a0>
   1beb4:	mov	r0, r4
   1beb8:	mov	r1, #1
   1bebc:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1bec0:	cmp	r0, #0
   1bec4:	popeq	{r4, r5, fp, pc}
   1bec8:	ldr	r0, [r4, #28]
   1becc:	add	r1, r0, #1
   1bed0:	str	r1, [r4, #28]
   1bed4:	mov	r1, #32
   1bed8:	b	1bf08 <argp_failure@@Base+0x17dc>
   1bedc:	cmp	r0, r1
   1bee0:	bcc	1befc <argp_failure@@Base+0x17d0>
   1bee4:	mov	r0, r4
   1bee8:	mov	r1, #1
   1beec:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1bef0:	cmp	r0, #0
   1bef4:	beq	1bf0c <argp_failure@@Base+0x17e0>
   1bef8:	ldr	r0, [r4, #28]
   1befc:	add	r1, r0, #1
   1bf00:	str	r1, [r4, #28]
   1bf04:	mov	r1, #10
   1bf08:	strb	r1, [r0]
   1bf0c:	pop	{r4, r5, fp, pc}
   1bf10:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1bf14:	add	fp, sp, #24
   1bf18:	mov	r8, r0
   1bf1c:	ldr	r0, [r1, #12]
   1bf20:	mov	r5, r1
   1bf24:	cmp	r0, #0
   1bf28:	beq	1bf78 <argp_failure@@Base+0x184c>
   1bf2c:	ldr	r1, [r5, #8]
   1bf30:	ldr	r0, [r5]
   1bf34:	ldr	r4, [r1]
   1bf38:	ldr	r7, [r0, #16]
   1bf3c:	cmp	r4, #0
   1bf40:	ldrne	r1, [r1, #4]
   1bf44:	cmpne	r1, #0
   1bf48:	bne	1bfcc <argp_failure@@Base+0x18a0>
   1bf4c:	cmp	r7, #0
   1bf50:	beq	1bf68 <argp_failure@@Base+0x183c>
   1bf54:	ldr	r0, [r7]
   1bf58:	cmp	r0, #0
   1bf5c:	ldrbne	r1, [r0]
   1bf60:	cmpne	r1, #0
   1bf64:	bne	1c01c <argp_failure@@Base+0x18f0>
   1bf68:	mov	r0, #0
   1bf6c:	str	r0, [r5, #12]
   1bf70:	add	r5, r5, #4
   1bf74:	b	1bfbc <argp_failure@@Base+0x1890>
   1bf78:	ldr	r6, [r5, #4]!
   1bf7c:	ldr	r0, [r6, #28]
   1bf80:	ldr	r1, [r6, #32]
   1bf84:	add	r2, r0, #2
   1bf88:	cmp	r2, r1
   1bf8c:	bls	1bfa8 <argp_failure@@Base+0x187c>
   1bf90:	mov	r0, r6
   1bf94:	mov	r1, #2
   1bf98:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1bf9c:	cmp	r0, #0
   1bfa0:	beq	1bfbc <argp_failure@@Base+0x1890>
   1bfa4:	ldr	r0, [r6, #28]
   1bfa8:	movw	r1, #8236	; 0x202c
   1bfac:	strh	r1, [r0]
   1bfb0:	ldr	r0, [r6, #28]
   1bfb4:	add	r0, r0, #2
   1bfb8:	str	r0, [r6, #28]
   1bfbc:	ldr	r0, [r5]
   1bfc0:	mov	r1, r8
   1bfc4:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   1bfc8:	b	1c2f8 <argp_failure@@Base+0x1bcc>
   1bfcc:	ldr	r1, [r4, #12]
   1bfd0:	ldr	r0, [r0, #12]
   1bfd4:	cmp	r0, r1
   1bfd8:	beq	1bf4c <argp_failure@@Base+0x1820>
   1bfdc:	ldr	r6, [r5, #4]
   1bfe0:	ldr	r0, [r6, #28]
   1bfe4:	ldr	r1, [r6, #32]
   1bfe8:	cmp	r0, r1
   1bfec:	bcc	1c008 <argp_failure@@Base+0x18dc>
   1bff0:	mov	r0, r6
   1bff4:	mov	r1, #1
   1bff8:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1bffc:	cmp	r0, #0
   1c000:	beq	1bf4c <argp_failure@@Base+0x1820>
   1c004:	ldr	r0, [r6, #28]
   1c008:	add	r1, r0, #1
   1c00c:	str	r1, [r6, #28]
   1c010:	mov	r1, #10
   1c014:	strb	r1, [r0]
   1c018:	b	1bf4c <argp_failure@@Base+0x1820>
   1c01c:	cmp	r4, #0
   1c020:	beq	1c058 <argp_failure@@Base+0x192c>
   1c024:	ldr	r1, [r4, #16]
   1c028:	cmp	r1, r7
   1c02c:	beq	1bf68 <argp_failure@@Base+0x183c>
   1c030:	cmp	r1, #0
   1c034:	beq	1c04c <argp_failure@@Base+0x1920>
   1c038:	ldr	r1, [r1, #12]
   1c03c:	cmp	r1, r7
   1c040:	cmpne	r1, #0
   1c044:	bne	1c038 <argp_failure@@Base+0x190c>
   1c048:	b	1c050 <argp_failure@@Base+0x1924>
   1c04c:	mov	r1, #0
   1c050:	cmp	r1, r7
   1c054:	beq	1bf68 <argp_failure@@Base+0x183c>
   1c058:	ldr	r1, [r5, #4]
   1c05c:	mov	r2, r5
   1c060:	ldr	r4, [r1, #12]
   1c064:	ldr	r1, [r7, #16]
   1c068:	bl	1c0c8 <argp_failure@@Base+0x199c>
   1c06c:	ldr	r6, [r5, #4]
   1c070:	ldr	r1, [r6, #24]
   1c074:	ldr	r2, [r6, #28]
   1c078:	ldr	r0, [r6, #16]
   1c07c:	sub	r1, r2, r1
   1c080:	cmp	r1, r0
   1c084:	bls	1c090 <argp_failure@@Base+0x1964>
   1c088:	mov	r0, r6
   1c08c:	bl	1d17c <argp_failure@@Base+0x2a50>
   1c090:	str	r4, [r6, #12]
   1c094:	b	1bf68 <argp_failure@@Base+0x183c>
   1c098:	mov	ip, r2
   1c09c:	ldr	r2, [r0, #8]
   1c0a0:	cmp	r2, #0
   1c0a4:	bxeq	lr
   1c0a8:	ldrb	r0, [r0, #12]
   1c0ac:	tst	r0, #1
   1c0b0:	bne	1c0bc <argp_failure@@Base+0x1990>
   1c0b4:	mov	r0, r3
   1c0b8:	b	1d6dc <argp_failure@@Base+0x2fb0>
   1c0bc:	mov	r0, r3
   1c0c0:	mov	r1, ip
   1c0c4:	b	1d6dc <argp_failure@@Base+0x2fb0>
   1c0c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c0cc:	add	fp, sp, #28
   1c0d0:	sub	sp, sp, #4
   1c0d4:	mov	r9, r2
   1c0d8:	mov	r8, r0
   1c0dc:	cmp	r1, #0
   1c0e0:	mov	r6, r0
   1c0e4:	beq	1c124 <argp_failure@@Base+0x19f8>
   1c0e8:	ldr	r0, [r1, #20]
   1c0ec:	mov	r4, r1
   1c0f0:	mov	r6, r8
   1c0f4:	cmp	r0, #0
   1c0f8:	beq	1c124 <argp_failure@@Base+0x19f8>
   1c0fc:	ldr	r1, [r9, #16]
   1c100:	mov	r0, r4
   1c104:	bl	17c08 <argp_parse@@Base+0xbf8>
   1c108:	ldr	r3, [r4, #20]
   1c10c:	mov	r2, r0
   1c110:	movw	r0, #3
   1c114:	mov	r1, r8
   1c118:	movt	r0, #512	; 0x200
   1c11c:	blx	r3
   1c120:	mov	r6, r0
   1c124:	cmp	r6, #0
   1c128:	beq	1c2dc <argp_failure@@Base+0x1bb0>
   1c12c:	ldrb	r0, [r6]
   1c130:	cmp	r0, #0
   1c134:	beq	1c2d0 <argp_failure@@Base+0x1ba4>
   1c138:	ldr	r0, [r9, #8]
   1c13c:	ldr	r0, [r0]
   1c140:	cmp	r0, #0
   1c144:	beq	1c184 <argp_failure@@Base+0x1a58>
   1c148:	ldr	r4, [r9, #4]
   1c14c:	ldr	r0, [r4, #28]
   1c150:	ldr	r1, [r4, #32]
   1c154:	cmp	r0, r1
   1c158:	bcc	1c174 <argp_failure@@Base+0x1a48>
   1c15c:	mov	r0, r4
   1c160:	mov	r1, #1
   1c164:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1c168:	cmp	r0, #0
   1c16c:	beq	1c184 <argp_failure@@Base+0x1a58>
   1c170:	ldr	r0, [r4, #28]
   1c174:	add	r1, r0, #1
   1c178:	str	r1, [r4, #28]
   1c17c:	mov	r1, #10
   1c180:	strb	r1, [r0]
   1c184:	movw	r4, #6800	; 0x1a90
   1c188:	ldr	r0, [r9, #4]
   1c18c:	movt	r4, #3
   1c190:	ldr	r1, [r4, #24]
   1c194:	bl	1c2f8 <argp_failure@@Base+0x1bcc>
   1c198:	ldr	r5, [r4, #24]
   1c19c:	ldr	r4, [r9, #4]
   1c1a0:	ldr	r1, [r4, #24]
   1c1a4:	ldr	r2, [r4, #28]
   1c1a8:	ldr	r0, [r4, #16]
   1c1ac:	mov	sl, r5
   1c1b0:	mov	r7, r4
   1c1b4:	sub	r1, r2, r1
   1c1b8:	cmp	r1, r0
   1c1bc:	bls	1c1e8 <argp_failure@@Base+0x1abc>
   1c1c0:	mov	r0, r4
   1c1c4:	bl	1d17c <argp_failure@@Base+0x2a50>
   1c1c8:	ldr	r7, [r9, #4]
   1c1cc:	movw	r0, #6800	; 0x1a90
   1c1d0:	movt	r0, #3
   1c1d4:	ldr	sl, [r0, #24]
   1c1d8:	ldr	r1, [r7, #24]
   1c1dc:	ldr	r2, [r7, #28]
   1c1e0:	ldr	r0, [r7, #16]
   1c1e4:	sub	r1, r2, r1
   1c1e8:	str	r5, [r4, #4]
   1c1ec:	cmp	r1, r0
   1c1f0:	mov	r5, r7
   1c1f4:	bls	1c204 <argp_failure@@Base+0x1ad8>
   1c1f8:	mov	r0, r7
   1c1fc:	bl	1d17c <argp_failure@@Base+0x2a50>
   1c200:	ldr	r5, [r9, #4]
   1c204:	mov	r0, r6
   1c208:	str	sl, [r7, #12]
   1c20c:	bl	11824 <strlen@plt>
   1c210:	cmp	r0, #0
   1c214:	beq	1c260 <argp_failure@@Base+0x1b34>
   1c218:	mov	r4, r0
   1c21c:	ldr	r0, [r5, #28]
   1c220:	ldr	r1, [r5, #32]
   1c224:	add	r2, r0, r4
   1c228:	cmp	r2, r1
   1c22c:	bls	1c248 <argp_failure@@Base+0x1b1c>
   1c230:	mov	r0, r5
   1c234:	mov	r1, r4
   1c238:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1c23c:	cmp	r0, #0
   1c240:	beq	1c260 <argp_failure@@Base+0x1b34>
   1c244:	ldr	r0, [r5, #28]
   1c248:	mov	r1, r6
   1c24c:	mov	r2, r4
   1c250:	bl	11704 <memcpy@plt>
   1c254:	ldr	r0, [r5, #28]
   1c258:	add	r0, r0, r4
   1c25c:	str	r0, [r5, #28]
   1c260:	ldr	r4, [r9, #4]
   1c264:	mov	r5, r4
   1c268:	ldr	r2, [r4, #24]
   1c26c:	ldr	r0, [r4, #16]
   1c270:	ldr	r1, [r5, #28]!
   1c274:	sub	r2, r1, r2
   1c278:	cmp	r2, r0
   1c27c:	mov	r0, r4
   1c280:	bls	1c298 <argp_failure@@Base+0x1b6c>
   1c284:	mov	r0, r4
   1c288:	bl	1d17c <argp_failure@@Base+0x2a50>
   1c28c:	ldr	r0, [r9, #4]
   1c290:	mov	r5, r0
   1c294:	ldr	r1, [r5, #28]!
   1c298:	mov	r2, #0
   1c29c:	str	r2, [r4, #4]
   1c2a0:	ldr	r2, [r0, #32]
   1c2a4:	cmp	r1, r2
   1c2a8:	bcc	1c2c0 <argp_failure@@Base+0x1b94>
   1c2ac:	mov	r1, #1
   1c2b0:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1c2b4:	cmp	r0, #0
   1c2b8:	beq	1c2d0 <argp_failure@@Base+0x1ba4>
   1c2bc:	ldr	r1, [r5]
   1c2c0:	add	r0, r1, #1
   1c2c4:	str	r0, [r5]
   1c2c8:	mov	r0, #10
   1c2cc:	strb	r0, [r1]
   1c2d0:	ldr	r0, [r9, #8]
   1c2d4:	mov	r1, #1
   1c2d8:	str	r1, [r0, #4]
   1c2dc:	cmp	r6, r8
   1c2e0:	subeq	sp, fp, #28
   1c2e4:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c2e8:	mov	r0, r6
   1c2ec:	sub	sp, fp, #28
   1c2f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c2f4:	b	1827c <argp_parse@@Base+0x126c>
   1c2f8:	push	{r4, r5, r6, sl, fp, lr}
   1c2fc:	add	fp, sp, #16
   1c300:	mov	r4, r0
   1c304:	mov	r5, r1
   1c308:	ldr	r0, [r0, #16]
   1c30c:	ldr	r1, [r4, #24]
   1c310:	ldr	r2, [r4, #28]
   1c314:	sub	r1, r2, r1
   1c318:	cmp	r1, r0
   1c31c:	bls	1c328 <argp_failure@@Base+0x1bfc>
   1c320:	mov	r0, r4
   1c324:	bl	1d17c <argp_failure@@Base+0x2a50>
   1c328:	ldr	r0, [r4, #20]
   1c32c:	bic	r0, r0, r0, asr #31
   1c330:	sub	r1, r5, r0
   1c334:	cmp	r1, #1
   1c338:	poplt	{r4, r5, r6, sl, fp, pc}
   1c33c:	add	r1, r5, #1
   1c340:	mov	r6, #32
   1c344:	sub	r5, r1, r0
   1c348:	ldr	r0, [r4, #28]
   1c34c:	ldr	r1, [r4, #32]
   1c350:	cmp	r0, r1
   1c354:	bcc	1c370 <argp_failure@@Base+0x1c44>
   1c358:	mov	r0, r4
   1c35c:	mov	r1, #1
   1c360:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1c364:	cmp	r0, #0
   1c368:	beq	1c37c <argp_failure@@Base+0x1c50>
   1c36c:	ldr	r0, [r4, #28]
   1c370:	add	r1, r0, #1
   1c374:	str	r1, [r4, #28]
   1c378:	strb	r6, [r0]
   1c37c:	sub	r5, r5, #1
   1c380:	cmp	r5, #1
   1c384:	bgt	1c348 <argp_failure@@Base+0x1c1c>
   1c388:	pop	{r4, r5, r6, sl, fp, pc}
   1c38c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c390:	add	fp, sp, #28
   1c394:	sub	sp, sp, #36	; 0x24
   1c398:	mvn	r7, #0
   1c39c:	cmp	r0, #1
   1c3a0:	blt	1c86c <argp_failure@@Base+0x2140>
   1c3a4:	ldr	r4, [fp, #16]
   1c3a8:	mov	r5, r0
   1c3ac:	mov	r8, r1
   1c3b0:	mov	r0, #0
   1c3b4:	str	r3, [sp, #28]
   1c3b8:	ldr	sl, [r4]
   1c3bc:	ldr	r6, [r4, #4]
   1c3c0:	str	r0, [r4, #12]
   1c3c4:	cmp	sl, #0
   1c3c8:	beq	1c3ec <argp_failure@@Base+0x1cc0>
   1c3cc:	ldr	r0, [r4, #16]
   1c3d0:	cmp	r0, #0
   1c3d4:	beq	1c3f4 <argp_failure@@Base+0x1cc8>
   1c3d8:	ldrb	r0, [r2]
   1c3dc:	cmp	r0, #45	; 0x2d
   1c3e0:	cmpne	r0, #43	; 0x2b
   1c3e4:	addeq	r2, r2, #1
   1c3e8:	b	1c464 <argp_failure@@Base+0x1d38>
   1c3ec:	mov	sl, #1
   1c3f0:	str	sl, [r4]
   1c3f4:	mov	r0, #0
   1c3f8:	str	sl, [r4, #28]
   1c3fc:	str	sl, [r4, #32]
   1c400:	str	r0, [r4, #20]
   1c404:	ldrb	r1, [r2]
   1c408:	cmp	r1, #43	; 0x2b
   1c40c:	beq	1c41c <argp_failure@@Base+0x1cf0>
   1c410:	cmp	r1, #45	; 0x2d
   1c414:	bne	1c428 <argp_failure@@Base+0x1cfc>
   1c418:	mov	r0, #2
   1c41c:	str	r0, [r4, #24]
   1c420:	add	r2, r2, #1
   1c424:	b	1c45c <argp_failure@@Base+0x1d30>
   1c428:	ldr	r0, [fp, #20]
   1c42c:	cmp	r0, #0
   1c430:	bne	1c454 <argp_failure@@Base+0x1d28>
   1c434:	movw	r0, #2161	; 0x871
   1c438:	mov	r7, r2
   1c43c:	movt	r0, #2
   1c440:	bl	117a0 <getenv@plt>
   1c444:	mov	r2, r7
   1c448:	mvn	r7, #0
   1c44c:	cmp	r0, #0
   1c450:	beq	1c624 <argp_failure@@Base+0x1ef8>
   1c454:	mov	r0, #0
   1c458:	str	r0, [r4, #24]
   1c45c:	mov	r0, #1
   1c460:	str	r0, [r4, #16]
   1c464:	ldrb	r0, [r2]
   1c468:	subs	r0, r0, #58	; 0x3a
   1c46c:	movne	r0, r6
   1c470:	ldr	r6, [r4, #20]
   1c474:	str	r0, [sp, #32]
   1c478:	cmp	r6, #0
   1c47c:	ldrbne	r0, [r6]
   1c480:	cmpne	r0, #0
   1c484:	bne	1c6b8 <argp_failure@@Base+0x1f8c>
   1c488:	ldr	r9, [r4, #32]
   1c48c:	cmp	r9, sl
   1c490:	strgt	sl, [r4, #32]
   1c494:	movgt	r9, sl
   1c498:	ldr	r0, [r4, #28]
   1c49c:	cmp	r0, sl
   1c4a0:	strgt	sl, [r4, #28]
   1c4a4:	movgt	r0, sl
   1c4a8:	ldr	r1, [r4, #24]
   1c4ac:	cmp	r1, #1
   1c4b0:	bne	1c528 <argp_failure@@Base+0x1dfc>
   1c4b4:	cmp	r0, r9
   1c4b8:	cmpne	r9, sl
   1c4bc:	bne	1c4cc <argp_failure@@Base+0x1da0>
   1c4c0:	cmp	r9, sl
   1c4c4:	strne	sl, [r4, #28]
   1c4c8:	b	1c4e8 <argp_failure@@Base+0x1dbc>
   1c4cc:	mov	r0, r8
   1c4d0:	mov	r1, r4
   1c4d4:	mov	r6, r2
   1c4d8:	bl	1c8cc <argp_failure@@Base+0x21a0>
   1c4dc:	ldr	sl, [r4]
   1c4e0:	mov	r2, r6
   1c4e4:	mvn	r7, #0
   1c4e8:	mov	r9, sl
   1c4ec:	cmp	sl, r5
   1c4f0:	bge	1c520 <argp_failure@@Base+0x1df4>
   1c4f4:	ldr	r0, [r8, r9, lsl #2]
   1c4f8:	ldrb	r1, [r0]
   1c4fc:	cmp	r1, #45	; 0x2d
   1c500:	bne	1c510 <argp_failure@@Base+0x1de4>
   1c504:	ldrb	r0, [r0, #1]
   1c508:	cmp	r0, #0
   1c50c:	bne	1c520 <argp_failure@@Base+0x1df4>
   1c510:	add	r9, r9, #1
   1c514:	cmp	r9, r5
   1c518:	str	r9, [r4]
   1c51c:	blt	1c4f4 <argp_failure@@Base+0x1dc8>
   1c520:	mov	sl, r9
   1c524:	str	r9, [r4, #32]
   1c528:	cmp	sl, r5
   1c52c:	beq	1c614 <argp_failure@@Base+0x1ee8>
   1c530:	ldr	r0, [r8, sl, lsl #2]
   1c534:	movw	r6, #178	; 0xb2
   1c538:	str	r2, [sp, #20]
   1c53c:	movt	r6, #2
   1c540:	mov	r1, r6
   1c544:	bl	11698 <strcmp@plt>
   1c548:	cmp	r0, #0
   1c54c:	beq	1c5b8 <argp_failure@@Base+0x1e8c>
   1c550:	cmp	sl, r5
   1c554:	mvn	r7, #0
   1c558:	beq	1c614 <argp_failure@@Base+0x1ee8>
   1c55c:	ldr	r0, [r8, sl, lsl #2]
   1c560:	ldrb	r1, [r0]
   1c564:	cmp	r1, #45	; 0x2d
   1c568:	bne	1c5e0 <argp_failure@@Base+0x1eb4>
   1c56c:	mov	r3, r6
   1c570:	mov	r6, r0
   1c574:	ldrb	r1, [r6, #1]!
   1c578:	cmp	r1, #0
   1c57c:	beq	1c5e0 <argp_failure@@Base+0x1eb4>
   1c580:	ldr	r2, [sp, #28]
   1c584:	cmp	r2, #0
   1c588:	beq	1c62c <argp_failure@@Base+0x1f00>
   1c58c:	ldr	r9, [fp, #12]
   1c590:	ldr	r2, [sp, #20]
   1c594:	cmp	r1, #45	; 0x2d
   1c598:	bne	1c634 <argp_failure@@Base+0x1f08>
   1c59c:	add	r0, r0, #2
   1c5a0:	str	r0, [r4, #20]
   1c5a4:	ldr	r0, [fp, #8]
   1c5a8:	stm	sp, {r0, r9}
   1c5ac:	str	r4, [sp, #8]
   1c5b0:	str	r3, [sp, #16]
   1c5b4:	b	1c834 <argp_failure@@Base+0x2108>
   1c5b8:	add	r0, sl, #1
   1c5bc:	str	r0, [r4]
   1c5c0:	ldr	r1, [r4, #28]
   1c5c4:	cmp	r1, r9
   1c5c8:	cmpne	r9, r0
   1c5cc:	bne	1c5f8 <argp_failure@@Base+0x1ecc>
   1c5d0:	cmp	r1, r9
   1c5d4:	mvn	r7, #0
   1c5d8:	streq	r0, [r4, #28]
   1c5dc:	b	1c608 <argp_failure@@Base+0x1edc>
   1c5e0:	ldr	r1, [r4, #24]
   1c5e4:	cmp	r1, #0
   1c5e8:	strne	r0, [r4, #12]
   1c5ec:	addne	r0, sl, #1
   1c5f0:	movne	r7, #1
   1c5f4:	b	1c61c <argp_failure@@Base+0x1ef0>
   1c5f8:	mov	r0, r8
   1c5fc:	mov	r1, r4
   1c600:	bl	1c8cc <argp_failure@@Base+0x21a0>
   1c604:	mvn	r7, #0
   1c608:	str	r5, [r4]
   1c60c:	str	r5, [r4, #32]
   1c610:	mov	r9, r5
   1c614:	ldr	r0, [r4, #28]
   1c618:	cmp	r0, r9
   1c61c:	strne	r0, [r4]
   1c620:	b	1c86c <argp_failure@@Base+0x2140>
   1c624:	mov	r0, #1
   1c628:	b	1c458 <argp_failure@@Base+0x1d2c>
   1c62c:	ldr	r2, [sp, #20]
   1c630:	b	1c6b4 <argp_failure@@Base+0x1f88>
   1c634:	cmp	r9, #0
   1c638:	beq	1c6b4 <argp_failure@@Base+0x1f88>
   1c63c:	ldrb	r0, [r0, #2]
   1c640:	cmp	r0, #0
   1c644:	beq	1c6a0 <argp_failure@@Base+0x1f74>
   1c648:	ldr	r1, [fp, #8]
   1c64c:	str	r6, [r4, #20]
   1c650:	movw	r0, #179	; 0xb3
   1c654:	movt	r0, #2
   1c658:	stm	sp, {r1, r9}
   1c65c:	str	r0, [sp, #16]
   1c660:	mov	r0, r5
   1c664:	str	r4, [sp, #8]
   1c668:	mov	r9, r2
   1c66c:	ldr	r1, [sp, #32]
   1c670:	ldr	r3, [sp, #28]
   1c674:	str	r1, [sp, #12]
   1c678:	mov	r1, r8
   1c67c:	bl	1c9b0 <argp_failure@@Base+0x2284>
   1c680:	mov	r7, r0
   1c684:	cmn	r0, #1
   1c688:	bne	1c86c <argp_failure@@Base+0x2140>
   1c68c:	ldr	sl, [r4]
   1c690:	mov	r2, r9
   1c694:	ldr	r0, [r8, sl, lsl #2]
   1c698:	add	r6, r0, #1
   1c69c:	b	1c6b4 <argp_failure@@Base+0x1f88>
   1c6a0:	mov	r0, r2
   1c6a4:	bl	11830 <strchr@plt>
   1c6a8:	ldr	r2, [sp, #20]
   1c6ac:	cmp	r0, #0
   1c6b0:	beq	1c648 <argp_failure@@Base+0x1f1c>
   1c6b4:	str	r6, [r4, #20]
   1c6b8:	add	r9, r6, #1
   1c6bc:	mov	r0, r2
   1c6c0:	str	r2, [sp, #20]
   1c6c4:	str	r9, [r4, #20]
   1c6c8:	ldrb	r1, [r6]
   1c6cc:	str	r1, [sp, #24]
   1c6d0:	bl	11830 <strchr@plt>
   1c6d4:	ldrb	r1, [r6, #1]
   1c6d8:	ldr	r7, [sp, #24]
   1c6dc:	cmp	r1, #0
   1c6e0:	orr	r1, r7, #1
   1c6e4:	addeq	sl, sl, #1
   1c6e8:	streq	sl, [r4]
   1c6ec:	cmp	r1, #59	; 0x3b
   1c6f0:	cmpne	r0, #0
   1c6f4:	bne	1c710 <argp_failure@@Base+0x1fe4>
   1c6f8:	ldr	r0, [sp, #32]
   1c6fc:	cmp	r0, #0
   1c700:	bne	1c7e0 <argp_failure@@Base+0x20b4>
   1c704:	str	r7, [r4, #8]
   1c708:	mov	r7, #63	; 0x3f
   1c70c:	b	1c86c <argp_failure@@Base+0x2140>
   1c710:	ldrb	r2, [r0]
   1c714:	ldrb	r1, [r0, #1]
   1c718:	cmp	r2, #87	; 0x57
   1c71c:	bne	1c748 <argp_failure@@Base+0x201c>
   1c720:	ldr	r2, [sp, #28]
   1c724:	cmp	r2, #0
   1c728:	beq	1c748 <argp_failure@@Base+0x201c>
   1c72c:	cmp	r1, #59	; 0x3b
   1c730:	bne	1c748 <argp_failure@@Base+0x201c>
   1c734:	ldrb	r0, [r9]
   1c738:	cmp	r0, #0
   1c73c:	beq	1c788 <argp_failure@@Base+0x205c>
   1c740:	ldr	r2, [sp, #20]
   1c744:	b	1c80c <argp_failure@@Base+0x20e0>
   1c748:	cmp	r1, #58	; 0x3a
   1c74c:	bne	1c86c <argp_failure@@Base+0x2140>
   1c750:	ldrb	r0, [r0, #2]
   1c754:	ldrb	r1, [r9]
   1c758:	cmp	r0, #58	; 0x3a
   1c75c:	bne	1c770 <argp_failure@@Base+0x2044>
   1c760:	cmp	r1, #0
   1c764:	bne	1c778 <argp_failure@@Base+0x204c>
   1c768:	mov	r0, #0
   1c76c:	b	1c860 <argp_failure@@Base+0x2134>
   1c770:	cmp	r1, #0
   1c774:	beq	1c7b4 <argp_failure@@Base+0x2088>
   1c778:	add	r0, sl, #1
   1c77c:	str	r9, [r4, #12]
   1c780:	str	r0, [r4]
   1c784:	b	1c864 <argp_failure@@Base+0x2138>
   1c788:	ldr	r2, [sp, #20]
   1c78c:	cmp	sl, r5
   1c790:	bne	1c808 <argp_failure@@Base+0x20dc>
   1c794:	ldr	r0, [sp, #32]
   1c798:	cmp	r0, #0
   1c79c:	bne	1c878 <argp_failure@@Base+0x214c>
   1c7a0:	str	r7, [r4, #8]
   1c7a4:	ldrb	r7, [r2]
   1c7a8:	cmp	r7, #58	; 0x3a
   1c7ac:	movwne	r7, #63	; 0x3f
   1c7b0:	b	1c86c <argp_failure@@Base+0x2140>
   1c7b4:	cmp	sl, r5
   1c7b8:	bne	1c854 <argp_failure@@Base+0x2128>
   1c7bc:	ldr	r0, [sp, #32]
   1c7c0:	cmp	r0, #0
   1c7c4:	bne	1c8a4 <argp_failure@@Base+0x2178>
   1c7c8:	ldr	r0, [sp, #20]
   1c7cc:	str	r7, [r4, #8]
   1c7d0:	ldrb	r7, [r0]
   1c7d4:	cmp	r7, #58	; 0x3a
   1c7d8:	movwne	r7, #63	; 0x3f
   1c7dc:	b	1c864 <argp_failure@@Base+0x2138>
   1c7e0:	movw	r0, #6872	; 0x1ad8
   1c7e4:	ldr	r2, [r8]
   1c7e8:	ldr	r3, [sp, #24]
   1c7ec:	movw	r1, #2088	; 0x828
   1c7f0:	movt	r0, #3
   1c7f4:	movt	r1, #2
   1c7f8:	ldr	r0, [r0]
   1c7fc:	bl	1183c <fprintf@plt>
   1c800:	ldr	r7, [sp, #24]
   1c804:	b	1c704 <argp_failure@@Base+0x1fd8>
   1c808:	ldr	r9, [r8, sl, lsl #2]
   1c80c:	str	r9, [r4, #12]
   1c810:	ldr	r3, [fp, #8]
   1c814:	mov	r0, #0
   1c818:	movw	r1, #2157	; 0x86d
   1c81c:	str	r0, [r4, #12]
   1c820:	str	r9, [r4, #20]
   1c824:	movt	r1, #2
   1c828:	str	r3, [sp]
   1c82c:	stmib	sp, {r0, r4}
   1c830:	str	r1, [sp, #16]
   1c834:	ldr	r0, [sp, #32]
   1c838:	str	r0, [sp, #12]
   1c83c:	ldr	r3, [sp, #28]
   1c840:	mov	r0, r5
   1c844:	mov	r1, r8
   1c848:	bl	1c9b0 <argp_failure@@Base+0x2284>
   1c84c:	sub	sp, fp, #28
   1c850:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c854:	add	r0, sl, #1
   1c858:	str	r0, [r4]
   1c85c:	ldr	r0, [r8, sl, lsl #2]
   1c860:	str	r0, [r4, #12]
   1c864:	mov	r0, #0
   1c868:	str	r0, [r4, #20]
   1c86c:	mov	r0, r7
   1c870:	sub	sp, fp, #28
   1c874:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c878:	movw	r0, #6872	; 0x1ad8
   1c87c:	ldr	r2, [r8]
   1c880:	ldr	r3, [sp, #24]
   1c884:	movw	r1, #2116	; 0x844
   1c888:	movt	r0, #3
   1c88c:	movt	r1, #2
   1c890:	ldr	r0, [r0]
   1c894:	bl	1183c <fprintf@plt>
   1c898:	ldr	r2, [sp, #20]
   1c89c:	ldr	r7, [sp, #24]
   1c8a0:	b	1c7a0 <argp_failure@@Base+0x2074>
   1c8a4:	movw	r0, #6872	; 0x1ad8
   1c8a8:	ldr	r2, [r8]
   1c8ac:	ldr	r3, [sp, #24]
   1c8b0:	movw	r1, #2116	; 0x844
   1c8b4:	movt	r0, #3
   1c8b8:	movt	r1, #2
   1c8bc:	ldr	r0, [r0]
   1c8c0:	bl	1183c <fprintf@plt>
   1c8c4:	ldr	r7, [sp, #24]
   1c8c8:	b	1c7c8 <argp_failure@@Base+0x209c>
   1c8cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c8d0:	add	fp, sp, #28
   1c8d4:	sub	sp, sp, #4
   1c8d8:	ldr	lr, [r1]
   1c8dc:	ldr	ip, [r1, #32]
   1c8e0:	ldr	r2, [r1, #28]
   1c8e4:	cmp	lr, ip
   1c8e8:	str	r2, [sp]
   1c8ec:	ble	1c994 <argp_failure@@Base+0x2268>
   1c8f0:	ldr	r2, [sp]
   1c8f4:	cmp	r2, ip
   1c8f8:	bge	1c994 <argp_failure@@Base+0x2268>
   1c8fc:	ldr	r4, [sp]
   1c900:	add	r8, r0, ip, lsl #2
   1c904:	mov	r9, lr
   1c908:	sub	r2, ip, r4
   1c90c:	sub	sl, r9, ip
   1c910:	cmp	sl, r2
   1c914:	ble	1c958 <argp_failure@@Base+0x222c>
   1c918:	sub	sl, r9, r2
   1c91c:	cmp	r2, #1
   1c920:	blt	1c950 <argp_failure@@Base+0x2224>
   1c924:	add	r5, r9, r4
   1c928:	add	r2, r0, r4, lsl #2
   1c92c:	mov	r7, ip
   1c930:	add	r5, r0, r5, lsl #2
   1c934:	ldr	r6, [r5, -r7, lsl #2]
   1c938:	ldr	r3, [r2]
   1c93c:	str	r6, [r2], #4
   1c940:	str	r3, [r5, -r7, lsl #2]
   1c944:	sub	r7, r7, #1
   1c948:	cmp	r4, r7
   1c94c:	bne	1c934 <argp_failure@@Base+0x2208>
   1c950:	mov	r9, sl
   1c954:	b	1c988 <argp_failure@@Base+0x225c>
   1c958:	cmp	sl, #1
   1c95c:	blt	1c984 <argp_failure@@Base+0x2258>
   1c960:	add	r7, r0, r4, lsl #2
   1c964:	mov	r2, r8
   1c968:	mov	r6, sl
   1c96c:	ldr	r3, [r7]
   1c970:	ldr	r5, [r2]
   1c974:	subs	r6, r6, #1
   1c978:	str	r5, [r7], #4
   1c97c:	str	r3, [r2], #4
   1c980:	bne	1c96c <argp_failure@@Base+0x2240>
   1c984:	add	r4, r4, sl
   1c988:	cmp	r9, ip
   1c98c:	cmpgt	ip, r4
   1c990:	bgt	1c908 <argp_failure@@Base+0x21dc>
   1c994:	ldr	r0, [sp]
   1c998:	sub	r0, r0, ip
   1c99c:	add	r0, r0, lr
   1c9a0:	str	r0, [r1, #28]
   1c9a4:	str	lr, [r1, #32]
   1c9a8:	sub	sp, fp, #28
   1c9ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c9b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c9b4:	add	fp, sp, #28
   1c9b8:	sub	sp, sp, #44	; 0x2c
   1c9bc:	str	r0, [sp, #12]
   1c9c0:	ldr	r0, [fp, #16]
   1c9c4:	ldr	r5, [fp, #8]
   1c9c8:	str	r2, [sp, #16]
   1c9cc:	str	r1, [sp, #20]
   1c9d0:	ldr	r9, [r0, #20]
   1c9d4:	mov	r6, r9
   1c9d8:	b	1c9e0 <argp_failure@@Base+0x22b4>
   1c9dc:	add	r6, r6, #1
   1c9e0:	ldrb	r0, [r6]
   1c9e4:	cmp	r0, #0
   1c9e8:	cmpne	r0, #61	; 0x3d
   1c9ec:	bne	1c9dc <argp_failure@@Base+0x22b0>
   1c9f0:	ldr	sl, [r3]
   1c9f4:	mvn	ip, #0
   1c9f8:	str	r3, [fp, #-32]	; 0xffffffe0
   1c9fc:	cmp	sl, #0
   1ca00:	beq	1cc00 <argp_failure@@Base+0x24d4>
   1ca04:	sub	r4, r6, r9
   1ca08:	mov	r8, #0
   1ca0c:	mov	r5, sl
   1ca10:	mov	r7, r3
   1ca14:	mov	r0, r5
   1ca18:	mov	r1, r9
   1ca1c:	mov	r2, r4
   1ca20:	bl	119a4 <strncmp@plt>
   1ca24:	cmp	r0, #0
   1ca28:	bne	1ca3c <argp_failure@@Base+0x2310>
   1ca2c:	mov	r0, r5
   1ca30:	bl	11824 <strlen@plt>
   1ca34:	cmp	r4, r0
   1ca38:	beq	1cc2c <argp_failure@@Base+0x2500>
   1ca3c:	ldr	r5, [r7, #16]!
   1ca40:	add	r8, r8, #1
   1ca44:	cmp	r5, #0
   1ca48:	bne	1ca14 <argp_failure@@Base+0x22e8>
   1ca4c:	cmp	sl, #0
   1ca50:	beq	1cc38 <argp_failure@@Base+0x250c>
   1ca54:	mvn	r0, #0
   1ca58:	str	r4, [sp, #36]	; 0x24
   1ca5c:	mov	r4, #0
   1ca60:	mov	r5, #0
   1ca64:	mov	r7, #0
   1ca68:	str	r0, [sp, #24]
   1ca6c:	mov	r0, #0
   1ca70:	str	r0, [sp, #32]
   1ca74:	mov	r0, #0
   1ca78:	str	r0, [sp, #8]
   1ca7c:	mov	r0, #0
   1ca80:	str	r0, [sp, #28]
   1ca84:	ldr	r2, [sp, #36]	; 0x24
   1ca88:	mov	r0, sl
   1ca8c:	mov	r1, r9
   1ca90:	bl	119a4 <strncmp@plt>
   1ca94:	cmp	r0, #0
   1ca98:	beq	1cacc <argp_failure@@Base+0x23a0>
   1ca9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1caa0:	mov	r1, r4
   1caa4:	add	r0, r3, r5, lsl #4
   1caa8:	ldr	sl, [r0, #16]
   1caac:	cmp	sl, #0
   1cab0:	beq	1cc18 <argp_failure@@Base+0x24ec>
   1cab4:	ldr	r0, [fp, #16]
   1cab8:	add	r1, r1, #16
   1cabc:	add	r5, r5, #1
   1cac0:	mov	r4, r1
   1cac4:	ldr	r9, [r0, #20]
   1cac8:	b	1ca84 <argp_failure@@Base+0x2358>
   1cacc:	cmp	r7, #0
   1cad0:	beq	1cb84 <argp_failure@@Base+0x2458>
   1cad4:	ldr	r0, [fp, #12]
   1cad8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cadc:	cmp	r0, #0
   1cae0:	bne	1cb08 <argp_failure@@Base+0x23dc>
   1cae4:	add	r0, r3, r5, lsl #4
   1cae8:	ldr	r2, [r7, #4]
   1caec:	ldr	r1, [r0, #4]
   1caf0:	cmp	r2, r1
   1caf4:	bne	1cb08 <argp_failure@@Base+0x23dc>
   1caf8:	ldr	r1, [r0, #8]
   1cafc:	ldr	r2, [r7, #8]
   1cb00:	cmp	r2, r1
   1cb04:	beq	1cbbc <argp_failure@@Base+0x2490>
   1cb08:	ldr	r0, [sp, #32]
   1cb0c:	mov	r1, r4
   1cb10:	cmp	r0, #0
   1cb14:	bne	1caa4 <argp_failure@@Base+0x2378>
   1cb18:	ldr	r0, [fp, #20]
   1cb1c:	cmp	r0, #0
   1cb20:	beq	1cb98 <argp_failure@@Base+0x246c>
   1cb24:	ldr	r9, [sp, #28]
   1cb28:	mov	r0, #0
   1cb2c:	str	r0, [sp, #32]
   1cb30:	cmp	r9, #0
   1cb34:	bne	1cbac <argp_failure@@Base+0x2480>
   1cb38:	mov	r0, r8
   1cb3c:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1cb40:	cmp	r0, #0
   1cb44:	beq	1cbec <argp_failure@@Base+0x24c0>
   1cb48:	mov	r9, r0
   1cb4c:	mov	r0, #0
   1cb50:	mov	r1, #0
   1cb54:	mov	r2, r8
   1cb58:	str	r0, [sp, #32]
   1cb5c:	mov	r0, r9
   1cb60:	bl	11878 <memset@plt>
   1cb64:	ldr	r0, [sp, #24]
   1cb68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cb6c:	mov	r1, #1
   1cb70:	mov	r2, #1
   1cb74:	str	r1, [sp, #8]
   1cb78:	mov	r1, r4
   1cb7c:	strb	r2, [r9, r0]
   1cb80:	b	1cbac <argp_failure@@Base+0x2480>
   1cb84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cb88:	mov	r1, r4
   1cb8c:	str	r5, [sp, #24]
   1cb90:	add	r7, r3, r4
   1cb94:	b	1caa4 <argp_failure@@Base+0x2378>
   1cb98:	ldr	r9, [sp, #28]
   1cb9c:	mov	r0, #1
   1cba0:	str	r0, [sp, #32]
   1cba4:	cmp	r9, #0
   1cba8:	beq	1cbe0 <argp_failure@@Base+0x24b4>
   1cbac:	mov	r0, #1
   1cbb0:	str	r9, [sp, #28]
   1cbb4:	strb	r0, [r9, r5]
   1cbb8:	b	1caa4 <argp_failure@@Base+0x2378>
   1cbbc:	ldr	r1, [sp, #32]
   1cbc0:	cmp	r1, #0
   1cbc4:	bne	1caa0 <argp_failure@@Base+0x2374>
   1cbc8:	ldr	r0, [r0, #12]
   1cbcc:	ldr	r1, [r7, #12]
   1cbd0:	cmp	r1, r0
   1cbd4:	mov	r1, r4
   1cbd8:	bne	1cb18 <argp_failure@@Base+0x23ec>
   1cbdc:	b	1caa4 <argp_failure@@Base+0x2378>
   1cbe0:	mov	r0, #0
   1cbe4:	str	r0, [sp, #28]
   1cbe8:	b	1caa4 <argp_failure@@Base+0x2378>
   1cbec:	mov	r0, #1
   1cbf0:	str	r0, [sp, #32]
   1cbf4:	mov	r0, #0
   1cbf8:	str	r0, [sp, #28]
   1cbfc:	b	1ca9c <argp_failure@@Base+0x2370>
   1cc00:	mov	r0, #0
   1cc04:	mov	r8, #0
   1cc08:	mov	r7, #0
   1cc0c:	mov	sl, #0
   1cc10:	mov	r4, #0
   1cc14:	b	1cc50 <argp_failure@@Base+0x2524>
   1cc18:	ldr	r5, [fp, #8]
   1cc1c:	ldr	ip, [sp, #24]
   1cc20:	ldr	sl, [sp, #28]
   1cc24:	ldr	r4, [sp, #8]
   1cc28:	b	1cc54 <argp_failure@@Base+0x2528>
   1cc2c:	ldr	r5, [fp, #8]
   1cc30:	mov	ip, r8
   1cc34:	b	1ccbc <argp_failure@@Base+0x2590>
   1cc38:	ldr	r5, [fp, #8]
   1cc3c:	mov	r0, #0
   1cc40:	mov	r7, #0
   1cc44:	mov	sl, #0
   1cc48:	mov	r4, #0
   1cc4c:	mvn	ip, #0
   1cc50:	str	r0, [sp, #32]
   1cc54:	cmp	sl, #0
   1cc58:	ldreq	r0, [sp, #32]
   1cc5c:	cmpeq	r0, #0
   1cc60:	beq	1ccb4 <argp_failure@@Base+0x2588>
   1cc64:	ldr	r0, [fp, #20]
   1cc68:	cmp	r0, #0
   1cc6c:	bne	1ce14 <argp_failure@@Base+0x26e8>
   1cc70:	cmp	r4, #0
   1cc74:	beq	1cc80 <argp_failure@@Base+0x2554>
   1cc78:	mov	r0, sl
   1cc7c:	bl	1827c <argp_parse@@Base+0x126c>
   1cc80:	ldr	r0, [fp, #16]
   1cc84:	ldr	r4, [r0, #20]
   1cc88:	mov	r5, r0
   1cc8c:	mov	r0, r4
   1cc90:	bl	11824 <strlen@plt>
   1cc94:	mov	r1, #0
   1cc98:	add	r0, r4, r0
   1cc9c:	str	r1, [r5, #8]
   1cca0:	str	r0, [r5, #20]
   1cca4:	ldr	r0, [r5]
   1cca8:	add	r0, r0, #1
   1ccac:	str	r0, [r5]
   1ccb0:	b	1cddc <argp_failure@@Base+0x26b0>
   1ccb4:	cmp	r7, #0
   1ccb8:	beq	1cd4c <argp_failure@@Base+0x2620>
   1ccbc:	ldr	r1, [fp, #16]
   1ccc0:	mov	r0, #0
   1ccc4:	str	r0, [r1, #20]
   1ccc8:	mov	r2, r1
   1cccc:	ldr	r1, [r1]
   1ccd0:	add	r0, r1, #1
   1ccd4:	str	r0, [r2]
   1ccd8:	ldrb	r3, [r6]
   1ccdc:	ldr	r2, [r7, #4]
   1cce0:	cmp	r3, #0
   1cce4:	beq	1cd00 <argp_failure@@Base+0x25d4>
   1cce8:	cmp	r2, #0
   1ccec:	beq	1cdc4 <argp_failure@@Base+0x2698>
   1ccf0:	ldr	r1, [fp, #16]
   1ccf4:	add	r0, r6, #1
   1ccf8:	str	r0, [r1, #12]
   1ccfc:	b	1cd2c <argp_failure@@Base+0x2600>
   1cd00:	cmp	r2, #1
   1cd04:	bne	1cd2c <argp_failure@@Base+0x2600>
   1cd08:	ldr	r2, [sp, #12]
   1cd0c:	cmp	r0, r2
   1cd10:	bge	1cde8 <argp_failure@@Base+0x26bc>
   1cd14:	ldr	r2, [fp, #16]
   1cd18:	add	r1, r1, #2
   1cd1c:	str	r1, [r2]
   1cd20:	ldr	r1, [sp, #20]
   1cd24:	ldr	r0, [r1, r0, lsl #2]
   1cd28:	str	r0, [r2, #12]
   1cd2c:	cmp	r5, #0
   1cd30:	strne	ip, [r5]
   1cd34:	ldr	r1, [r7, #8]
   1cd38:	ldr	r0, [r7, #12]
   1cd3c:	cmp	r1, #0
   1cd40:	strne	r0, [r1]
   1cd44:	movne	r0, #0
   1cd48:	b	1cde0 <argp_failure@@Base+0x26b4>
   1cd4c:	ldr	r0, [fp, #12]
   1cd50:	cmp	r0, #0
   1cd54:	beq	1cd98 <argp_failure@@Base+0x266c>
   1cd58:	ldr	r0, [fp, #16]
   1cd5c:	ldr	r1, [sp, #20]
   1cd60:	ldr	r0, [r0]
   1cd64:	ldr	r0, [r1, r0, lsl #2]
   1cd68:	ldrb	r0, [r0, #1]
   1cd6c:	cmp	r0, #45	; 0x2d
   1cd70:	beq	1cd98 <argp_failure@@Base+0x266c>
   1cd74:	ldr	r0, [fp, #16]
   1cd78:	ldr	r0, [r0, #20]
   1cd7c:	ldrb	r1, [r0]
   1cd80:	ldr	r0, [sp, #16]
   1cd84:	bl	11830 <strchr@plt>
   1cd88:	mov	r1, r0
   1cd8c:	mvn	r0, #0
   1cd90:	cmp	r1, #0
   1cd94:	bne	1cde0 <argp_failure@@Base+0x26b4>
   1cd98:	ldr	r0, [fp, #20]
   1cd9c:	cmp	r0, #0
   1cda0:	bne	1cef0 <argp_failure@@Base+0x27c4>
   1cda4:	ldr	r1, [fp, #16]
   1cda8:	mov	r0, #0
   1cdac:	str	r0, [r1, #20]
   1cdb0:	str	r0, [r1, #8]
   1cdb4:	ldr	r0, [r1]
   1cdb8:	add	r0, r0, #1
   1cdbc:	str	r0, [r1]
   1cdc0:	b	1cddc <argp_failure@@Base+0x26b0>
   1cdc4:	ldr	r0, [fp, #20]
   1cdc8:	cmp	r0, #0
   1cdcc:	bne	1cf24 <argp_failure@@Base+0x27f8>
   1cdd0:	ldr	r0, [r7, #12]
   1cdd4:	ldr	r1, [fp, #16]
   1cdd8:	str	r0, [r1, #8]
   1cddc:	mov	r0, #63	; 0x3f
   1cde0:	sub	sp, fp, #28
   1cde4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cde8:	ldr	r0, [fp, #20]
   1cdec:	cmp	r0, #0
   1cdf0:	bne	1cf54 <argp_failure@@Base+0x2828>
   1cdf4:	ldr	r0, [r7, #12]
   1cdf8:	ldr	r1, [fp, #16]
   1cdfc:	str	r0, [r1, #8]
   1ce00:	ldr	r0, [sp, #16]
   1ce04:	ldrb	r0, [r0]
   1ce08:	cmp	r0, #58	; 0x3a
   1ce0c:	movwne	r0, #63	; 0x3f
   1ce10:	b	1cde0 <argp_failure@@Base+0x26b4>
   1ce14:	movw	r5, #6872	; 0x1ad8
   1ce18:	ldr	r1, [sp, #32]
   1ce1c:	movt	r5, #3
   1ce20:	ldr	r0, [r5]
   1ce24:	cmp	r1, #0
   1ce28:	beq	1ce54 <argp_failure@@Base+0x2728>
   1ce2c:	ldr	r1, [sp, #20]
   1ce30:	ldr	r3, [fp, #24]
   1ce34:	ldr	r2, [r1]
   1ce38:	ldr	r1, [fp, #16]
   1ce3c:	ldr	r1, [r1, #20]
   1ce40:	str	r1, [sp]
   1ce44:	movw	r1, #2177	; 0x881
   1ce48:	movt	r1, #2
   1ce4c:	bl	1183c <fprintf@plt>
   1ce50:	b	1cc70 <argp_failure@@Base+0x2544>
   1ce54:	bl	11914 <flockfile@plt>
   1ce58:	ldr	r1, [fp, #16]
   1ce5c:	ldr	r0, [sp, #20]
   1ce60:	ldr	r9, [fp, #24]
   1ce64:	ldr	r1, [r1, #20]
   1ce68:	ldr	r2, [r0]
   1ce6c:	ldr	r0, [r5]
   1ce70:	mov	r3, r9
   1ce74:	str	r1, [sp]
   1ce78:	movw	r1, #2209	; 0x8a1
   1ce7c:	movt	r1, #2
   1ce80:	bl	1183c <fprintf@plt>
   1ce84:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1ce88:	cmp	r8, #0
   1ce8c:	beq	1ced8 <argp_failure@@Base+0x27ac>
   1ce90:	mov	r6, sl
   1ce94:	b	1cebc <argp_failure@@Base+0x2790>
   1ce98:	ldr	r3, [r1]
   1ce9c:	ldr	r0, [r5]
   1cea0:	mov	r7, r1
   1cea4:	movw	r1, #2256	; 0x8d0
   1cea8:	mov	r2, r9
   1ceac:	movt	r1, #2
   1ceb0:	bl	1183c <fprintf@plt>
   1ceb4:	mov	r1, r7
   1ceb8:	b	1cec8 <argp_failure@@Base+0x279c>
   1cebc:	ldrb	r0, [r6]
   1cec0:	cmp	r0, #0
   1cec4:	bne	1ce98 <argp_failure@@Base+0x276c>
   1cec8:	add	r1, r1, #16
   1cecc:	add	r6, r6, #1
   1ced0:	subs	r8, r8, #1
   1ced4:	bne	1cebc <argp_failure@@Base+0x2790>
   1ced8:	ldr	r1, [r5]
   1cedc:	mov	r0, #10
   1cee0:	bl	118f0 <fputc@plt>
   1cee4:	ldr	r0, [r5]
   1cee8:	bl	11758 <funlockfile@plt>
   1ceec:	b	1cc70 <argp_failure@@Base+0x2544>
   1cef0:	ldr	r1, [fp, #16]
   1cef4:	ldr	r0, [sp, #20]
   1cef8:	ldr	r3, [fp, #24]
   1cefc:	ldr	r2, [r0]
   1cf00:	movw	r0, #6872	; 0x1ad8
   1cf04:	ldr	r1, [r1, #20]
   1cf08:	movt	r0, #3
   1cf0c:	ldr	r0, [r0]
   1cf10:	str	r1, [sp]
   1cf14:	movw	r1, #2264	; 0x8d8
   1cf18:	movt	r1, #2
   1cf1c:	bl	1183c <fprintf@plt>
   1cf20:	b	1cda4 <argp_failure@@Base+0x2678>
   1cf24:	ldr	r0, [sp, #20]
   1cf28:	ldr	r1, [r7]
   1cf2c:	ldr	r3, [fp, #24]
   1cf30:	ldr	r2, [r0]
   1cf34:	movw	r0, #6872	; 0x1ad8
   1cf38:	str	r1, [sp]
   1cf3c:	movw	r1, #2296	; 0x8f8
   1cf40:	movt	r0, #3
   1cf44:	movt	r1, #2
   1cf48:	ldr	r0, [r0]
   1cf4c:	bl	1183c <fprintf@plt>
   1cf50:	b	1cdd0 <argp_failure@@Base+0x26a4>
   1cf54:	ldr	r0, [sp, #20]
   1cf58:	ldr	r1, [r7]
   1cf5c:	ldr	r3, [fp, #24]
   1cf60:	ldr	r2, [r0]
   1cf64:	movw	r0, #6872	; 0x1ad8
   1cf68:	str	r1, [sp]
   1cf6c:	movw	r1, #2341	; 0x925
   1cf70:	movt	r0, #3
   1cf74:	movt	r1, #2
   1cf78:	ldr	r0, [r0]
   1cf7c:	bl	1183c <fprintf@plt>
   1cf80:	b	1cdf4 <argp_failure@@Base+0x26c8>
   1cf84:	push	{r4, r5, r6, r7, fp, lr}
   1cf88:	add	fp, sp, #16
   1cf8c:	sub	sp, sp, #16
   1cf90:	movw	r7, #6844	; 0x1abc
   1cf94:	movw	r5, #6848	; 0x1ac0
   1cf98:	movw	r6, #7004	; 0x1b5c
   1cf9c:	movt	r5, #3
   1cfa0:	movt	r7, #3
   1cfa4:	movt	r6, #3
   1cfa8:	ldr	r4, [r7]
   1cfac:	ldr	r5, [r5]
   1cfb0:	stm	r6, {r4, r5}
   1cfb4:	ldr	r5, [fp, #16]
   1cfb8:	str	r6, [sp, #8]
   1cfbc:	str	r5, [sp, #12]
   1cfc0:	ldr	r5, [fp, #12]
   1cfc4:	str	r5, [sp, #4]
   1cfc8:	ldr	r5, [fp, #8]
   1cfcc:	str	r5, [sp]
   1cfd0:	bl	1c38c <argp_failure@@Base+0x1c60>
   1cfd4:	ldr	r1, [r6]
   1cfd8:	ldr	r3, [r6, #12]
   1cfdc:	ldr	r2, [r6, #8]
   1cfe0:	str	r1, [r7]
   1cfe4:	movw	r1, #7100	; 0x1bbc
   1cfe8:	movt	r1, #3
   1cfec:	str	r3, [r1]
   1cff0:	movw	r1, #6852	; 0x1ac4
   1cff4:	movt	r1, #3
   1cff8:	str	r2, [r1]
   1cffc:	sub	sp, fp, #16
   1d000:	pop	{r4, r5, r6, r7, fp, pc}
   1d004:	push	{r4, r5, r6, sl, fp, lr}
   1d008:	add	fp, sp, #16
   1d00c:	sub	sp, sp, #16
   1d010:	movw	r6, #6844	; 0x1abc
   1d014:	movw	r4, #6848	; 0x1ac0
   1d018:	movw	r5, #7004	; 0x1b5c
   1d01c:	movt	r4, #3
   1d020:	movt	r6, #3
   1d024:	movt	r5, #3
   1d028:	ldr	r3, [r6]
   1d02c:	ldr	r4, [r4]
   1d030:	stm	r5, {r3, r4}
   1d034:	mov	r4, #0
   1d038:	mov	r3, #1
   1d03c:	str	r4, [sp]
   1d040:	stmib	sp, {r4, r5}
   1d044:	str	r3, [sp, #12]
   1d048:	mov	r3, #0
   1d04c:	bl	1c38c <argp_failure@@Base+0x1c60>
   1d050:	ldr	r1, [r5]
   1d054:	ldr	r3, [r5, #12]
   1d058:	ldr	r2, [r5, #8]
   1d05c:	str	r1, [r6]
   1d060:	movw	r1, #7100	; 0x1bbc
   1d064:	movt	r1, #3
   1d068:	str	r3, [r1]
   1d06c:	movw	r1, #6852	; 0x1ac4
   1d070:	movt	r1, #3
   1d074:	str	r2, [r1]
   1d078:	sub	sp, fp, #16
   1d07c:	pop	{r4, r5, r6, sl, fp, pc}
   1d080:	cmp	r2, #0
   1d084:	beq	1d0b4 <argp_failure@@Base+0x2988>
   1d088:	mvn	r3, #0
   1d08c:	udiv	r3, r3, r2
   1d090:	cmp	r3, r1
   1d094:	bcs	1d0b4 <argp_failure@@Base+0x2988>
   1d098:	push	{fp, lr}
   1d09c:	mov	fp, sp
   1d0a0:	bl	11848 <__errno_location@plt>
   1d0a4:	mov	r1, #12
   1d0a8:	str	r1, [r0]
   1d0ac:	mov	r0, #0
   1d0b0:	pop	{fp, pc}
   1d0b4:	mul	r1, r2, r1
   1d0b8:	b	193f8 <_obstack_memory_used@@Base+0xd20>
   1d0bc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1d0c0:	add	fp, sp, #24
   1d0c4:	mov	r5, r0
   1d0c8:	mov	r0, #36	; 0x24
   1d0cc:	mov	r8, r3
   1d0d0:	mov	r6, r2
   1d0d4:	mov	r7, r1
   1d0d8:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1d0dc:	mov	r4, r0
   1d0e0:	cmp	r0, #0
   1d0e4:	beq	1d130 <argp_failure@@Base+0x2a04>
   1d0e8:	mov	r0, #0
   1d0ec:	stm	r4, {r5, r7}
   1d0f0:	str	r6, [r4, #8]
   1d0f4:	str	r8, [r4, #12]
   1d0f8:	str	r0, [r4, #16]
   1d0fc:	str	r0, [r4, #20]
   1d100:	mov	r0, #200	; 0xc8
   1d104:	bl	193c8 <_obstack_memory_used@@Base+0xcf0>
   1d108:	cmp	r0, #0
   1d10c:	str	r0, [r4, #24]
   1d110:	beq	1d124 <argp_failure@@Base+0x29f8>
   1d114:	add	r1, r0, #200	; 0xc8
   1d118:	str	r0, [r4, #28]
   1d11c:	str	r1, [r4, #32]
   1d120:	b	1d130 <argp_failure@@Base+0x2a04>
   1d124:	mov	r0, r4
   1d128:	bl	1827c <argp_parse@@Base+0x126c>
   1d12c:	mov	r4, #0
   1d130:	mov	r0, r4
   1d134:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d138:	push	{r4, sl, fp, lr}
   1d13c:	add	fp, sp, #8
   1d140:	mov	r4, r0
   1d144:	bl	1d17c <argp_failure@@Base+0x2a50>
   1d148:	ldr	r0, [r4, #24]
   1d14c:	ldr	r1, [r4, #28]
   1d150:	cmp	r1, r0
   1d154:	bls	1d16c <argp_failure@@Base+0x2a40>
   1d158:	ldr	r3, [r4]
   1d15c:	sub	r2, r1, r0
   1d160:	mov	r1, #1
   1d164:	bl	11710 <fwrite_unlocked@plt>
   1d168:	ldr	r0, [r4, #24]
   1d16c:	bl	1827c <argp_parse@@Base+0x126c>
   1d170:	mov	r0, r4
   1d174:	pop	{r4, sl, fp, lr}
   1d178:	b	1827c <argp_parse@@Base+0x126c>
   1d17c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d180:	add	fp, sp, #28
   1d184:	sub	sp, sp, #12
   1d188:	mov	sl, r0
   1d18c:	ldr	r0, [r0, #16]
   1d190:	ldr	r1, [sl, #24]
   1d194:	ldr	r2, [sl, #28]
   1d198:	add	r8, r1, r0
   1d19c:	cmp	r8, r2
   1d1a0:	bcs	1d5e0 <argp_failure@@Base+0x2eb4>
   1d1a4:	ldr	r7, [sl, #20]
   1d1a8:	cmp	r7, #0
   1d1ac:	beq	1d1b8 <argp_failure@@Base+0x2a8c>
   1d1b0:	mov	r9, r8
   1d1b4:	b	1d22c <argp_failure@@Base+0x2b00>
   1d1b8:	ldr	r7, [sl, #4]
   1d1bc:	cmp	r7, #0
   1d1c0:	beq	1d33c <argp_failure@@Base+0x2c10>
   1d1c4:	ldr	r1, [sl, #32]
   1d1c8:	add	r0, r2, r7
   1d1cc:	mov	r5, r7
   1d1d0:	cmp	r0, r1
   1d1d4:	bcs	1d20c <argp_failure@@Base+0x2ae0>
   1d1d8:	add	r9, r8, r7
   1d1dc:	sub	r2, r2, r8
   1d1e0:	mov	r1, r8
   1d1e4:	mov	r0, r9
   1d1e8:	bl	116bc <memmove@plt>
   1d1ec:	ldr	r0, [sl, #28]
   1d1f0:	mov	r1, #32
   1d1f4:	mov	r2, r7
   1d1f8:	add	r0, r0, r7
   1d1fc:	str	r0, [sl, #28]
   1d200:	mov	r0, r8
   1d204:	bl	11878 <memset@plt>
   1d208:	b	1d224 <argp_failure@@Base+0x2af8>
   1d20c:	ldr	r1, [sl]
   1d210:	mov	r0, #32
   1d214:	bl	119d4 <putc_unlocked@plt>
   1d218:	subs	r5, r5, #1
   1d21c:	bne	1d20c <argp_failure@@Base+0x2ae0>
   1d220:	mov	r9, r8
   1d224:	str	r7, [sl, #20]
   1d228:	ldr	r2, [sl, #28]
   1d22c:	sub	r4, r2, r9
   1d230:	str	r2, [sp, #8]
   1d234:	mov	r0, r9
   1d238:	mov	r1, #10
   1d23c:	mov	r2, r4
   1d240:	bl	118a8 <memchr@plt>
   1d244:	cmn	r7, #1
   1d248:	mov	r5, r0
   1d24c:	movle	r7, #0
   1d250:	strle	r7, [sl, #20]
   1d254:	cmp	r5, #0
   1d258:	beq	1d278 <argp_failure@@Base+0x2b4c>
   1d25c:	ldr	r6, [sl, #8]
   1d260:	ldr	r2, [sp, #8]
   1d264:	sub	r0, r5, r9
   1d268:	add	r0, r0, r7
   1d26c:	cmp	r0, r6
   1d270:	bge	1d290 <argp_failure@@Base+0x2b64>
   1d274:	b	1d4cc <argp_failure@@Base+0x2da0>
   1d278:	ldr	r2, [sp, #8]
   1d27c:	ldr	r6, [sl, #8]
   1d280:	add	r0, r7, r4
   1d284:	cmp	r0, r6
   1d288:	mov	r5, r2
   1d28c:	bcc	1d5c0 <argp_failure@@Base+0x2e94>
   1d290:	ldr	r0, [sl, #12]
   1d294:	str	r4, [sp, #4]
   1d298:	cmn	r0, #1
   1d29c:	ble	1d2ec <argp_failure@@Base+0x2bc0>
   1d2a0:	sub	r8, r6, r7
   1d2a4:	mov	r4, r0
   1d2a8:	mov	r1, #0
   1d2ac:	add	r7, r9, r8
   1d2b0:	cmp	r8, #0
   1d2b4:	blt	1d334 <argp_failure@@Base+0x2c08>
   1d2b8:	bl	11800 <__ctype_b_loc@plt>
   1d2bc:	ldr	r1, [r0]
   1d2c0:	mov	r0, r7
   1d2c4:	ldrb	r2, [r0]
   1d2c8:	ldrb	r2, [r1, r2, lsl #1]
   1d2cc:	tst	r2, #1
   1d2d0:	bne	1d344 <argp_failure@@Base+0x2c18>
   1d2d4:	sub	r0, r0, #1
   1d2d8:	cmp	r0, r9
   1d2dc:	bcs	1d2c4 <argp_failure@@Base+0x2b98>
   1d2e0:	ldr	r2, [sp, #8]
   1d2e4:	mov	r1, #0
   1d2e8:	b	1d34c <argp_failure@@Base+0x2c20>
   1d2ec:	sub	r8, r6, #1
   1d2f0:	cmp	r5, r2
   1d2f4:	bcs	1d5c8 <argp_failure@@Base+0x2e9c>
   1d2f8:	sub	r0, r8, r7
   1d2fc:	sub	r2, r2, r5
   1d300:	mov	r1, r5
   1d304:	add	r0, r9, r0
   1d308:	bl	116bc <memmove@plt>
   1d30c:	ldr	r0, [sl, #20]
   1d310:	ldr	r1, [sl, #28]
   1d314:	mov	r7, #0
   1d318:	str	r7, [sl, #20]
   1d31c:	sub	r0, r8, r0
   1d320:	add	r8, r9, r6
   1d324:	add	r0, r9, r0
   1d328:	sub	r0, r5, r0
   1d32c:	add	r2, r1, r0
   1d330:	b	1d5b0 <argp_failure@@Base+0x2e84>
   1d334:	mov	r0, r7
   1d338:	b	1d34c <argp_failure@@Base+0x2c20>
   1d33c:	mov	r7, #0
   1d340:	b	1d1b0 <argp_failure@@Base+0x2a84>
   1d344:	ldr	r2, [sp, #8]
   1d348:	mov	r1, #1
   1d34c:	add	r6, r0, #1
   1d350:	cmp	r6, r9
   1d354:	bls	1d394 <argp_failure@@Base+0x2c68>
   1d358:	cmp	r1, #0
   1d35c:	beq	1d3f8 <argp_failure@@Base+0x2ccc>
   1d360:	sub	r1, r0, #1
   1d364:	mov	r5, r1
   1d368:	cmp	r1, r9
   1d36c:	bcc	1d38c <argp_failure@@Base+0x2c60>
   1d370:	bl	11800 <__ctype_b_loc@plt>
   1d374:	mov	r1, r5
   1d378:	ldr	r0, [r0]
   1d37c:	ldrb	r2, [r1], #-1
   1d380:	ldrb	r0, [r0, r2, lsl #1]
   1d384:	tst	r0, #1
   1d388:	bne	1d364 <argp_failure@@Base+0x2c38>
   1d38c:	add	r7, r5, #1
   1d390:	b	1d3f0 <argp_failure@@Base+0x2cc4>
   1d394:	cmp	r7, r5
   1d398:	bcs	1d3cc <argp_failure@@Base+0x2ca0>
   1d39c:	add	r0, r9, r8
   1d3a0:	add	r1, r0, #1
   1d3a4:	mov	r7, r1
   1d3a8:	cmp	r1, r5
   1d3ac:	bcs	1d3cc <argp_failure@@Base+0x2ca0>
   1d3b0:	bl	11800 <__ctype_b_loc@plt>
   1d3b4:	mov	r1, r7
   1d3b8:	ldr	r0, [r0]
   1d3bc:	ldrb	r2, [r1], #1
   1d3c0:	ldrb	r0, [r0, r2, lsl #1]
   1d3c4:	tst	r0, #1
   1d3c8:	beq	1d3a4 <argp_failure@@Base+0x2c78>
   1d3cc:	cmp	r7, r5
   1d3d0:	beq	1d4c8 <argp_failure@@Base+0x2d9c>
   1d3d4:	bl	11800 <__ctype_b_loc@plt>
   1d3d8:	ldr	r0, [r0]
   1d3dc:	mov	r6, r7
   1d3e0:	ldrb	r1, [r6, #1]!
   1d3e4:	ldrb	r1, [r0, r1, lsl #1]
   1d3e8:	tst	r1, #1
   1d3ec:	bne	1d3e0 <argp_failure@@Base+0x2cb4>
   1d3f0:	ldr	r2, [sp, #8]
   1d3f4:	b	1d3fc <argp_failure@@Base+0x2cd0>
   1d3f8:	mov	r7, r6
   1d3fc:	add	r0, r2, #1
   1d400:	mov	r3, r4
   1d404:	cmp	r6, r0
   1d408:	beq	1d42c <argp_failure@@Base+0x2d00>
   1d40c:	add	r8, r7, #1
   1d410:	cmp	r2, r6
   1d414:	bls	1d4e0 <argp_failure@@Base+0x2db4>
   1d418:	sub	r0, r6, r8
   1d41c:	cmp	r0, r3
   1d420:	bge	1d4e0 <argp_failure@@Base+0x2db4>
   1d424:	ldr	r0, [sl, #32]
   1d428:	b	1d444 <argp_failure@@Base+0x2d18>
   1d42c:	cmp	r2, r6
   1d430:	bls	1d4dc <argp_failure@@Base+0x2db0>
   1d434:	ldr	r0, [sl, #32]
   1d438:	sub	r1, r0, r7
   1d43c:	cmp	r1, r3
   1d440:	bgt	1d4dc <argp_failure@@Base+0x2db0>
   1d444:	sub	r0, r0, r2
   1d448:	add	r1, r3, #1
   1d44c:	cmp	r0, r1
   1d450:	ble	1d488 <argp_failure@@Base+0x2d5c>
   1d454:	sub	r4, r2, r6
   1d458:	add	r8, r7, #1
   1d45c:	mov	r1, r6
   1d460:	add	r0, r8, r3
   1d464:	mov	r2, r4
   1d468:	bl	116bc <memmove@plt>
   1d46c:	ldr	r0, [sl, #12]
   1d470:	mov	r1, #10
   1d474:	strb	r1, [r7]
   1d478:	add	r6, r8, r0
   1d47c:	add	r0, r6, r4
   1d480:	sub	r0, r0, r9
   1d484:	b	1d4c0 <argp_failure@@Base+0x2d94>
   1d488:	ldr	r0, [sl, #24]
   1d48c:	cmp	r7, r0
   1d490:	bls	1d4a4 <argp_failure@@Base+0x2d78>
   1d494:	ldr	r3, [sl]
   1d498:	sub	r2, r7, r0
   1d49c:	mov	r1, #1
   1d4a0:	bl	11710 <fwrite_unlocked@plt>
   1d4a4:	ldr	r1, [sl]
   1d4a8:	mov	r0, #10
   1d4ac:	bl	119d4 <putc_unlocked@plt>
   1d4b0:	ldr	r8, [sl, #24]
   1d4b4:	ldr	r0, [sp, #8]
   1d4b8:	sub	r0, r0, r8
   1d4bc:	mov	r9, r8
   1d4c0:	str	r0, [sp, #4]
   1d4c4:	b	1d4e8 <argp_failure@@Base+0x2dbc>
   1d4c8:	ldr	r2, [sp, #8]
   1d4cc:	mov	r7, #0
   1d4d0:	add	r8, r5, #1
   1d4d4:	str	r7, [sl, #20]
   1d4d8:	b	1d5b4 <argp_failure@@Base+0x2e88>
   1d4dc:	add	r8, r7, #1
   1d4e0:	mov	r0, #10
   1d4e4:	strb	r0, [r7]
   1d4e8:	ldr	r7, [sl, #12]
   1d4ec:	sub	r0, r6, r8
   1d4f0:	mov	r1, #32
   1d4f4:	cmp	r0, r7
   1d4f8:	bge	1d54c <argp_failure@@Base+0x2e20>
   1d4fc:	ldr	r0, [sp, #4]
   1d500:	add	r0, r9, r0
   1d504:	add	r0, r0, #1
   1d508:	cmp	r6, r0
   1d50c:	bne	1d520 <argp_failure@@Base+0x2df4>
   1d510:	ldr	r0, [sl, #32]
   1d514:	sub	r0, r0, r6
   1d518:	cmp	r0, r7
   1d51c:	bge	1d54c <argp_failure@@Base+0x2e20>
   1d520:	cmp	r7, #1
   1d524:	blt	1d570 <argp_failure@@Base+0x2e44>
   1d528:	mov	r5, #0
   1d52c:	ldr	r1, [sl]
   1d530:	mov	r0, #32
   1d534:	bl	119d4 <putc_unlocked@plt>
   1d538:	ldr	r7, [sl, #12]
   1d53c:	add	r5, r5, #1
   1d540:	cmp	r5, r7
   1d544:	blt	1d52c <argp_failure@@Base+0x2e00>
   1d548:	b	1d570 <argp_failure@@Base+0x2e44>
   1d54c:	cmp	r7, #1
   1d550:	blt	1d570 <argp_failure@@Base+0x2e44>
   1d554:	mov	r0, #0
   1d558:	strb	r1, [r8, r0]
   1d55c:	add	r0, r0, #1
   1d560:	ldr	r7, [sl, #12]
   1d564:	cmp	r0, r7
   1d568:	blt	1d558 <argp_failure@@Base+0x2e2c>
   1d56c:	add	r8, r8, r0
   1d570:	cmp	r8, r6
   1d574:	bcs	1d594 <argp_failure@@Base+0x2e68>
   1d578:	ldr	r0, [sp, #4]
   1d57c:	mov	r1, r6
   1d580:	add	r0, r9, r0
   1d584:	sub	r2, r0, r6
   1d588:	mov	r0, r8
   1d58c:	bl	116bc <memmove@plt>
   1d590:	ldr	r7, [sl, #12]
   1d594:	ldr	r0, [sp, #4]
   1d598:	cmp	r7, #0
   1d59c:	mvneq	r7, #0
   1d5a0:	str	r7, [sl, #20]
   1d5a4:	sub	r0, r0, r6
   1d5a8:	add	r0, r0, r9
   1d5ac:	add	r2, r8, r0
   1d5b0:	str	r2, [sl, #28]
   1d5b4:	cmp	r8, r2
   1d5b8:	bcc	1d1a8 <argp_failure@@Base+0x2a7c>
   1d5bc:	b	1d5e0 <argp_failure@@Base+0x2eb4>
   1d5c0:	str	r0, [sl, #20]
   1d5c4:	b	1d5e0 <argp_failure@@Base+0x2eb4>
   1d5c8:	ldr	r0, [sp, #4]
   1d5cc:	add	r0, r7, r0
   1d5d0:	str	r0, [sl, #20]
   1d5d4:	sub	r0, r8, r0
   1d5d8:	add	r2, r2, r0
   1d5dc:	str	r2, [sl, #28]
   1d5e0:	ldr	r0, [sl, #24]
   1d5e4:	sub	r0, r2, r0
   1d5e8:	str	r0, [sl, #16]
   1d5ec:	sub	sp, fp, #28
   1d5f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d5f4:	push	{r4, r5, r6, sl, fp, lr}
   1d5f8:	add	fp, sp, #16
   1d5fc:	mov	r4, r0
   1d600:	mov	r6, r1
   1d604:	ldr	r0, [r0, #28]
   1d608:	mov	r5, #1
   1d60c:	ldr	r1, [r4, #32]
   1d610:	sub	r0, r1, r0
   1d614:	cmp	r0, r6
   1d618:	bcs	1d6d4 <argp_failure@@Base+0x2fa8>
   1d61c:	mov	r0, r4
   1d620:	bl	1d17c <argp_failure@@Base+0x2a50>
   1d624:	ldr	r0, [r4, #24]
   1d628:	ldr	r1, [r4, #28]
   1d62c:	ldr	r3, [r4]
   1d630:	mov	r5, #1
   1d634:	sub	r2, r1, r0
   1d638:	mov	r1, #1
   1d63c:	bl	11710 <fwrite_unlocked@plt>
   1d640:	mov	r1, r0
   1d644:	ldr	r0, [r4, #24]
   1d648:	ldr	r2, [r4, #28]
   1d64c:	sub	r3, r2, r0
   1d650:	cmp	r1, r3
   1d654:	bne	1d6a0 <argp_failure@@Base+0x2f74>
   1d658:	mov	r1, #0
   1d65c:	str	r1, [r4, #16]
   1d660:	str	r0, [r4, #28]
   1d664:	ldr	r1, [r4, #32]
   1d668:	sub	r1, r1, r0
   1d66c:	cmp	r1, r6
   1d670:	bcs	1d6d4 <argp_failure@@Base+0x2fa8>
   1d674:	adds	r6, r1, r6
   1d678:	bcs	1d6c4 <argp_failure@@Base+0x2f98>
   1d67c:	mov	r1, r6
   1d680:	bl	193f8 <_obstack_memory_used@@Base+0xd20>
   1d684:	cmp	r0, #0
   1d688:	beq	1d6c4 <argp_failure@@Base+0x2f98>
   1d68c:	add	r1, r0, r6
   1d690:	str	r0, [r4, #24]
   1d694:	str	r0, [r4, #28]
   1d698:	str	r1, [r4, #32]
   1d69c:	b	1d6d4 <argp_failure@@Base+0x2fa8>
   1d6a0:	sub	r2, r2, r1
   1d6a4:	str	r2, [r4, #28]
   1d6a8:	sub	r2, r2, r0
   1d6ac:	ldr	r3, [r4, #16]
   1d6b0:	sub	r3, r3, r1
   1d6b4:	add	r1, r0, r1
   1d6b8:	str	r3, [r4, #16]
   1d6bc:	bl	116bc <memmove@plt>
   1d6c0:	b	1d6d0 <argp_failure@@Base+0x2fa4>
   1d6c4:	bl	11848 <__errno_location@plt>
   1d6c8:	mov	r1, #12
   1d6cc:	str	r1, [r0]
   1d6d0:	mov	r5, #0
   1d6d4:	mov	r0, r5
   1d6d8:	pop	{r4, r5, r6, sl, fp, pc}
   1d6dc:	sub	sp, sp, #8
   1d6e0:	push	{r4, r5, r6, r7, fp, lr}
   1d6e4:	add	fp, sp, #16
   1d6e8:	sub	sp, sp, #8
   1d6ec:	mov	r5, r1
   1d6f0:	mov	r4, r0
   1d6f4:	mov	r1, #150	; 0x96
   1d6f8:	add	r6, fp, #8
   1d6fc:	str	r3, [fp, #12]
   1d700:	str	r2, [fp, #8]
   1d704:	mov	r0, r4
   1d708:	bl	1d5f4 <argp_failure@@Base+0x2ec8>
   1d70c:	cmp	r0, #0
   1d710:	beq	1d750 <argp_failure@@Base+0x3024>
   1d714:	str	r6, [sp, #4]
   1d718:	mov	r2, r5
   1d71c:	mov	r3, r6
   1d720:	ldr	r0, [r4, #28]
   1d724:	ldr	r1, [r4, #32]
   1d728:	sub	r7, r1, r0
   1d72c:	mov	r1, r7
   1d730:	bl	11920 <vsnprintf@plt>
   1d734:	add	r1, r0, #1
   1d738:	cmp	r0, r7
   1d73c:	bcs	1d704 <argp_failure@@Base+0x2fd8>
   1d740:	ldr	r1, [r4, #28]
   1d744:	add	r1, r1, r0
   1d748:	str	r1, [r4, #28]
   1d74c:	b	1d754 <argp_failure@@Base+0x3028>
   1d750:	mvn	r0, #0
   1d754:	sub	sp, fp, #16
   1d758:	pop	{r4, r5, r6, r7, fp, lr}
   1d75c:	add	sp, sp, #8
   1d760:	bx	lr
   1d764:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d768:	mov	r7, r0
   1d76c:	ldr	r6, [pc, #72]	; 1d7bc <argp_failure@@Base+0x3090>
   1d770:	ldr	r5, [pc, #72]	; 1d7c0 <argp_failure@@Base+0x3094>
   1d774:	add	r6, pc, r6
   1d778:	add	r5, pc, r5
   1d77c:	sub	r6, r6, r5
   1d780:	mov	r8, r1
   1d784:	mov	r9, r2
   1d788:	bl	1163c <calloc@plt-0x20>
   1d78c:	asrs	r6, r6, #2
   1d790:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d794:	mov	r4, #0
   1d798:	add	r4, r4, #1
   1d79c:	ldr	r3, [r5], #4
   1d7a0:	mov	r2, r9
   1d7a4:	mov	r1, r8
   1d7a8:	mov	r0, r7
   1d7ac:	blx	r3
   1d7b0:	cmp	r6, r4
   1d7b4:	bne	1d798 <argp_failure@@Base+0x306c>
   1d7b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d7bc:	muleq	r1, r0, r7
   1d7c0:	andeq	r3, r1, r8, lsl #15
   1d7c4:	bx	lr
   1d7c8:	mov	r2, r1
   1d7cc:	mov	r1, r0
   1d7d0:	mov	r0, #3
   1d7d4:	b	11764 <__fxstat64@plt>

Disassembly of section .fini:

0001d7d8 <.fini>:
   1d7d8:	push	{r3, lr}
   1d7dc:	pop	{r3, pc}
