{
  "design": {
    "design_info": {
      "boundary_crc": "0xB11D090BA14C7DBD",
      "device": "xc7k325tffg900-2",
      "gen_directory": "../../../../ember-genesys2.gen/sources_1/bd/ember_fpga",
      "name": "ember_fpga",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "vio_0": "",
      "rram_top_wrapper_0": "",
      "clkmux_0": ""
    },
    "interface_ports": {
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "ports": {
      "PROG_SS": {
        "direction": "I"
      },
      "PROG_MOSI": {
        "direction": "I"
      },
      "sclk_led": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ember_fpga_PROG_SCK",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "33000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "sc_led": {
        "direction": "O"
      },
      "mosi_led": {
        "direction": "O"
      },
      "sa_do": {
        "direction": "I",
        "left": "47",
        "right": "0"
      },
      "mosi_out": {
        "direction": "O"
      },
      "sc_out": {
        "direction": "O"
      },
      "sclk_out": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ember_fpga_PROG_SCK",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "33000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "mclk_pause_out": {
        "direction": "O"
      },
      "rram_busy_in": {
        "direction": "I"
      },
      "rram_busy_led": {
        "direction": "O"
      },
      "rram_busy_out": {
        "direction": "O"
      },
      "PROG_SCK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ember_fpga_PROG_SCK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "33000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sa_rdy": {
        "direction": "I"
      },
      "PROG_MISO": {
        "direction": "O"
      },
      "rram_busy_fpga_led": {
        "direction": "O"
      },
      "miso_led": {
        "direction": "O"
      },
      "mclk_pause_in": {
        "direction": "I"
      },
      "PROG_SPIEN": {
        "direction": "I"
      },
      "spien_led": {
        "direction": "O"
      },
      "rst_n_out": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "user_prop"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "clksel": {
        "direction": "I"
      },
      "rst_n_led": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "user_prop"
          }
        }
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ember_fpga_clk_wiz_0",
        "xci_path": "ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "AXI_DRP": {
            "value": "false"
          },
          "CLKFB_IN_SIGNALING": {
            "value": "SINGLE"
          },
          "CLKIN1_JITTER_PS": {
            "value": "50"
          },
          "CLKIN1_UI_JITTER": {
            "value": "50"
          },
          "CLKIN2_JITTER_PS": {
            "value": "100.000"
          },
          "CLKIN2_UI_JITTER": {
            "value": "100.000"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "112.316"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "98.146"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_JITTER": {
            "value": "129.198"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "ENABLE_CLOCK_MONITOR": {
            "value": "false"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "JITTER_OPTIONS": {
            "value": "PS"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "MMCM_REF_JITTER2": {
            "value": "0.010"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PHASE_DUTY_CONFIG": {
            "value": "false"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "SECONDARY_IN_FREQ": {
            "value": "100.000"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_DYN_RECONFIG": {
            "value": "false"
          },
          "USE_FREQ_SYNTH": {
            "value": "true"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "ember_fpga_vio_0_0",
        "xci_path": "ip/ember_fpga_vio_0_0/ember_fpga_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "3"
          },
          "C_NUM_PROBE_OUT": {
            "value": "0"
          }
        }
      },
      "rram_top_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:rram_top_wrapper:1.0",
        "xci_name": "ember_fpga_rram_top_wrapper_0_0",
        "xci_path": "ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.xci",
        "inst_hier_path": "rram_top_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rram_top_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "mclk_pause": {
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "rram_busy": {
            "direction": "O"
          },
          "sclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "33000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "ember_fpga_PROG_SCK",
                "value_src": "default_prop"
              }
            }
          },
          "sc": {
            "direction": "I"
          },
          "mosi": {
            "direction": "I"
          },
          "miso": {
            "direction": "O"
          },
          "sa_do": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "sa_rdy": {
            "direction": "I"
          }
        }
      },
      "clkmux_0": {
        "vlnv": "xilinx.com:module_ref:clkmux:1.0",
        "xci_name": "ember_fpga_clkmux_0_0",
        "xci_path": "ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.xci",
        "inst_hier_path": "clkmux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clkmux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "33000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "ember_fpga_PROG_SCK",
                "value_src": "default_prop"
              }
            }
          },
          "fastclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "ember_fpga_clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "clksel": {
            "direction": "I"
          },
          "rram_busy": {
            "direction": "I"
          },
          "clk_out": {
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "33000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "ember_fpga_PROG_SCK",
                "value_src": "default_prop"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "clk_wiz/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "mosi_in": {
        "ports": [
          "PROG_MOSI",
          "mosi_led",
          "mosi_out",
          "rram_top_wrapper_0/mosi"
        ]
      },
      "sc_in": {
        "ports": [
          "PROG_SS",
          "sc_led",
          "sc_out",
          "rram_top_wrapper_0/sc"
        ]
      },
      "mclk_pause_in": {
        "ports": [
          "mclk_pause_in",
          "mclk_pause_out",
          "rram_top_wrapper_0/mclk_pause"
        ]
      },
      "rram_busy_in_1": {
        "ports": [
          "rram_busy_in",
          "rram_busy_led",
          "rram_busy_out",
          "vio_0/probe_in2",
          "clkmux_0/rram_busy"
        ]
      },
      "clkmux_0_sclk_out": {
        "ports": [
          "clkmux_0/clk_out",
          "sclk_out",
          "sclk_led",
          "rram_top_wrapper_0/sclk"
        ]
      },
      "sclk_in_1": {
        "ports": [
          "PROG_SCK",
          "clkmux_0/sclk"
        ]
      },
      "sa_rdy_1": {
        "ports": [
          "sa_rdy",
          "vio_0/probe_in1",
          "rram_top_wrapper_0/sa_rdy"
        ]
      },
      "sa_do_1": {
        "ports": [
          "sa_do",
          "vio_0/probe_in0",
          "rram_top_wrapper_0/sa_do"
        ]
      },
      "rram_top_wrapper_0_miso": {
        "ports": [
          "rram_top_wrapper_0/miso",
          "PROG_MISO",
          "miso_led"
        ]
      },
      "rram_top_wrapper_0_rram_busy": {
        "ports": [
          "rram_top_wrapper_0/rram_busy",
          "rram_busy_fpga_led"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "vio_0/clk",
          "clkmux_0/fastclk"
        ]
      },
      "PROG_SPIEN_1": {
        "ports": [
          "PROG_SPIEN",
          "spien_led"
        ]
      },
      "reset_2": {
        "ports": [
          "reset",
          "clk_wiz/resetn",
          "rst_n_out",
          "rram_top_wrapper_0/rst_n",
          "rst_n_led"
        ]
      },
      "clksel_1": {
        "ports": [
          "clksel",
          "clkmux_0/clksel"
        ]
      }
    }
  }
}