{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699903609031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699903609031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 14:26:48 2023 " "Processing started: Mon Nov 13 14:26:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699903609031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699903609031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_TrafficLight -c FSM_TrafficLight " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_TrafficLight -c FSM_TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699903609031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1699903609329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fms_trafficlight_sch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fms_trafficlight_sch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FMS_TrafficLight_sch " "Found entity 1: FMS_TrafficLight_sch" {  } { { "FMS_TrafficLight_sch.bdf" "" { Schematic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/FMS_TrafficLight_sch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903609361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903609361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_trafficlight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_trafficlight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_TrafficLight-arch " "Found design unit 1: FSM_TrafficLight-arch" {  } { { "FSM_TrafficLight.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/FSM_TrafficLight.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903609636 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_TrafficLight " "Found entity 1: FSM_TrafficLight" {  } { { "FSM_TrafficLight.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/FSM_TrafficLight.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903609636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903609636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-a " "Found design unit 1: freq_div-a" {  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/freq_div.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903609636 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/freq_div.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903609636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903609636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FMS_TrafficLight_sch " "Elaborating entity \"FMS_TrafficLight_sch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699903609872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_TrafficLight FSM_TrafficLight:inst " "Elaborating entity \"FSM_TrafficLight\" for hierarchy \"FSM_TrafficLight:inst\"" {  } { { "FMS_TrafficLight_sch.bdf" "inst" { Schematic "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/FMS_TrafficLight_sch.bdf" { { 312 584 776 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699903609872 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST FSM_TrafficLight.vhd(38) " "VHDL Process Statement warning at FSM_TrafficLight.vhd(38): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_TrafficLight.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/FSM_TrafficLight.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699903609872 "|FMS_TrafficLight_sch|FSM_TrafficLight:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freq_div FSM_TrafficLight:inst\|freq_div:comp_freq_div A:a " "Elaborating entity \"freq_div\" using architecture \"A:a\" for hierarchy \"FSM_TrafficLight:inst\|freq_div:comp_freq_div\"" {  } { { "FSM_TrafficLight.vhd" "comp_freq_div" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/FSM_TrafficLight.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699903609872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_um14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_um14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_um14 " "Found entity 1: altsyncram_um14" {  } { { "db/altsyncram_um14.tdf" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/db/altsyncram_um14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903610273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903610273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8oc " "Found entity 1: mux_8oc" {  } { { "db/mux_8oc.tdf" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/db/mux_8oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903610394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903610394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903610457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903610457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fai " "Found entity 1: cntr_fai" {  } { { "db/cntr_fai.tdf" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/db/cntr_fai.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903610552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903610552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903610589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903610589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e0j " "Found entity 1: cntr_e0j" {  } { { "db/cntr_e0j.tdf" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/db/cntr_e0j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903610655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903610655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903610734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903610734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903610796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903610796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699903610843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699903610843 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "instance0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"instance0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699903610890 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|FMS_TrafficLight_sch\|FSM_TrafficLight:inst\|state_reg " "State machine \"\|FMS_TrafficLight_sch\|FSM_TrafficLight:inst\|state_reg\" will be implemented as a safe state machine." {  } { { "FSM_TrafficLight.vhd" "" { Text "C:/Users/woollastoncb/digital_ii/Digital_II/Quartus_Projects/Lab11/FSM_TrafficLight/FSM_TrafficLight.vhd" 17 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1699903611120 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "instance0 11 " "Succesfully connected in-system debug instance \"instance0\" to all 11 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1699903611621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699903611625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699903611625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "568 " "Implemented 568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699903611797 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699903611797 ""} { "Info" "ICUT_CUT_TM_LCELLS" "544 " "Implemented 544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699903611797 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1699903611797 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699903611797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699903611829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 14:26:51 2023 " "Processing ended: Mon Nov 13 14:26:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699903611829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699903611829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699903611829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699903611829 ""}
