package soc

import _ "unsafe"

const SENSITIVE_ROM_TABLE_LOCK_V = 0x1
const SENSITIVE_ROM_TABLE_LOCK_S = 0
const SENSITIVE_ROM_TABLE = 0xFFFFFFFF
const SENSITIVE_ROM_TABLE_V = 0xFFFFFFFF
const SENSITIVE_ROM_TABLE_S = 0
const SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_V = 0x1
const SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_S = 0
const SENSITIVE_PRIVILEGE_MODE_SEL_V = 0x1
const SENSITIVE_PRIVILEGE_MODE_SEL_S = 0
const SENSITIVE_APB_PERIPHERAL_ACCESS_LOCK_V = 0x1
const SENSITIVE_APB_PERIPHERAL_ACCESS_LOCK_S = 0
const SENSITIVE_APB_PERIPHERAL_ACCESS_SPLIT_BURST_V = 0x1
const SENSITIVE_APB_PERIPHERAL_ACCESS_SPLIT_BURST_S = 0
const SENSITIVE_INTERNAL_SRAM_USAGE_LOCK_V = 0x1
const SENSITIVE_INTERNAL_SRAM_USAGE_LOCK_S = 0
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_SRAM = 0x00000007
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_SRAM_V = 0x7
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_SRAM_S = 1
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_CACHE_V = 0x1
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_CACHE_S = 0
const SENSITIVE_INTERNAL_SRAM_ALLOC_MAC_DUMP_V = 0x1
const SENSITIVE_INTERNAL_SRAM_ALLOC_MAC_DUMP_S = 3
const SENSITIVE_INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM = 0x00000007
const SENSITIVE_INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_V = 0x7
const SENSITIVE_INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_S = 0
const SENSITIVE_INTERNAL_SRAM_USAGE_LOG_SRAM_V = 0x1
const SENSITIVE_INTERNAL_SRAM_USAGE_LOG_SRAM_S = 0
const SENSITIVE_CACHE_TAG_ACCESS_LOCK_V = 0x1
const SENSITIVE_CACHE_TAG_ACCESS_LOCK_S = 0
const SENSITIVE_PRO_D_TAG_WR_ACS_V = 0x1
const SENSITIVE_PRO_D_TAG_WR_ACS_S = 3
const SENSITIVE_PRO_D_TAG_RD_ACS_V = 0x1
const SENSITIVE_PRO_D_TAG_RD_ACS_S = 2
const SENSITIVE_PRO_I_TAG_WR_ACS_V = 0x1
const SENSITIVE_PRO_I_TAG_WR_ACS_S = 1
const SENSITIVE_PRO_I_TAG_RD_ACS_V = 0x1
const SENSITIVE_PRO_I_TAG_RD_ACS_S = 0
const SENSITIVE_CACHE_MMU_ACCESS_LOCK_V = 0x1
const SENSITIVE_CACHE_MMU_ACCESS_LOCK_S = 0
const SENSITIVE_PRO_MMU_WR_ACS_V = 0x1
const SENSITIVE_PRO_MMU_WR_ACS_S = 1
const SENSITIVE_PRO_MMU_RD_ACS_V = 0x1
const SENSITIVE_PRO_MMU_RD_ACS_S = 0
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x00FFFFFF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0xFFFFFF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 3
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN = 0x0000000F
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_V = 0xF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_S = 1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR_S = 0
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_S = 14
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_S = 14
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_S = 14
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_S = 14
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_S = 14
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_S = 18
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_S = 12
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 9
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 6
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 3
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 0
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_S = 18
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_S = 12
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 9
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 6
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 3
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x00FFFFFF
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0xFFFFFF
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 5
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 3
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_S = 2
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_S = 1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_S = 26
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_S = 24
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x00FFFFFF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0xFFFFFF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 4
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 2
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_S = 1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN = 0x0000000F
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_V = 0xF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_S = 1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_S = 20
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_S = 20
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_S = 11
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_S = 9
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_S = 3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_REGION_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_S = 12
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_S = 10
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_S = 8
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_S = 6
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_S = 4
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_S = 2
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_S = 12
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_S = 10
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_S = 8
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_S = 6
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_S = 4
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_S = 2
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_0 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_0_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_0_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_1 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_1_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_1_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_2 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_2_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_2_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_3 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_3_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_3_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_4 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_4_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_4_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_5 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_5_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_5_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_6 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_6_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_6_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_7 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_7_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_7_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_S = 6
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_S = 5
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_S = 2
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_V = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_S = 3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_V = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_S = 30
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_S = 24
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_S = 18
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_S = 16
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_S = 12
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_S = 8
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_S = 2
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_S = 30
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_S = 28
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB_S = 22
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC_S = 16
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR_S = 28
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT_S = 22
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S0_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_S = 12
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_S = 8
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_S = 2
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE_S = 6
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE = 0x00000007
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE_V = 0x7
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE_S = 3
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS_S = 1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR = 0xFFFFFFFF
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR_V = 0xFFFFFFFF
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR_S = 0
const SENSITIVE_CLK_EN_V = 0x1
const SENSITIVE_CLK_EN_S = 0
const SENSITIVE_DATE = 0x0FFFFFFF
const SENSITIVE_DATE_V = 0xFFFFFFF
const SENSITIVE_DATE_S = 0
