<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sdram_controller_s1_translator" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="master_interface_avalon_translator" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_sdram_controller.v"
   type="VERILOG"
   library="sdram_controller" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA_sdram_controller_test_component.v"
   type="VERILOG"
   library="sdram_controller" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/Master_Interface.v"
   type="VERILOG"
   library="master_interface" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_sdram_partner_module.v"
   type="VERILOG"
   library="sdram_controller_my_partner" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="EmbarcadoVGA_inst_reset_bfm" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="EmbarcadoVGA_inst_master_conduit_bfm" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="EmbarcadoVGA_inst_clk_bfm" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/EmbarcadoVGA.v"
   type="VERILOG"
   library="EmbarcadoVGA_inst" />
 <file
   path="EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/EmbarcadoVGA_tb.v"
   type="VERILOG" />
 <topLevel name="EmbarcadoVGA_tb" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="EmbarcadoVGA_tb.EmbarcadoVGA_inst.sdram_controller"
   modelPath="EmbarcadoVGA_tb.sdram_controller_my_partner" />
</simPackage>
