// Seed: 3688246689
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  assign module_1.id_5 = 0;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_8 = 1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    input tri0 id_5,
    output wor id_6
    , id_11,
    input supply0 id_7,
    input tri0 id_8,
    output wor id_9
);
  wire  id_12;
  logic id_13 = id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_11
  );
endmodule
