<!DOCTYPE html>
<html lang="en-us">
    
<head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="theme-color" content="dark">
    <title> Writing a simple Linux Kernel on Armv8 - 6 | Warm journeys of bits and bytes</title>
    
    
    
    <link rel="stylesheet" href="/sass/main.min.1a3290acca8b3fc92df85ea9200859476d6c80d59009c89a749300f3ce7a7a67.css">
</head>

    <body class="dark">
        <nav class="navbar">
    <div class="container">
        <div class="flex">
            <div>
                <a class="brand" href="/">
                    
                    Warm journeys of bits and bytes
                    </a>
            </div>
            <div class="flex">
                
                <a href="/about/">About</a>
                
                <button id="dark-mode-button"></button>
            </div>
            </div>
    </div>
</nav>
        <main>
            

<div class="container">
    <article>
        <header class="article-header">
            <div class="thumb">
                <div>
                    <h1>Writing a simple Linux Kernel on Armv8 - 6</h1>
                    <div class="post-meta">
                        <div>
                            By ozan ocak on <time>May 26, 2021</time>
                        </div>
                        <div class="tags">
                            
                            <a href="/tags/aarch64/">aarch64</a>
                            
                            <a href="/tags/kernel/">kernel</a>
                            
                            <a href="/tags/linux/">linux</a>
                            
                        </div>
                    </div>
                </div>
            </div>
        </header>
    </article>

    <div class="article-post">
    <h5>Boot to Exception level 1</h5>
<p>We need to add system register header file then activate neccessary registers in master section before return it , lastly we jump exception level 1 in order to allocate memory in bss section.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-boot.S" data-lang="boot.S"><span class="c">#include &#34;sysregs.h&#34;
</span><span class="c"></span>
<span class="nl">master:</span>
    <span class="nf">ldr</span> <span class="no">x0</span><span class="p">,</span> <span class="err">=</span><span class="no">SCTLR_VALUE_MMU_DISABLED</span>
    <span class="nf">msr</span> <span class="no">sctlr_el1</span><span class="p">,</span> <span class="no">x0</span>

    <span class="nf">ldr</span> <span class="no">x0</span><span class="p">,</span> <span class="err">=</span><span class="no">HCR_VALUE</span>
    <span class="nf">msr</span> <span class="no">hcr_el2</span><span class="p">,</span> <span class="no">x0</span>

    <span class="nf">ldr</span> <span class="no">x0</span><span class="p">,</span> <span class="err">=</span><span class="no">SCR_VALUE</span>
    <span class="nf">msr</span> <span class="no">scr_el3</span><span class="p">,</span> <span class="no">x0</span>

    <span class="nf">ldr</span> <span class="no">x0</span><span class="p">,</span> <span class="err">=</span><span class="no">SPSR_VALUE</span>
    <span class="nf">msr</span> <span class="no">spsr_el3</span><span class="p">,</span> <span class="no">x0</span>

    <span class="nf">adr</span> <span class="no">x0</span><span class="p">,</span> <span class="no">el1_entry</span>
    <span class="nf">msr</span> <span class="no">elr_el3</span><span class="p">,</span> <span class="no">x0</span>

    <span class="nf">eret</span>

<span class="nl">el1_entry:</span>
    <span class="nf">adr</span> <span class="no">x0</span><span class="p">,</span> <span class="no">bss_begin</span>
    <span class="nf">adr</span> <span class="no">x1</span><span class="p">,</span> <span class="no">bss_end</span>
    <span class="nf">sub</span> <span class="no">x1</span><span class="p">,</span> <span class="no">x1</span><span class="p">,</span> <span class="no">x0</span>
    <span class="nf">bl</span> <span class="no">memzero</span>

</code></pre></td></tr></table>
</div>
</div><p>All the system register information base on the booklet of Arm architecture reference manual Armv8. by pushing binary numbers on the left or right side we can locate right registers.</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span></code></pre></td>
<td class="lntd">
<pre class="chroma"><code class="language-sysregs.h" data-lang="sysregs.h"><span class="cp">#pragma once
</span><span class="cp"></span>
<span class="c1">//D13.2.113
</span><span class="c1"></span>
<span class="cp">#define SCTLR_RESERVED                  (3 &lt;&lt; 28) | (3 &lt;&lt; 22) | (1 &lt;&lt; 20) | (1 &lt;&lt; 11)
</span><span class="cp">#define SCTLR_EE_LITTLE_ENDIAN          (0 &lt;&lt; 25)
</span><span class="cp">#define SCTLR_EOE_LITTLE_ENDIAN         (0 &lt;&lt; 24)
</span><span class="cp">#define SCTLR_I_CACHE_DISABLED          (0 &lt;&lt; 12)
</span><span class="cp">#define SCTLR_D_CACHE_DISABLED          (0 &lt;&lt; 2)
</span><span class="cp">#define SCTLR_MMU_DISABLED              (0 &lt;&lt; 0)
</span><span class="cp">#define SCTLR_MMU_ENABLED               (1 &lt;&lt; 0)
</span><span class="cp"></span>
<span class="cp">#define SCTLR_VALUE_MMU_DISABLED (SCTLR_RESERVED | SCTLR_EE_LITTLE_ENDIAN | SCTLR_I_CACHE_DISABLED | SCTLR_D_CACHE_DISABLED | SCTLR_MMU_DISABLED)
</span><span class="cp"></span>
<span class="c1">//D13.2.47
</span><span class="c1"></span>
<span class="cp">#define HCR_RW                          (1 &lt;&lt; 31)
</span><span class="cp">#define HCR_VALUE                       HCR_RW
</span><span class="cp"></span>
<span class="c1">//D13.2.112
</span><span class="c1"></span>
<span class="cp">#define SCR_RESERVED                    (3 &lt;&lt; 4)
</span><span class="cp">#define SCR_RW                          (1 &lt;&lt; 10)
</span><span class="cp">#define SCR_NS                          (1 &lt;&lt; 0)
</span><span class="cp">#define SCR_VALUE                       (SCR_RESERVED | SCR_RW | SCR_NS)
</span><span class="cp"></span>
<span class="c1">//C5.2.19
</span><span class="c1"></span>
<span class="cp">#define SPSR_MASK_ALL                   (7 &lt;&lt; 6)
</span><span class="cp">#define SPSR_EL1h                       (5 &lt;&lt; 0)
</span><span class="cp">#define SPSR_EL2h                       (9 &lt;&lt; 0)
</span><span class="cp">#define SPSR_VALUE                      (SPSR_MASK_ALL | SPSR_EL1h)
</span></code></pre></td></tr></table>
</div>
</div>
    </div>
</div>

<div class="container">
    
    <nav class="flex container suggested">
        
        <a rel="prev" href="/post/article5/" title="Previous post (older)">
            <span>Previous</span>
            Writing a simple Linux Kernel on Armv8 - 4
            </a>
        
        
        
        <a rel="next" href="/post/article7/" title="Next post (newer)">
            <span>Next</span>
            Writing a simple Linux Kernel on Armv8 - 7
            </a> 
        
    </nav>
    
</div>
</main>


        </main>
        <footer class="footer flex">
    <section class="container">
        <nav class="footer-links">
            
            <a href="https://github.com/OzanOcak">Github</a>
            
        </nav>
    </section>
    
    <script async src="/js/features.min.c5d8f3350f5a652f526b982306299353824299adb7a3bd261ecffacc47087f66.js"></script>
</footer>
    </body>
</html>