// Seed: 3349910710
module module_0 ();
  for (id_1 = 1; id_1; id_1 = -1'b0) wor id_2;
  always $clog2(41);
  ;
  logic id_3;
  wire  id_4;
  if (~-1) assign id_2 = id_4;
  else assign id_2 = 1'b0;
  assign id_4 = 1'b0;
  wire id_5;
  ;
endmodule
module module_1 (
    input  wor   id_0,
    output tri   id_1,
    input  tri0  id_2,
    output tri   id_3,
    output logic id_4,
    input  tri1  id_5,
    input  wand  id_6,
    output tri0  id_7,
    output logic id_8
);
  always id_4 <= -1'b0;
  always id_8 <= id_2;
  logic id_10;
  assign id_10 = id_10;
  module_0 modCall_1 ();
  struct packed {
    struct packed {logic id_11 = -1'b0 & -1;} id_12;
    union packed {
      logic id_13;
      logic id_14;
    } id_15;
  } id_16 = -1'b0;
endmodule
