v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
N 390 -190 390 -160 {lab=avss1p8}
N 480 -190 480 -160 {lab=avss1p8}
N 480 -40 480 -10 {lab=avss1p8}
N -20 150 -10 150 {lab=avss1p8}
N -10 -120 -10 -90 {lab=avdd1p8}
N -150 -50 -100 -50 {lab=a}
N -150 40 -100 40 {lab=b}
N 100 0 190 0 {lab=vout}
N 190 0 190 10 {lab=vout}
N 240 150 320 150 {lab=avss1p8}
N 290 -190 290 -160 {lab=GND}
N 290 -280 290 -250 {lab=avss1p8}
N 390 -280 390 -250 {lab=avdd1p8}
N 480 -280 480 -250 {lab=a}
N 480 -130 480 -100 {lab=b}
N 320 80 320 150 {lab=avss1p8}
N 240 30 240 150 {lab=avss1p8}
N -10 150 240 150 {lab=avss1p8}
N 290 0 320 0 {lab=#net1}
N 320 0 320 20 {lab=#net1}
N 240 -70 240 -30 {lab=avdd1p8}
N -10 80 -10 150 {lab=avss1p8}
N 100 -10 100 -0 {lab=vout}
N 90 -10 100 -10 {lab=vout}
N -100 30 -100 40 {lab=b}
C {vsource.sym} 290 -220 0 0 {name=V4 value=DC\{vss\} savecurrent=false}
C {vsource.sym} 390 -220 0 0 {name=V5 value=DC\{vdd\} savecurrent=false}
C {vsource.sym} 480 -220 0 0 {name=V6 value="PULSE(\{vdd\} 0 0.0 10p 10p \{Tclk/4\} \{Tclk/2\}) DC 0 AC 0" savecurrent=false}
C {lab_wire.sym} 390 -280 0 0 {name=p6 sig_type=std_logic lab=avdd1p8
}
C {lab_wire.sym} 290 -280 0 0 {name=p7 sig_type=std_logic lab=avss1p8
}
C {lab_wire.sym} 390 -160 0 0 {name=p8 sig_type=std_logic lab=avss1p8
}
C {lab_wire.sym} 480 -160 0 0 {name=p9 sig_type=std_logic lab=avss1p8
}
C {lab_wire.sym} 480 -280 0 0 {name=p10 sig_type=std_logic lab=a}
C {gnd.sym} 290 -160 0 0 {name=l1 lab=GND}
C {netlist_not_shown.sym} -210 -330 0 0 {name=SIMULATION only_toplevel=false
value="
* Circuit Parameters
.param vdd = 1.2
.param vss = 0.0
.param Tclk = 10n
.options TEMP = 27.0
* Include Models - IHP SG13G2
.lib cornerMOSlv.lib mos_tt
* OP Parameters & Singals to save
.save all
*Simulations
.control
tran 0.01u 100n
setplot tran1
plot v(a) v(b)+1.2 v(vout)+1.2*2
reset
dc V6 0 1.2 0.01
setplot dc
*plot vin vout ylabel vout xlabel vin
set filetype = ascii
write dcsweep.raw
.endc
.end
"}
C {lab_wire.sym} 480 -10 0 0 {name=p1 sig_type=std_logic lab=avss1p8
}
C {lab_wire.sym} 480 -130 0 0 {name=p2 sig_type=std_logic lab=b}
C {lab_wire.sym} -20 150 0 0 {name=p3 sig_type=std_logic lab=avss1p8
}
C {lab_wire.sym} -10 -120 0 0 {name=p4 sig_type=std_logic lab=avdd1p8
}
C {lab_wire.sym} -150 -50 0 0 {name=p5 sig_type=std_logic lab=a}
C {lab_wire.sym} -150 40 0 0 {name=p11 sig_type=std_logic lab=b}
C {lab_wire.sym} 190 0 0 0 {name=p12 sig_type=std_logic lab=vout}
C {capa.sym} 320 50 0 0 {name=C1
m=1
value=50f
footprint=1206
device="ceramic capacitor"}
C {blocks/inverter/schematic/inverter.sym} 190 20 0 0 {name=x2}
C {lab_wire.sym} 240 -70 0 0 {name=p13 sig_type=std_logic lab=avdd1p8
}
C {vsource.sym} 480 -70 0 0 {name=V2 value=DC\{vdd\} savecurrent=false}
C {blocks/andgate/schematic/andgate.sym} -20 -10 0 0 {name=x1}
