2122054 '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v20/rtl.vhdl' 'VHDL' 'rtl'
445910 '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v20/concat_sim_rtl.vhdl' 'VHDL' 'rtl'
487514 '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v20/rtl.v' 'VERILOG' 'rtl'
458905 '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/stockham/stockham/stockham_dit.v20/concat_sim_rtl.v' 'VERILOG' 'rtl'
