Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 10 19:17:04 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_20_wrapper_timing_summary_routed.rpt -pb system_20_wrapper_timing_summary_routed.pb -rpx system_20_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_20_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.777        0.000                      0                 7638        0.029        0.000                      0                 7638        8.750        0.000                       0                  3299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.777        0.000                      0                 7638        0.029        0.000                      0                 7638        8.750        0.000                       0                  3299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.777ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.537ns  (logic 1.724ns (22.873%)  route 5.813ns (77.127%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=46, routed)          4.331     8.811    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wdata[3]
    SLICE_X42Y83         LUT6 (Prop_lut6_I3_O)        0.124     8.935 r  system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_i_2/O
                         net (fo=4, routed)           0.991     9.926    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg
    SLICE_X42Y81         LUT3 (Prop_lut3_I0_O)        0.150    10.076 r  system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=1, routed)           0.492    10.568    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond
    SLICE_X38Y82         FDRE                                         r  system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.471    22.650    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/s_axi_aclk
    SLICE_X38Y82         FDRE                                         r  system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_reg/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)       -0.232    22.345    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/sw_rst_cond_d1_reg
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                 11.777    

Slack (MET) :             11.824ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 2.051ns (27.705%)  route 5.352ns (72.295%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.323     6.688    system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124     6.812 r  system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.651     7.463    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.118     7.581 r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=7, routed)           0.866     8.447    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.773 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.034     9.807    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X38Y105        LUT2 (Prop_lut2_I0_O)        0.149     9.956 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1/O
                         net (fo=8, routed)           0.478    10.434    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0
    SLICE_X36Y107        FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.652    22.831    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X36Y107        FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[25]/C
                         clock pessimism              0.129    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X36Y107        FDRE (Setup_fdre_C_CE)      -0.400    22.258    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 11.824    

Slack (MET) :             11.824ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 2.051ns (27.705%)  route 5.352ns (72.295%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.323     6.688    system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124     6.812 r  system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.651     7.463    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.118     7.581 r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=7, routed)           0.866     8.447    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.773 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.034     9.807    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X38Y105        LUT2 (Prop_lut2_I0_O)        0.149     9.956 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1/O
                         net (fo=8, routed)           0.478    10.434    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0
    SLICE_X36Y107        FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.652    22.831    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X36Y107        FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[27]/C
                         clock pessimism              0.129    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X36Y107        FDRE (Setup_fdre_C_CE)      -0.400    22.258    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         22.258    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                 11.824    

Slack (MET) :             11.859ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 2.018ns (27.558%)  route 5.305ns (72.442%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.323     6.688    system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124     6.812 r  system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.651     7.463    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.118     7.581 r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=7, routed)           0.866     8.447    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.773 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.750     9.523    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X50Y99         LUT2 (Prop_lut2_I0_O)        0.116     9.639 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[15]_i_1/O
                         net (fo=8, routed)           0.715    10.354    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.480    22.659    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X42Y97         FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[11]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X42Y97         FDRE (Setup_fdre_C_CE)      -0.373    22.213    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 11.859    

Slack (MET) :             11.859ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.323ns  (logic 2.018ns (27.558%)  route 5.305ns (72.442%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.323     6.688    system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124     6.812 r  system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.651     7.463    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.118     7.581 r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=7, routed)           0.866     8.447    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.773 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.750     9.523    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X50Y99         LUT2 (Prop_lut2_I0_O)        0.116     9.639 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[15]_i_1/O
                         net (fo=8, routed)           0.715    10.354    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0
    SLICE_X42Y97         FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.480    22.659    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X42Y97         FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[13]/C
                         clock pessimism              0.229    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X42Y97         FDRE (Setup_fdre_C_CE)      -0.373    22.213    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 11.859    

Slack (MET) :             11.866ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.858ns (25.276%)  route 5.493ns (74.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.064     6.429    system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124     6.553 r  system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.440     6.993    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.117 r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=9, routed)           1.011     8.128    system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.252 r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.390     9.642    system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.152     9.794 r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1/O
                         net (fo=8, routed)           0.588    10.382    system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0
    SLICE_X41Y112        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.649    22.828    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X41Y112        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[25]/C
                         clock pessimism              0.129    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X41Y112        FDRE (Setup_fdre_C_CE)      -0.407    22.248    system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                 11.866    

Slack (MET) :             11.866ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.858ns (25.276%)  route 5.493ns (74.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.064     6.429    system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124     6.553 r  system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.440     6.993    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.117 r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=9, routed)           1.011     8.128    system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.252 r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.390     9.642    system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.152     9.794 r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1/O
                         net (fo=8, routed)           0.588    10.382    system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0
    SLICE_X41Y112        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.649    22.828    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X41Y112        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[28]/C
                         clock pessimism              0.129    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X41Y112        FDRE (Setup_fdre_C_CE)      -0.407    22.248    system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                 11.866    

Slack (MET) :             11.866ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.858ns (25.276%)  route 5.493ns (74.724%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.064     6.429    system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124     6.553 r  system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.440     6.993    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X44Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.117 r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=9, routed)           1.011     8.128    system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.252 r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.390     9.642    system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X41Y112        LUT2 (Prop_lut2_I0_O)        0.152     9.794 r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1/O
                         net (fo=8, routed)           0.588    10.382    system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0
    SLICE_X41Y112        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.649    22.828    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X41Y112        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[31]/C
                         clock pessimism              0.129    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X41Y112        FDRE (Setup_fdre_C_CE)      -0.407    22.248    system_20_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                 11.866    

Slack (MET) :             11.920ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 2.051ns (28.208%)  route 5.220ns (71.792%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.323     6.688    system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124     6.812 r  system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.651     7.463    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.118     7.581 r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=7, routed)           0.866     8.447    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.773 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.034     9.807    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X38Y105        LUT2 (Prop_lut2_I0_O)        0.149     9.956 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1/O
                         net (fo=8, routed)           0.346    10.302    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0
    SLICE_X39Y107        FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.652    22.831    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X39Y107        FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[24]/C
                         clock pessimism              0.129    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X39Y107        FDRE (Setup_fdre_C_CE)      -0.436    22.222    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 11.920    

Slack (MET) :             11.920ns  (required time - arrival time)
  Source:                 system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 2.051ns (28.208%)  route 5.220ns (71.792%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 22.831 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.737     3.031    system_20_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  system_20_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.323     6.688    system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I1_O)        0.124     6.812 r  system_20_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=4, routed)           0.651     7.463    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X44Y95         LUT4 (Prop_lut4_I3_O)        0.118     7.581 r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3/O
                         net (fo=7, routed)           0.866     8.447    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg[0][31]_i_3_n_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.326     8.773 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           1.034     9.807    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X38Y105        LUT2 (Prop_lut2_I0_O)        0.149     9.956 r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1/O
                         net (fo=8, routed)           0.346    10.302    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0
    SLICE_X39Y107        FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        1.652    22.831    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X39Y107        FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[26]/C
                         clock pessimism              0.129    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X39Y107        FDRE (Setup_fdre_C_CE)      -0.436    22.222    system_20_i/PWM_1/inst/PWM_AXI_inst/status_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                 11.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_20_i/PWM_1/inst/PWM_AXI_inst/period_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.282%)  route 0.227ns (61.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.552     0.888    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X51Y95         FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/period_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_20_i/PWM_1/inst/PWM_AXI_inst/period_reg_reg[7]/Q
                         net (fo=2, routed)           0.227     1.256    system_20_i/PWM_1/inst/period_reg[7]
    SLICE_X49Y98         FDRE                                         r  system_20_i/PWM_1/inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.825     1.191    system_20_i/PWM_1/inst/pwm_axi_aclk
    SLICE_X49Y98         FDRE                                         r  system_20_i/PWM_1/inst/max_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.071     1.227    system_20_i/PWM_1/inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_0/inst/genblk1[0].duty_reg_latch_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.200%)  route 0.166ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.630     0.966    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X50Y113        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.148     1.114 r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[0][30]/Q
                         net (fo=2, routed)           0.166     1.280    system_20_i/PWM_0/inst/duty_reg[0]_0[30]
    SLICE_X49Y113        FDRE                                         r  system_20_i/PWM_0/inst/genblk1[0].duty_reg_latch_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.905     1.271    system_20_i/PWM_0/inst/pwm_axi_aclk
    SLICE_X49Y113        FDRE                                         r  system_20_i/PWM_0/inst/genblk1[0].duty_reg_latch_reg[0][30]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.017     1.249    system_20_i/PWM_0/inst/genblk1[0].duty_reg_latch_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.906%)  route 0.221ns (61.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.636     0.972    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X48Y107        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][14]/Q
                         net (fo=2, routed)           0.221     1.334    system_20_i/PWM_0/inst/duty_reg[2]_2[14]
    SLICE_X50Y109        FDRE                                         r  system_20_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.905     1.271    system_20_i/PWM_0/inst/pwm_axi_aclk
    SLICE_X50Y109        FDRE                                         r  system_20_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][14]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.063     1.295    system_20_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/genblk1[2].duty_reg_latch_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.210%)  route 0.238ns (62.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.553     0.889    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X51Y98         FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[2][13]/Q
                         net (fo=2, routed)           0.238     1.268    system_20_i/PWM_1/inst/duty_reg[2]_2[13]
    SLICE_X45Y99         FDRE                                         r  system_20_i/PWM_1/inst/genblk1[2].duty_reg_latch_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.825     1.191    system_20_i/PWM_1/inst/pwm_axi_aclk
    SLICE_X45Y99         FDRE                                         r  system_20_i/PWM_1/inst/genblk1[2].duty_reg_latch_reg[2][13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    system_20_i/PWM_1/inst/genblk1[2].duty_reg_latch_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_20_i/PWM_1/inst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.557     0.893    system_20_i/PWM_1/inst/pwm_axi_aclk
    SLICE_X44Y99         FDRE                                         r  system_20_i/PWM_1/inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_20_i/PWM_1/inst/count_reg[14]/Q
                         net (fo=11, routed)          0.146     1.179    system_20_i/PWM_1/inst/count_reg[14]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.339 r  system_20_i/PWM_1/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    system_20_i/PWM_1/inst/count_reg[12]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.394 r  system_20_i/PWM_1/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.394    system_20_i/PWM_1/inst/count_reg[16]_i_1_n_7
    SLICE_X44Y100        FDRE                                         r  system_20_i/PWM_1/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.911     1.277    system_20_i/PWM_1/inst/pwm_axi_aclk
    SLICE_X44Y100        FDRE                                         r  system_20_i/PWM_1/inst/count_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    system_20_i/PWM_1/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/genblk1[3].duty_reg_latch_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.294%)  route 0.224ns (57.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.553     0.889    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X50Y98         FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[3][12]/Q
                         net (fo=2, routed)           0.224     1.276    system_20_i/PWM_1/inst/duty_reg[3]_3[12]
    SLICE_X48Y99         FDRE                                         r  system_20_i/PWM_1/inst/genblk1[3].duty_reg_latch_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.825     1.191    system_20_i/PWM_1/inst/pwm_axi_aclk
    SLICE_X48Y99         FDRE                                         r  system_20_i/PWM_1/inst/genblk1[3].duty_reg_latch_reg[3][12]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.072     1.228    system_20_i/PWM_1/inst/genblk1[3].duty_reg_latch_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_20_i/PWM_1/inst/PWM_AXI_inst/period_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/max_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.633%)  route 0.230ns (58.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.552     0.888    system_20_i/PWM_1/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X50Y95         FDRE                                         r  system_20_i/PWM_1/inst/PWM_AXI_inst/period_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_20_i/PWM_1/inst/PWM_AXI_inst/period_reg_reg[3]/Q
                         net (fo=2, routed)           0.230     1.282    system_20_i/PWM_1/inst/period_reg[3]
    SLICE_X45Y95         FDRE                                         r  system_20_i/PWM_1/inst/max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.824     1.190    system_20_i/PWM_1/inst/pwm_axi_aclk
    SLICE_X45Y95         FDRE                                         r  system_20_i/PWM_1/inst/max_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.075     1.230    system_20_i/PWM_1/inst/max_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[3][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_0/inst/genblk1[3].duty_reg_latch_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.838%)  route 0.193ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.636     0.972    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X45Y111        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[3][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[3][21]/Q
                         net (fo=2, routed)           0.193     1.293    system_20_i/PWM_0/inst/duty_reg[3]_3[21]
    SLICE_X50Y111        FDRE                                         r  system_20_i/PWM_0/inst/genblk1[3].duty_reg_latch_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.904     1.270    system_20_i/PWM_0/inst/pwm_axi_aclk
    SLICE_X50Y111        FDRE                                         r  system_20_i/PWM_0/inst/genblk1[3].duty_reg_latch_reg[3][21]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.010     1.241    system_20_i/PWM_0/inst/genblk1[3].duty_reg_latch_reg[3][21]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.780%)  route 0.223ns (61.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.635     0.971    system_20_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X47Y112        FDRE                                         r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  system_20_i/PWM_0/inst/PWM_AXI_inst/duty_reg_reg[2][16]/Q
                         net (fo=2, routed)           0.223     1.335    system_20_i/PWM_0/inst/duty_reg[2]_2[16]
    SLICE_X51Y111        FDRE                                         r  system_20_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.904     1.270    system_20_i/PWM_0/inst/pwm_axi_aclk
    SLICE_X51Y111        FDRE                                         r  system_20_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][16]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.047     1.278    system_20_i/PWM_0/inst/genblk1[2].duty_reg_latch_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_20_i/PWM_1/inst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_20_i/PWM_1/inst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.557     0.893    system_20_i/PWM_1/inst/pwm_axi_aclk
    SLICE_X44Y99         FDRE                                         r  system_20_i/PWM_1/inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_20_i/PWM_1/inst/count_reg[14]/Q
                         net (fo=11, routed)          0.146     1.179    system_20_i/PWM_1/inst/count_reg[14]
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.339 r  system_20_i/PWM_1/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    system_20_i/PWM_1/inst/count_reg[12]_i_1_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.405 r  system_20_i/PWM_1/inst/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.405    system_20_i/PWM_1/inst/count_reg[16]_i_1_n_5
    SLICE_X44Y100        FDRE                                         r  system_20_i/PWM_1/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_20_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3299, routed)        0.911     1.277    system_20_i/PWM_1/inst/pwm_axi_aclk
    SLICE_X44Y100        FDRE                                         r  system_20_i/PWM_1/inst/count_reg[18]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    system_20_i/PWM_1/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_20_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  system_20_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     ILOGIC_X0Y19    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     ILOGIC_X0Y28    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     OLOGIC_X0Y27    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y104   system_20_i/PWM_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X50Y99    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[1][9]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y96    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[2][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y97    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[2][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y97    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[2][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y99    system_20_i/PWM_1/inst/PWM_AXI_inst/duty_reg_reg[2][12]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y74    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y74    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y74    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y74    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y74    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y74    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y80    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y74    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y74    system_20_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



