
*** Running vivado
    with args -log design_1_cordiccart2pol_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cordiccart2pol_0_0.tcl


****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_cordiccart2pol_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordiccart2pol/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_cordiccart2pol_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 79651
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2553.293 ; gain = 0.000 ; free physical = 1214 ; free virtual = 2254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cordiccart2pol_0_0' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ip/design_1_cordiccart2pol_0_0/synth/design_1_cordiccart2pol_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol.v:12]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol_Kvalues_V' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_Kvalues_V.v:6]
INFO: [Synth 8-3876] $readmem data file './cordiccart2pol_Kvalues_V.dat' is read successfully [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_Kvalues_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol_Kvalues_V' (1#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_Kvalues_V.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol_angles_V' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_angles_V.v:6]
INFO: [Synth 8-3876] $readmem data file './cordiccart2pol_angles_V.dat' is read successfully [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_angles_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol_angles_V' (2#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_angles_V.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol_control_s_axi' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_control_s_axi.v:190]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol_control_s_axi' (3#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/ip/cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (4#1) [/tools/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip' (16#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/ip/cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1' (17#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol_mul_mul_14ns_17s_30_4_1' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_mul_mul_14ns_17s_30_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol_mul_mul_14ns_17s_30_4_1_DSP48_0' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_mul_mul_14ns_17s_30_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol_mul_mul_14ns_17s_30_4_1_DSP48_0' (18#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_mul_mul_14ns_17s_30_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol_mul_mul_14ns_17s_30_4_1' (19#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_mul_mul_14ns_17s_30_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol_mul_mul_17s_13ns_31_4_1' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_mul_mul_17s_13ns_31_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'cordiccart2pol_mul_mul_17s_13ns_31_4_1_DSP48_1' [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_mul_mul_17s_13ns_31_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol_mul_mul_17s_13ns_31_4_1_DSP48_1' (20#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_mul_mul_17s_13ns_31_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol_mul_mul_17s_13ns_31_4_1' (21#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol_mul_mul_17s_13ns_31_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'cordiccart2pol' (22#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ipshared/e6d7/hdl/verilog/cordiccart2pol.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cordiccart2pol_0_0' (23#1) [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ip/design_1_cordiccart2pol_0_0/synth/design_1_cordiccart2pol_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 2553.293 ; gain = 0.000 ; free physical = 1465 ; free virtual = 2741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2553.293 ; gain = 0.000 ; free physical = 1515 ; free virtual = 2817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2553.293 ; gain = 0.000 ; free physical = 1515 ; free virtual = 2817
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2553.293 ; gain = 0.000 ; free physical = 1468 ; free virtual = 2774
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ip/design_1_cordiccart2pol_0_0/constraints/cordiccart2pol_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.gen/sources_1/bd/design_1/ip/design_1_cordiccart2pol_0_0/constraints/cordiccart2pol_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.runs/design_1_cordiccart2pol_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.runs/design_1_cordiccart2pol_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.230 ; gain = 0.000 ; free physical = 1119 ; free virtual = 2441
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2617.230 ; gain = 0.000 ; free physical = 1113 ; free virtual = 2436
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 1183 ; free virtual = 2548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 1183 ; free virtual = 2548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.runs/design_1_cordiccart2pol_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 1182 ; free virtual = 2547
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cordiccart2pol_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cordiccart2pol_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cordiccart2pol_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cordiccart2pol_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 1167 ; free virtual = 2536
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1:/cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1:/cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1:/cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1:/cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1:/cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'cordiccart2pol_fpext_32ns_64_2_no_dsp_1:/cordiccart2pol_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:19 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 1123 ; free virtual = 2607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:37 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 2755 ; free virtual = 4305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:50 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3613 ; free virtual = 5181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:52 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3603 ; free virtual = 5170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:01:57 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3518 ; free virtual = 5089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:01:57 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3518 ; free virtual = 5089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:57 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3518 ; free virtual = 5089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:57 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3518 ; free virtual = 5089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:57 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3518 ; free virtual = 5089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:01:57 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3518 ; free virtual = 5089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   136|
|2     |DSP48E1 |     3|
|4     |LUT1    |   143|
|5     |LUT2    |   334|
|6     |LUT3    |   264|
|7     |LUT4    |   241|
|8     |LUT5    |   306|
|9     |LUT6    |   576|
|10    |MUXCY   |     8|
|11    |FDRE    |   786|
|12    |FDSE    |     8|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:57 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3518 ; free virtual = 5089
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 2617.230 ; gain = 0.000 ; free physical = 3584 ; free virtual = 5155
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:01:58 . Memory (MB): peak = 2617.230 ; gain = 63.938 ; free physical = 3584 ; free virtual = 5155
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2617.230 ; gain = 0.000 ; free physical = 3672 ; free virtual = 5243
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.238 ; gain = 0.000 ; free physical = 3544 ; free virtual = 5116
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

Synth Design complete, checksum: 2c41118f
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:10 . Memory (MB): peak = 2626.238 ; gain = 73.039 ; free physical = 3722 ; free virtual = 5293
INFO: [Common 17-1381] The checkpoint '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.runs/design_1_cordiccart2pol_0_0_synth_1/design_1_cordiccart2pol_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cordiccart2pol_0_0, cache-ID = d5021b91e25cb891
INFO: [Coretcl 2-1174] Renamed 28 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/henrikhestnes/Documents/CSE-237C-Validation-and-Testing-of-Embedded-Systems/project2/cordic/HLS/cordic_optimized1/cordic_test/cordic_test.runs/design_1_cordiccart2pol_0_0_synth_1/design_1_cordiccart2pol_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cordiccart2pol_0_0_utilization_synth.rpt -pb design_1_cordiccart2pol_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 16 19:51:37 2021...
