
---------- Begin Simulation Statistics ----------
final_tick                               507347197000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67645                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    67868                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18859.85                       # Real time elapsed on the host
host_tick_rate                               26900919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1275780752                       # Number of instructions simulated
sim_ops                                    1279975883                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.507347                       # Number of seconds simulated
sim_ticks                                507347197000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.218797                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79688503                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92425905                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16604154                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         89741533                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           6106613                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        6128078                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21465                       # Number of indirect misses.
system.cpu0.branchPred.lookups              110871973                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        16665                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1048882                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9575825                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  52924639                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2034860                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3147099                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      192653768                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           323184377                       # Number of instructions committed
system.cpu0.commit.committedOps             324233231                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    976503687                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.332035                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.862478                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    796493805     81.57%     81.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     93876466      9.61%     91.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     52295887      5.36%     96.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     23394059      2.40%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4389455      0.45%     99.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3041117      0.31%     99.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       305737      0.03%     99.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       672301      0.07%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2034860      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    976503687                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  29884497                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             8881444                       # Number of function calls committed.
system.cpu0.commit.int_insts                307421707                       # Number of committed integer instructions.
system.cpu0.commit.loads                     38129638                       # Number of loads committed
system.cpu0.commit.membars                    2097764                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2097773      0.65%      0.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       238071938     73.43%     74.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          67580      0.02%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          131120      0.04%     74.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       8388608      2.59%     76.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      12582918      3.88%     80.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       4456464      1.37%     81.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4194304      1.29%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       38916354     12.00%     95.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      15063969      4.65%     99.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        324233231                       # Class of committed instruction
system.cpu0.commit.refs                      54242518                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  323184377                       # Number of Instructions Simulated
system.cpu0.committedOps                    324233231                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.114916                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.114916                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            597974345                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7032567                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            70238138                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             560092124                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                97205384                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                290073406                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9577270                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13987418                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9746630                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  110871973                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 76357417                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    901273488                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1161394                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     627217682                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33211200                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.110135                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86697797                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85795116                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.623048                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1004577035                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625404                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.102878                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               643257707     64.03%     64.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               218397573     21.74%     85.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                80342006      8.00%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                31317341      3.12%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11667490      1.16%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9067762      0.90%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                10494221      1.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    4436      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28499      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1004577035                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 68795712                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                21331241                       # number of floating regfile writes
system.cpu0.idleCycles                        2115223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10629253                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                76917215                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.467716                       # Inst execution rate
system.cpu0.iew.exec_refs                    80335864                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  21310220                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              554271823                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             61858742                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1049961                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3323584                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            26026679                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          516878914                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             59025644                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9462870                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            470846416                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1523715                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1363952                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9577270                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5581455                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        73699                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         2892575                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26497                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3387                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1115                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23729104                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9913799                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3387                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1134010                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9495243                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                348971454                       # num instructions consuming a value
system.cpu0.iew.wb_count                    466383200                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.815463                       # average fanout of values written-back
system.cpu0.iew.wb_producers                284573333                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.463283                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     467111914                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               545506328                       # number of integer regfile reads
system.cpu0.int_regfile_writes              353075086                       # number of integer regfile writes
system.cpu0.ipc                              0.321036                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.321036                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2097912      0.44%      0.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            356252622     74.17%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               67621      0.01%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               131161      0.03%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           10403423      2.17%     76.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           18792714      3.91%     80.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            5463955      1.14%     81.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           5201711      1.08%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     82.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            60793870     12.66%     95.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20842082      4.34%     99.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         262179      0.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             480309287                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               40126780                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           80250799                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     40123983                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          57649469                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3706885                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007718                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3318946     89.53%     89.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1231      0.03%     89.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  12214      0.33%     89.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1369      0.04%     89.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                 1382      0.04%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    4      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     89.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                351104      9.47%     99.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                20629      0.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             441791480                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1890751541                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    426259217                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        651876851                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 513731071                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                480309287                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3147843                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      192645679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2099847                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           744                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     63537006                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1004577035                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.478121                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.009235                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          728788855     72.55%     72.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          163832432     16.31%     88.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           67916779      6.76%     95.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           19694416      1.96%     97.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11469979      1.14%     98.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5895664      0.59%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3497684      0.35%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2634099      0.26%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             847127      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1004577035                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.477116                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9263867                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3120318                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            61858742                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           26026679                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               60668842                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              29622302                       # number of misc regfile writes
system.cpu0.numCycles                      1006692258                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8002138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              575410739                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            258586169                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11631967                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               114489276                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                757690                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                34112                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            710115352                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             541266760                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          428296623                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                280144224                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9534285                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9577270                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24933912                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               169710449                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         75043124                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       635072228                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         21614                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               542                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28811968                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           542                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1491354123                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1061853001                       # The number of ROB writes
system.cpu0.timesIdled                          34097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  137                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.443884                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               80186030                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            92760790                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16762441                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         90467902                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           5978368                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        5997385                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19017                       # Number of indirect misses.
system.cpu1.branchPred.lookups              111835005                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        14911                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1048693                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9774137                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  53087836                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1639943                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3146328                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      193969581                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           319295767                       # Number of instructions committed
system.cpu1.commit.committedOps             320344528                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    967184763                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.331213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.849139                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    787464924     81.42%     81.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     94185951      9.74%     91.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     52204856      5.40%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23587708      2.44%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4197865      0.43%     99.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3018939      0.31%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       211997      0.02%     99.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       672580      0.07%     99.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1639943      0.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    967184763                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             8621911                       # Number of function calls committed.
system.cpu1.commit.int_insts                303286815                       # Number of committed integer instructions.
system.cpu1.commit.loads                     37660267                       # Number of loads committed
system.cpu1.commit.membars                    2097413                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2097413      0.65%      0.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       235495874     73.51%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1261      0.00%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       8388608      2.62%     76.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp      12582912      3.93%     80.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       4456448      1.39%     82.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4194304      1.31%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       38446806     12.00%     95.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      14418700      4.50%     99.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        320344528                       # Class of committed instruction
system.cpu1.commit.refs                      53127678                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  319295767                       # Number of Instructions Simulated
system.cpu1.committedOps                    320344528                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.121964                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.121964                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            587251609                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              6992340                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            70669353                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             558080270                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                97942592                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                290936841                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9775433                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts             13967344                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9619479                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  111835005                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 76785544                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    891756005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1246007                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     625106892                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               33527474                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.112191                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          87006211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          86164398                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.627095                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         995525954                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.628970                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.105480                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               635437846     63.83%     63.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               217828193     21.88%     85.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                79905584      8.03%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                31112041      3.13%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11542421      1.16%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 9253545      0.93%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                10411580      1.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    4337      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   30407      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           995525954                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 68784234                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                21329950                       # number of floating regfile writes
system.cpu1.idleCycles                        1303834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10828765                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                77224206                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.468986                       # Inst execution rate
system.cpu1.iew.exec_refs                    79368258                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  20786879                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              550903846                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             61771668                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1049459                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3574032                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            25611282                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          514305685                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             58581379                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          9750424                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            467499037                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1230786                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1309809                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9775433                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5005284                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        57289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2252938                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26596                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3106                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1138                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     24111401                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     10143871                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3106                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1257142                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9571623                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                344928575                       # num instructions consuming a value
system.cpu1.iew.wb_count                    463014870                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.815952                       # average fanout of values written-back
system.cpu1.iew.wb_producers                281445127                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.464487                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     463755296                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               540292843                       # number of integer regfile reads
system.cpu1.int_regfile_writes              349794849                       # number of integer regfile writes
system.cpu1.ipc                              0.320311                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.320311                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2097486      0.44%      0.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            354246711     74.23%     74.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1265      0.00%     74.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     74.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           10402787      2.18%     76.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp           18788476      3.94%     80.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            5464107      1.14%     81.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           5201485      1.09%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     83.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            60435074     12.66%     95.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           20349840      4.26%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         262182      0.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             477249461                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               40120160                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           80239215                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     40118258                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          57583376                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3648552                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007645                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3275374     89.77%     89.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     89.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     89.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  518      0.01%     89.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                  528      0.01%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                   53      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     89.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                351449      9.63%     99.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                20624      0.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             438680367                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1875498377                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    422896612                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        650685070                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 511158770                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                477249461                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3146915                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      193961156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2064164                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           587                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     64489244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    995525954                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.479394                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.007705                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          720656572     72.39%     72.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          163681167     16.44%     88.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           67598659      6.79%     95.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19750914      1.98%     97.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11248593      1.13%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5706896      0.57%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3424558      0.34%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2626726      0.26%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             831869      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      995525954                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.478767                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9592859                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3243807                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            61771668                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           25611282                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               60661796                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu1.numCycles                       996829788                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17860777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              572374282                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            255049812                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12346517                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               115261263                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                826361                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16232                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            706379727                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             539039145                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          425463800                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                281142855                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1095794                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9775433                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16964054                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               170413988                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         75009684                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       631370043                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8067                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               297                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 27622577                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           294                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1479858513                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1056973476                       # The number of ROB writes
system.cpu1.timesIdled                          26403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.354193                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               79579758                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            92155060                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         16687004                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         89802632                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           5980660                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        6001216                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           20556                       # Number of indirect misses.
system.cpu2.branchPred.lookups              110941288                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        15149                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1048698                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9693699                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  52632172                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1636031                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3146335                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      193414645                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           317971871                       # Number of instructions committed
system.cpu2.commit.committedOps             319020636                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    965648859                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.330369                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.848199                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    786646755     81.46%     81.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     93809698      9.71%     91.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     52046651      5.39%     96.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     23452172      2.43%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4167061      0.43%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3008663      0.31%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       211483      0.02%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       670345      0.07%     99.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1636031      0.17%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    965648859                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             8619293                       # Number of function calls committed.
system.cpu2.commit.int_insts                302079610                       # Number of committed integer instructions.
system.cpu2.commit.loads                     37335783                       # Number of loads committed
system.cpu2.commit.membars                    2097415                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2097415      0.66%      0.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       234623940     73.55%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1261      0.00%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       8388608      2.63%     76.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp      12582912      3.94%     80.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       4456448      1.40%     82.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      4194304      1.31%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       38122327     11.95%     95.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite      14291219      4.48%     99.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        319020636                       # Class of committed instruction
system.cpu2.commit.refs                      52675718                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  317971871                       # Number of Instructions Simulated
system.cpu2.committedOps                    319020636                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.129989                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.129989                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            587911503                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              6998382                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            70115056                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             555891331                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                97480353                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                289165094                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9695049                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts             13984683                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              9627265                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  110941288                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 76381458                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    890590005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1214475                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     622863992                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               33376708                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.111471                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          86600856                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          85560418                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.625838                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         993879264                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.627755                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.106201                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               635732613     63.96%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               216206194     21.75%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                79636432      8.01%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                31014543      3.12%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                11578711      1.17%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 9258746      0.93%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                10415042      1.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    4289      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   32694      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           993879264                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 68805784                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                21336685                       # number of floating regfile writes
system.cpu2.idleCycles                        1369133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts            10741475                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                76657946                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.468083                       # Inst execution rate
system.cpu2.iew.exec_refs                    78795140                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  20618598                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              551394524                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             61252699                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1049531                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          3496947                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            25420202                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          512427222                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             58176542                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          9625707                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            465859210                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1124525                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1202106                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9695049                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4830318                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        56178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads         2243892                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        25103                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         3349                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1038                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23916916                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores     10080267                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          3349                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      1215611                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       9525864                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                344750933                       # num instructions consuming a value
system.cpu2.iew.wb_count                    461488260                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.815921                       # average fanout of values written-back
system.cpu2.iew.wb_producers                281289624                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.463692                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     462218886                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               538335249                       # number of integer regfile reads
system.cpu2.int_regfile_writes              348988271                       # number of integer regfile writes
system.cpu2.ipc                              0.319490                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.319490                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2097492      0.44%      0.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            353099586     74.26%     74.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1265      0.00%     74.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     74.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           10406146      2.19%     76.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp           18794037      3.95%     80.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            5465863      1.15%     81.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           5203062      1.09%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     83.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            59986750     12.62%     95.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite           20168492      4.24%     99.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         262176      0.06%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             475484917                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               40135561                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           80266863                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     40130610                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          57600312                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    3655084                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007687                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3288755     89.98%     89.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     89.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     89.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 2116      0.06%     90.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                 2127      0.06%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    4      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                344284      9.42%     99.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                17786      0.49%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                8      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             436906948                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1870306410                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    421357650                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        648235135                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 509280220                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                475484917                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3147002                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      193406585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2069091                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           667                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     64091588                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    993879264                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.478413                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.007944                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          720355043     72.48%     72.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          162729572     16.37%     88.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           67262648      6.77%     95.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           19686699      1.98%     97.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           11244439      1.13%     98.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5706736      0.57%     99.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            3432376      0.35%     99.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            2629748      0.26%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             832003      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      993879264                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.477755                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9420247                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         3196377                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            61252699                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           25420202                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               60680900                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu2.numCycles                       995248397                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    19442612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              572861636                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            254307781                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12581541                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles               114751175                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                781966                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                18270                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            703853803                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             536977042                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          424415188                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                279453376                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1080557                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9695049                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17109016                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               170107407                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         75028098                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       628825705                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          9012                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               304                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 27883897                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           303                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1476447654                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1053105034                       # The number of ROB writes
system.cpu2.timesIdled                          26734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.201066                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               78558673                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            91134225                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect         16515294                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         88538080                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           5971440                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        5990359                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           18919                       # Number of indirect misses.
system.cpu3.branchPred.lookups              109315051                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        15038                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1048688                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          9522484                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  51837257                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1610275                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3146305                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      191363524                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           315328737                       # Number of instructions committed
system.cpu3.commit.committedOps             316377488                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    958725686                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.329998                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.847206                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    781072110     81.47%     81.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     93133720      9.71%     91.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     51753834      5.40%     96.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     23177232      2.42%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4106020      0.43%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3004323      0.31%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       200695      0.02%     99.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       667477      0.07%     99.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1610275      0.17%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    958725686                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             8611976                       # Number of function calls committed.
system.cpu3.commit.int_insts                299606063                       # Number of committed integer instructions.
system.cpu3.commit.loads                     36730749                       # Number of loads committed
system.cpu3.commit.membars                    2097402                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2097402      0.66%      0.66% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       232872161     73.61%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1261      0.00%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       8388608      2.65%     76.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp      12582912      3.98%     80.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       4456448      1.41%     82.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      4194304      1.33%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       37517283     11.86%     95.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite      14004907      4.43%     99.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        316377488                       # Class of committed instruction
system.cpu3.commit.refs                      51784362                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  315328737                       # Number of Instructions Simulated
system.cpu3.committedOps                    316377488                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.133283                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.133283                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            585469580                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              6997704                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            69196445                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             550561307                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                96441972                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                285634497                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               9523715                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts             13980429                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              9541823                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  109315051                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 75523059                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    884404268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1146941                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     617103082                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               33033050                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.110641                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          85690793                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          84530113                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.624589                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         986611587                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.626541                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.107716                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               632830918     64.14%     64.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               212825989     21.57%     85.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                78858571      7.99%     93.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                30943340      3.14%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                11491093      1.16%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 9218416      0.93%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                10409670      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    4162      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   29428      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           986611587                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 68785278                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                21328954                       # number of floating regfile writes
system.cpu3.idleCycles                        1402543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts            10565953                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                75636539                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.467610                       # Inst execution rate
system.cpu3.iew.exec_refs                    77625273                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  20214709                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              550757058                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             60218234                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1049523                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          3326183                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            24867990                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          507733029                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             57410564                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          9382632                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            462005759                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1424775                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1194587                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               9523715                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              5334191                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        55836                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads         2205844                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        24313                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2978                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1214                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     23487485                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      9814377                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2978                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      1128781                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       9437172                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                343050912                       # num instructions consuming a value
system.cpu3.iew.wb_count                    457689975                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816903                       # average fanout of values written-back
system.cpu3.iew.wb_producers                280239225                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.463242                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     458412127                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               533484394                       # number of integer regfile reads
system.cpu3.int_regfile_writes              346607048                       # number of integer regfile writes
system.cpu3.ipc                              0.319154                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.319154                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2097471      0.44%      0.44% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            350284614     74.31%     74.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1265      0.00%     74.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     74.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           10402288      2.21%     76.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp           18789797      3.99%     80.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            5463866      1.16%     82.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           5201250      1.10%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     83.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59146542     12.55%     95.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite           19739066      4.19%     99.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         262184      0.06%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             471388391                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               40120545                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           80239948                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     40118535                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          57588478                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    3634093                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007709                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3274782     90.11%     90.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     90.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     90.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  531      0.01%     90.13% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                  557      0.02%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                   46      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     90.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                339238      9.33%     99.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                18931      0.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             432804468                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1854825103                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    417571440                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        641501632                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 504586031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                471388391                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3146998                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      191355540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2042589                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           693                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     62946920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    986611587                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.477785                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.008783                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          715935472     72.57%     72.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          160703791     16.29%     88.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           66722676      6.76%     95.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           19477476      1.97%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           11210230      1.14%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5686608      0.58%     99.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3423385      0.35%     99.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            2623042      0.27%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             828907      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      986611587                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.477107                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9014219                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2985734                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            60218234                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           24867990                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               60661080                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu3.numCycles                       988014130                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    26676109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              571067098                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            252742256                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              11954122                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles               113563894                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                743259                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                15657                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            697205786                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             531872557                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          421358112                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                276017505                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1089205                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               9523715                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16429792                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               168615856                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         75014228                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       622191558                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          9583                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               290                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 27723463                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           289                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1464856033                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1043371703                       # The number of ROB writes
system.cpu3.timesIdled                          26432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15304343                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30241368                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       922224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       352746                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16218821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     14356170                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     32784014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       14708916                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9068047                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8898037                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6038808                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              380                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            198                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6235827                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6235806                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9068047                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            70                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     45545220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               45545220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1548920960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1548920960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              552                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15304522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15304522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15304522                       # Request fanout histogram
system.membus.respLayer1.occupancy        81825886500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         69618320001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    222701333.333333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1012609833.397801                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       151500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6455788000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   497993741000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   9353456000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     76337746                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        76337746                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     76337746                       # number of overall hits
system.cpu2.icache.overall_hits::total       76337746                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        43712                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         43712                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        43712                       # number of overall misses
system.cpu2.icache.overall_misses::total        43712                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1680105999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1680105999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1680105999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1680105999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     76381458                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     76381458                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     76381458                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     76381458                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000572                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000572                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 38435.807078                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38435.807078                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 38435.807078                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38435.807078                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          108                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34301                       # number of writebacks
system.cpu2.icache.writebacks::total            34301                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9379                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9379                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9379                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9379                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34333                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34333                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34333                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34333                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1275896500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1275896500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1275896500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1275896500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000449                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000449                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000449                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000449                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 37162.394781                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 37162.394781                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 37162.394781                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 37162.394781                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34301                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     76337746                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       76337746                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        43712                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        43712                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1680105999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1680105999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     76381458                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     76381458                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 38435.807078                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38435.807078                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9379                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9379                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34333                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34333                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1275896500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1275896500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 37162.394781                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 37162.394781                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.519363                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           76230002                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34301                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2222.384245                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        369578000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.519363                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.984980                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.984980                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        152797249                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       152797249                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     59468979                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        59468979                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     59468979                       # number of overall hits
system.cpu2.dcache.overall_hits::total       59468979                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10459607                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10459607                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10459607                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10459607                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 771897317325                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 771897317325                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 771897317325                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 771897317325                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     69928586                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     69928586                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     69928586                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     69928586                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.149576                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149576                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.149576                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149576                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 73797.927334                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73797.927334                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 73797.927334                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73797.927334                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4486934                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       584275                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            53760                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5252                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    83.462314                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   111.248096                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4003780                       # number of writebacks
system.cpu2.dcache.writebacks::total          4003780                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7429416                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7429416                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7429416                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7429416                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      3030191                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3030191                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      3030191                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3030191                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 269841531105                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 269841531105                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 269841531105                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 269841531105                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043333                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043333                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043333                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043333                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89050.997480                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89050.997480                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89050.997480                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89050.997480                       # average overall mshr miss latency
system.cpu2.dcache.replacements               4003780                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     46148601                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       46148601                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9488893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9488893                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 665421066500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 665421066500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     55637494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     55637494                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.170549                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.170549                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 70126.311520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 70126.311520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7082087                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7082087                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2406806                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2406806                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 198431267500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 198431267500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.043259                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043259                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 82445.891983                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82445.891983                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data     13320378                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13320378                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       970714                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       970714                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 106476250825                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 106476250825                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     14291092                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14291092                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.067924                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.067924                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 109688.590898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109688.590898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       347329                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       347329                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       623385                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       623385                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  71410263605                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  71410263605                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.043621                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.043621                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 114552.425235                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 114552.425235                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          144                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           56                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1131500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1131500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.280000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.280000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20205.357143                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20205.357143                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           31                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           31                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           25                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       164500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       164500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         6580                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6580                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           76                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           57                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       335500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       335500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          133                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5885.964912                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5885.964912                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           57                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       288500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       288500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5061.403509                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5061.403509                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        75500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        75500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        65500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        65500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data        15349                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total          15349                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data      1033349                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total      1033349                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data 112119251500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total 112119251500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1048698                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1048698                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.985364                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.985364                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 108500.856439                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 108500.856439                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data      1033349                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total      1033349                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data 111085902500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total 111085902500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.985364                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.985364                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 107500.856439                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 107500.856439                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.628182                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           63547740                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4063460                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.638825                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        369589500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.628182                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.988381                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988381                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        146018725                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       146018725                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 77                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    332388410.256410                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1221361418.645796                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       120000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   6455816000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   494384049000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12963148000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     75480080                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        75480080                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     75480080                       # number of overall hits
system.cpu3.icache.overall_hits::total       75480080                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        42979                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         42979                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        42979                       # number of overall misses
system.cpu3.icache.overall_misses::total        42979                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1687311500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1687311500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1687311500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1687311500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     75523059                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     75523059                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     75523059                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     75523059                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000569                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000569                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000569                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000569                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 39258.975314                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39258.975314                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 39258.975314                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39258.975314                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          452                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          113                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        33750                       # number of writebacks
system.cpu3.icache.writebacks::total            33750                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         9197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         9197                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         9197                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         9197                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        33782                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        33782                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        33782                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        33782                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1284128000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1284128000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1284128000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1284128000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000447                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000447                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000447                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000447                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 38012.195844                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 38012.195844                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 38012.195844                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 38012.195844                       # average overall mshr miss latency
system.cpu3.icache.replacements                 33750                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     75480080                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       75480080                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        42979                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        42979                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1687311500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1687311500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     75523059                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     75523059                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000569                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000569                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 39258.975314                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39258.975314                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         9197                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         9197                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        33782                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        33782                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1284128000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1284128000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 38012.195844                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 38012.195844                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.518990                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           75289472                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            33750                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2230.799170                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        377018000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.518990                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.984968                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.984968                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        151079900                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       151079900                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     58554278                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        58554278                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     58554278                       # number of overall hits
system.cpu3.dcache.overall_hits::total       58554278                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10358015                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10358015                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10358015                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10358015                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 760478609878                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 760478609878                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 760478609878                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 760478609878                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     68912293                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     68912293                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     68912293                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68912293                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.150307                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.150307                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.150307                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.150307                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73419.338539                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73419.338539                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73419.338539                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73419.338539                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4389076                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       742234                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            51665                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6747                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.952598                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   110.009486                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      3984689                       # number of writebacks
system.cpu3.dcache.writebacks::total          3984689                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7346527                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7346527                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7346527                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7346527                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      3011488                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3011488                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      3011488                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3011488                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 267105131886                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 267105131886                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 267105131886                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 267105131886                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043700                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043700                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043700                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043700                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 88695.399711                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88695.399711                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 88695.399711                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88695.399711                       # average overall mshr miss latency
system.cpu3.dcache.replacements               3984689                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     45506031                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       45506031                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9401483                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9401483                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 655811202000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 655811202000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     54907514                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     54907514                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.171224                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.171224                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 69756.144004                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 69756.144004                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7010994                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7010994                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2390489                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2390489                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 196007086000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 196007086000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.043537                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.043537                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 81994.556762                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 81994.556762                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data     13048247                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13048247                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       956532                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       956532                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 104667407878                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 104667407878                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     14004779                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14004779                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.068300                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.068300                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 109423.843508                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 109423.843508                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       335533                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       335533                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       620999                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       620999                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  71098045886                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  71098045886                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.044342                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044342                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 114489.791265                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 114489.791265                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          133                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           58                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2298500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2298500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.303665                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.303665                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 39629.310345                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 39629.310345                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           39                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       119000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       119000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.099476                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.099476                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6263.157895                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6263.157895                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           72                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       535000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       535000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.485714                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.485714                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7867.647059                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7867.647059                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       473000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       473000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.478571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.478571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7059.701493                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7059.701493                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        70000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        70000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data        15436                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total          15436                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data      1033252                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total      1033252                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data 112081989000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total 112081989000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1048688                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1048688                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.985281                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.985281                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 108474.978998                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 108474.978998                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data      1033252                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total      1033252                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data 111048737000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total 111048737000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.985281                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.985281                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 107474.978998                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 107474.978998                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.670684                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           62614387                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4044640                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.480831                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        377029500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.670684                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989709                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989709                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        143967291                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       143967291                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    571581785.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1293194216.410631                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       152500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3492410500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   503346124500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4001072500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     76305664                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        76305664                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     76305664                       # number of overall hits
system.cpu0.icache.overall_hits::total       76305664                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        51752                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         51752                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        51752                       # number of overall misses
system.cpu0.icache.overall_misses::total        51752                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   2257544498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2257544498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   2257544498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2257544498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     76357416                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     76357416                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     76357416                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     76357416                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000678                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000678                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000678                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000678                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 43622.362382                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43622.362382                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 43622.362382                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43622.362382                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3160                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           95                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.622642                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        41955                       # number of writebacks
system.cpu0.icache.writebacks::total            41955                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9763                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9763                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9763                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9763                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        41989                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        41989                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        41989                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        41989                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1816983499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1816983499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1816983499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1816983499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000550                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000550                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000550                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000550                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 43272.845245                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43272.845245                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 43272.845245                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43272.845245                       # average overall mshr miss latency
system.cpu0.icache.replacements                 41955                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     76305664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       76305664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        51752                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        51752                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   2257544498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2257544498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     76357416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     76357416                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000678                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000678                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 43622.362382                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43622.362382                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9763                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9763                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        41989                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        41989                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1816983499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1816983499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000550                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000550                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 43272.845245                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43272.845245                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999879                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           76347553                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            41955                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1819.748612                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999879                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        152756819                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       152756819                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     59917869                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        59917869                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     59917869                       # number of overall hits
system.cpu0.dcache.overall_hits::total       59917869                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10917518                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10917518                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10917518                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10917518                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 803122775123                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 803122775123                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 803122775123                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 803122775123                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70835387                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70835387                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70835387                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70835387                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.154125                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154125                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.154125                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154125                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73562.761712                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73562.761712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73562.761712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73562.761712                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5313560                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       789466                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            69322                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7153                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    76.650414                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   110.368517                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4124203                       # number of writebacks
system.cpu0.dcache.writebacks::total          4124203                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7767004                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7767004                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7767004                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7767004                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      3150514                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3150514                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      3150514                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3150514                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 280182413155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 280182413155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 280182413155                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 280182413155                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044477                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044477                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044477                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044477                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88932.286336                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88932.286336                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88932.286336                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88932.286336                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4124203                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     45966780                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       45966780                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9804916                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9804916                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 687946331000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 687946331000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     55771696                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     55771696                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.175805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.175805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70163.408947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70163.408947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7296475                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7296475                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2508441                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2508441                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 207367605500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 207367605500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.044977                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044977                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82667.922227                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82667.922227                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     13951089                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13951089                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1112602                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1112602                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 115176444123                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 115176444123                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     15063691                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15063691                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.073860                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.073860                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 103519.896713                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 103519.896713                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       470529                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       470529                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       642073                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       642073                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  72814807655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  72814807655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 113405.808459                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 113405.808459                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          282                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           57                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1543000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1543000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.168142                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.168142                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27070.175439                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27070.175439                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           36                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       837000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       837000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.061947                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.061947                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          245                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          245                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           61                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       405500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       405500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          306                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          306                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.199346                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.199346                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6647.540984                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6647.540984                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           60                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       346500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       346500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.196078                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.196078                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         5775                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         5775                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        15250                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          15250                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1033632                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1033632                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 112226112500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 112226112500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1048882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1048882                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.985461                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.985461                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108574.533780                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108574.533780                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1033632                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1033632                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 111192480500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 111192480500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.985461                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.985461                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107574.533780                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107574.533780                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.778557                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           64117653                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4183988                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.324531                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.778557                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.993080                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993080                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        147953847                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       147953847                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               26716                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              213318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25286                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              210688                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               25257                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              198748                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               24616                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              214477                       # number of demand (read+write) hits
system.l2.demand_hits::total                   939106                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              26716                       # number of overall hits
system.l2.overall_hits::.cpu0.data             213318                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25286                       # number of overall hits
system.l2.overall_hits::.cpu1.data             210688                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              25257                       # number of overall hits
system.l2.overall_hits::.cpu2.data             198748                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              24616                       # number of overall hits
system.l2.overall_hits::.cpu3.data             214477                       # number of overall hits
system.l2.overall_hits::total                  939106                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3910718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8442                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3805281                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9076                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           3804680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           3770166                       # number of demand (read+write) misses
system.l2.demand_misses::total               15332801                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15272                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3910718                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8442                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3805281                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9076                       # number of overall misses
system.l2.overall_misses::.cpu2.data          3804680                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9166                       # number of overall misses
system.l2.overall_misses::.cpu3.data          3770166                       # number of overall misses
system.l2.overall_misses::total              15332801                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1446624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 382013802000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    876568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 372025672500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    932461500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 371954209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    948280000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 369041133500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1499238751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1446624500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 382013802000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    876568000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 372025672500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    932461500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 371954209000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    948280000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 369041133500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1499238751000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           41988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4124036                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           33728                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4015969                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         4003428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           33782                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         3984643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16271907                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          41988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4124036                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          33728                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4015969                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        4003428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          33782                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        3984643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16271907                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.363723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.948274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.250296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.947537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.264352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.950356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.271328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.946174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.942287                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.363723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.948274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.250296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.947537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.264352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.950356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.271328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.946174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.942287                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94723.971975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97683.801798                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103834.162521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 97765.624273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102739.257382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 97762.284607                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 103456.251364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 97884.584790                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97779.834943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94723.971975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97683.801798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103834.162521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 97765.624273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102739.257382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 97762.284607                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 103456.251364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 97884.584790                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97779.834943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8898037                       # number of writebacks
system.l2.writebacks::total                   8898037                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            618                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           6388                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            694                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6589                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           6640                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            692                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           6574                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               28943                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           618                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          6388                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           694                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6589                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          6640                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           692                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          6574                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              28943                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3904330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3798692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      3798040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      3763592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15303858                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3904330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3798692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      3798040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      3763592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15303858                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1248983501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 342591410501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    741535500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 333632892001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    786986001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 333574342001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    807843000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 330998739501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1344382732006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1248983501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 342591410501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    741535500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 333632892001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    786986001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 333574342001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    807843000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 330998739501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1344382732006                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.349004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.946725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.229720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.945897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.242565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.948697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.250844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.944524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.940508                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.349004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.946725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.229720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.945897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.242565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.948697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.250844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.944524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.940508                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85231.575065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87746.530263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95706.698503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87828.360920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94498.799352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 87828.022349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95331.956573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 87947.561665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87846.001447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85231.575065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87746.530263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95706.698503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87828.360920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94498.799352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 87828.022349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95331.956573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 87947.561665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87846.001447                       # average overall mshr miss latency
system.l2.replacements                       29638562                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9297078                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9297078                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9297078                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9297078                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6352753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6352753                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6352753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6352753                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   56                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 23                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.130435                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.176471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.105263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.291139                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        10000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6521.739130                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       301500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        59000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       460000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.130435                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.176471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.105263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.291139                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.466667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        61500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       402000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.466667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20100                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            44563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            41684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            41414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                169358                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1571508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1556030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1555217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1553055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6235810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 180519746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 179244307000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 179138508500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 178789710500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  717692272000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1616071                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1597727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1596901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1594469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6405168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.972425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.973902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.973897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.974026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.973559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114870.395824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115193.349100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115185.539060                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115121.299954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115092.068552                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1571508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1556030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1555217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1553055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6235810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 164804665501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 163684007000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 163586338001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 163259160001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 655334170503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.972425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.973902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.973897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.973559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104870.395506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105193.349100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105185.538739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105121.299633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105092.068312                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         26716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         25257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         24616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             101875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9076                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1446624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    876568000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    932461500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    948280000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4203934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        41988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        33728                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        33782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.363723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.250296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.264352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.271328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.291703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94723.971975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103834.162521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102739.257382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 103456.251364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100198.636667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          618                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          694                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          748                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          692                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2752                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14654                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8328                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8474                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1248983501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    741535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    786986001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    807843000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3585348002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.349004                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.229720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.242565                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.250844                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.272570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85231.575065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95706.698503                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94498.799352                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95331.956573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91453.627232                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       168755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       168991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       157064                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       173063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            667873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2339210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2249251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2249463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2217111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9055035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 201494056000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 192781365500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 192815700500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 190251423000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 777342545000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2507965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2418242                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2406527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2390174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9722908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.932712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.930118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.934734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.927594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.931309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86137.651600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85709.138509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 85716.324518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 85810.508811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85846.442891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6388                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6589                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         6640                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6574                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        26191                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2332822                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2242662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2242823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2210537                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9028844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 177786745000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 169948885001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 169988004000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 167739579500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 685463213501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.930165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.927394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.931975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.924844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.928616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76211.020386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75779.981558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 75791.983585                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 75881.823964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75919.266464                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              70                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            72                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.935484                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.972222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           29                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           70                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       563500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       242500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       277500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       300000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1383500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.935484                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.972222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19431.034483                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20208.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19821.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19764.285714                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999809                       # Cycle average of tags in use
system.l2.tags.total_refs                    31892773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  29638564                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.076057                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.565560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.075456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.472661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.057623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.037298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.056381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.862735                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.055298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.816797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.493212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.132385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.122855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.122137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 285014100                       # Number of tag accesses
system.l2.tags.data_accesses                285014100                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        937792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     249876864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        495872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     243116288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        532992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     243074560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        542336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     240869888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          979446592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       937792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       495872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       532992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       542336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2508992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    569474368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       569474368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3904326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3798692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        3798040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        3763592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15303853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8898037                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8898037                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1848423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        492516497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           977382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        479191152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1050547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        479108905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1068964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        474763415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1930525285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1848423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       977382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1050547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1068964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4945316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1122454941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1122454941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1122454941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1848423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       492516497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          977382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       479191152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1050547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       479108905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1068964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       474763415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3052980226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8895828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3643097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3525810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   3499861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   3493432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006831416250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       548853                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       548853                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30636215                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8378005                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15303853                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8898037                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15303853                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8898037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1102450                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2209                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            510145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            438644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            453084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1265840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            937533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            477798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            841324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            783191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1472649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1223527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1422018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1006420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1306616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           924601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           604823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           533190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            410024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            370526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            357800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            722345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            606760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            434758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            428891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            457324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            734799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            759869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           812222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           605365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           786956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           591577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           419358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           397238                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 452585321250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                71007015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            718861627500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31869.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50619.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6956202                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4914064                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15303853                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8898037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4657373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4183565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2892315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1589523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  477379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  185832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   81192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   22486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  42490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 130556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 244359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 394131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 534919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 612952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 637131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 643384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 642063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 645275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 653593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 627877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 617795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 606671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 586010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 574558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 591370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11226937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.667237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.373358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.806342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8374512     74.59%     74.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1747260     15.56%     90.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       372971      3.32%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       143990      1.28%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        85813      0.76%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        59420      0.53%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        46601      0.42%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39067      0.35%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       357303      3.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11226937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       548853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.874671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.030201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    179.543490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       548852    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        548853                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       548853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.192872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           501273     91.33%     91.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7340      1.34%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22213      4.05%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12267      2.24%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4056      0.74%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1140      0.21%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              363      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              150      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        548853                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              908889792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                70556800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               569331968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               979446592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            569474368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1791.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1122.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1930.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1122.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  507347180500                       # Total gap between requests
system.mem_ctrls.avgGap                      20963.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       937792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    233158208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       495872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    225651840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       532992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    223991104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       542336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    223579648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    569331968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1848422.550760638202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 459563410.182790517807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 977381.964327675290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 444768082.556293308735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1050546.850660929224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 441494710.771014690399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1068964.218599989777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 440683715.849917292595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1122174265.210338830948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3904326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3798692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      3798040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      3763592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8898037                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    634780250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 182810019000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    412977250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 178370248500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    433923000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 178588688500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    448474500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 177162516500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12903700046000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43320.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46822.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53301.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46955.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52104.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     47021.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52923.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     47072.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1450173.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          42247429980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          22455022590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60646046160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26660544480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      40049327760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     228773377710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2170058400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       423001807080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        833.752132                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3629872750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16941340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 486775984250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37912985880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20151203325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         40751971260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19775594160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      40049327760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     227738782680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3041296320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       389421161385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        767.563443                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5426459500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16941340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 484979397500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 81                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    209026731.707317                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1008943158.690810                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           41    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6455838000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   498777101000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8570096000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     76743059                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        76743059                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     76743059                       # number of overall hits
system.cpu1.icache.overall_hits::total       76743059                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        42485                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42485                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        42485                       # number of overall misses
system.cpu1.icache.overall_misses::total        42485                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1590396500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1590396500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1590396500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1590396500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     76785544                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     76785544                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     76785544                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     76785544                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000553                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000553                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000553                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000553                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37434.306226                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37434.306226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37434.306226                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37434.306226                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        33696                       # number of writebacks
system.cpu1.icache.writebacks::total            33696                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8757                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8757                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8757                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8757                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        33728                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        33728                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        33728                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        33728                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1218387000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1218387000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1218387000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1218387000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000439                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000439                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000439                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000439                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36123.902989                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36123.902989                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36123.902989                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36123.902989                       # average overall mshr miss latency
system.cpu1.icache.replacements                 33696                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     76743059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       76743059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        42485                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42485                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1590396500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1590396500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     76785544                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     76785544                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000553                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000553                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37434.306226                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37434.306226                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8757                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8757                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        33728                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        33728                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1218387000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1218387000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36123.902989                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36123.902989                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.519756                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           76482910                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            33696                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2269.791963                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        362242000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.519756                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.984992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.984992                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        153604816                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       153604816                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     59947211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        59947211                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     59947211                       # number of overall hits
system.cpu1.dcache.overall_hits::total       59947211                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10494123                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10494123                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10494123                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10494123                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 770425767507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 770425767507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 770425767507                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 770425767507                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     70441334                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     70441334                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     70441334                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     70441334                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.148977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.148977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.148977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.148977                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73414.974029                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73414.974029                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73414.974029                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73414.974029                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4589739                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       623765                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            54395                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5727                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    84.377958                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   108.916536                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4015527                       # number of writebacks
system.cpu1.dcache.writebacks::total          4015527                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7452071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7452071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7452071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7452071                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3042052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3042052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3042052                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3042052                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 269961767333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 269961767333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 269961767333                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 269961767333                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043186                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043186                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043186                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043186                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88743.311203                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88743.311203                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88743.311203                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88743.311203                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4015527                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     46496849                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       46496849                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9525916                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9525916                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 664194460500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 664194460500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56022765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56022765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69724.996578                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69724.996578                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7107383                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7107383                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2418533                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2418533                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 198537465000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 198537465000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82090.037639                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82090.037639                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     13450362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13450362                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       968207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       968207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 106231307007                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 106231307007                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     14418569                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14418569                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.067150                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.067150                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109719.622980                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109719.622980                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       344688                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       344688                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       623519                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       623519                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  71424302333                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  71424302333                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.043244                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.043244                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 114550.322176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114550.322176                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           55                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1597000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1597000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.287958                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.287958                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29036.363636                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29036.363636                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           34                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.109948                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.109948                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5952.380952                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5952.380952                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           73                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           67                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       451000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       451000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.478571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.478571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6731.343284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6731.343284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           64                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       396000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       396000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.457143                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.457143                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6187.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6187.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        91500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        91500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        82500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        82500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        15083                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          15083                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1033610                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1033610                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 112205821000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 112205821000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1048693                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1048693                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.985617                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.985617                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 108557.213069                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 108557.213069                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1033610                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1033610                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 111172211000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 111172211000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.985617                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.985617                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 107557.213069                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 107557.213069                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.580355                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           64038008                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4075567                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.712662                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        362253500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.580355                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        147056311                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       147056311                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 507347197000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9867669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18195115                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6974678                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20740525                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             432                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           223                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            655                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6643836                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6643836                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143831                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9723839                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           72                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           72                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       125930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12432492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       101152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12107255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       102967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12070835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       101314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     12014171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49056116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5372288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    527884928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4315136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    514013504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4392576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    512459008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4322048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    510034880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2082794368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29878717                       # Total snoops (count)
system.tol2bus.snoopTraffic                 584810304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46150820                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.360631                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.546984                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30572666     66.25%     66.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14932728     32.36%     98.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 323806      0.70%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 223402      0.48%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  98218      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46150820                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32663766992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6100126680                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          51917565                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        6071786908                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          51061637                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6280793481                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          63317758                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        6118212829                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          50986614                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
