library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity vs_gen is
    Port ( clk, rstn : in std_logic;
           vcnt : in unsigned(9 downto 0);
           vsync : out std_logic);
end entity;

architecture rtl of vs_gen is
begin
end architecture;
