Analysis & Synthesis report for top
Sat Dec  7 16:27:35 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|control:control|G_game:G_game|direction
  9. State Machine - |top|shake:shake4|state
 10. State Machine - |top|shake:shake3|state
 11. State Machine - |top|shake:shake2|state
 12. State Machine - |top|shake:shake1|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: shake:shake1
 18. Parameter Settings for User Entity Instance: shake:shake2
 19. Parameter Settings for User Entity Instance: shake:shake3
 20. Parameter Settings for User Entity Instance: shake:shake4
 21. Parameter Settings for User Entity Instance: control:control|G_start:G_start
 22. Parameter Settings for User Entity Instance: control:control|G_game:G_game
 23. Parameter Settings for User Entity Instance: control:control|G_fail:G_fail
 24. Parameter Settings for User Entity Instance: vga_driver:vga_driver
 25. Parameter Settings for Inferred Entity Instance: control:control|G_game:G_game|lpm_divide:Mod2
 26. Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Mod3
 27. Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Div2
 28. Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Mod2
 29. Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Div1
 30. Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Mod1
 31. Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Div0
 32. Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Mod0
 33. Parameter Settings for Inferred Entity Instance: control:control|G_game:G_game|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: control:control|G_game:G_game|lpm_divide:Mod1
 35. Port Connectivity Checks: "vga_driver:vga_driver"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec  7 16:27:35 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,546                                          ;
;     Total combinational functions  ; 3,524                                          ;
;     Dedicated logic registers      ; 798                                            ;
; Total registers                    ; 798                                            ;
; Total pins                         ; 24                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+
; RTL/G_start.v                    ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/11111/snake5/RTL/G_start.v              ;         ;
; RTL/G_game.v                     ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v               ;         ;
; RTL/G_fail.v                     ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v               ;         ;
; RTL/shake.v                      ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/11111/snake5/RTL/shake.v                ;         ;
; RTL/vga_driver.v                 ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/11111/snake5/RTL/vga_driver.v           ;         ;
; RTL/top.v                        ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/11111/snake5/RTL/top.v                  ;         ;
; RTL/control.v                    ; yes             ; User Verilog HDL File        ; C:/Users/ROG/Desktop/11111/snake5/RTL/control.v              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/fpga/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/fpga/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/fpga/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/fpga/quartus/libraries/megafunctions/aglobal231.inc       ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_3bm.tdf      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_47f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_0bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_0bm.tdf      ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_llh.tdf ;         ;
; db/alt_u_div_u6f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_u6f.tdf       ;         ;
; db/lpm_divide_tim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_tim.tdf      ;         ;
; db/lpm_divide_vam.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_vam.tdf      ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_klh.tdf ;         ;
; db/alt_u_div_s6f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_s6f.tdf       ;         ;
; db/lpm_divide_sim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_sim.tdf      ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_vim.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_27f.tdf       ;         ;
; db/lpm_divide_8bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_8bm.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_e7f.tdf       ;         ;
; db/lpm_divide_7bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_7bm.tdf      ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_slh.tdf ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_c7f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,546      ;
;                                             ;            ;
; Total combinational functions               ; 3524       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 1734       ;
;     -- 3 input functions                    ; 447        ;
;     -- <=2 input functions                  ; 1343       ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2926       ;
;     -- arithmetic mode                      ; 598        ;
;                                             ;            ;
; Total registers                             ; 798        ;
;     -- Dedicated logic registers            ; 798        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 24         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; rstn~input ;
; Maximum fan-out                             ; 790        ;
; Total fan-out                               ; 14115      ;
; Average fan-out                             ; 3.23       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                         ; 3524 (1)            ; 798 (0)                   ; 0           ; 0            ; 0       ; 0         ; 24   ; 0            ; |top                                                                                                                               ; top                 ; work         ;
;    |control:control|                         ; 3279 (19)           ; 667 (18)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control                                                                                                               ; control             ; work         ;
;       |G_fail:G_fail|                        ; 817 (331)           ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail                                                                                                 ; G_fail              ; work         ;
;          |lpm_divide:Div0|                   ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_vim:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div0|lpm_divide_vim:auto_generated                                                   ; lpm_divide_vim      ; work         ;
;                |sign_div_unsign_nlh:divider| ; 69 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                   |alt_u_div_27f:divider|    ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div0|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;          |lpm_divide:Div1|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_sim:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div1|lpm_divide_sim:auto_generated                                                   ; lpm_divide_sim      ; work         ;
;                |sign_div_unsign_klh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_s6f:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div1|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; alt_u_div_s6f       ; work         ;
;          |lpm_divide:Div2|                   ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_tim:auto_generated|  ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div2|lpm_divide_tim:auto_generated                                                   ; lpm_divide_tim      ; work         ;
;                |sign_div_unsign_llh:divider| ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                   |alt_u_div_u6f:divider|    ; 90 (90)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Div2|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; alt_u_div_u6f       ; work         ;
;          |lpm_divide:Mod0|                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_vam:auto_generated|  ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod0|lpm_divide_vam:auto_generated                                                   ; lpm_divide_vam      ; work         ;
;                |sign_div_unsign_klh:divider| ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_s6f:divider|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; alt_u_div_s6f       ; work         ;
;          |lpm_divide:Mod1|                   ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_vam:auto_generated|  ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod1|lpm_divide_vam:auto_generated                                                   ; lpm_divide_vam      ; work         ;
;                |sign_div_unsign_klh:divider| ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_s6f:divider|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; alt_u_div_s6f       ; work         ;
;          |lpm_divide:Mod2|                   ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_vam:auto_generated|  ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod2|lpm_divide_vam:auto_generated                                                   ; lpm_divide_vam      ; work         ;
;                |sign_div_unsign_klh:divider| ; 85 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                       ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_s6f:divider|    ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod2|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider ; alt_u_div_s6f       ; work         ;
;          |lpm_divide:Mod3|                   ; 98 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_0bm:auto_generated|  ; 98 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod3|lpm_divide_0bm:auto_generated                                                   ; lpm_divide_0bm      ; work         ;
;                |sign_div_unsign_llh:divider| ; 98 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                       ; sign_div_unsign_llh ; work         ;
;                   |alt_u_div_u6f:divider|    ; 98 (98)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_fail:G_fail|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider ; alt_u_div_u6f       ; work         ;
;       |G_game:G_game|                        ; 2201 (1729)         ; 623 (623)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game                                                                                                 ; G_game              ; work         ;
;          |lpm_divide:Mod0|                   ; 222 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_8bm:auto_generated|  ; 222 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod0|lpm_divide_8bm:auto_generated                                                   ; lpm_divide_8bm      ; work         ;
;                |sign_div_unsign_tlh:divider| ; 222 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;                   |alt_u_div_e7f:divider|    ; 222 (222)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ; alt_u_div_e7f       ; work         ;
;          |lpm_divide:Mod1|                   ; 213 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_7bm:auto_generated|  ; 213 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod1|lpm_divide_7bm:auto_generated                                                   ; lpm_divide_7bm      ; work         ;
;                |sign_div_unsign_slh:divider| ; 213 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;                   |alt_u_div_c7f:divider|    ; 213 (213)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod1|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider ; alt_u_div_c7f       ; work         ;
;          |lpm_divide:Mod2|                   ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_3bm:auto_generated|  ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod2|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm      ; work         ;
;                |sign_div_unsign_olh:divider| ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                   |alt_u_div_47f:divider|    ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_game:G_game|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;       |G_start:G_start|                      ; 242 (242)           ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|control:control|G_start:G_start                                                                                               ; G_start             ; work         ;
;    |shake:shake1|                            ; 35 (35)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|shake:shake1                                                                                                                  ; shake               ; work         ;
;    |shake:shake2|                            ; 35 (35)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|shake:shake2                                                                                                                  ; shake               ; work         ;
;    |shake:shake3|                            ; 35 (35)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|shake:shake3                                                                                                                  ; shake               ; work         ;
;    |shake:shake4|                            ; 35 (35)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|shake:shake4                                                                                                                  ; shake               ; work         ;
;    |vga_driver:vga_driver|                   ; 104 (104)           ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_driver:vga_driver                                                                                                         ; vga_driver          ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top|control:control|G_game:G_game|direction             ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; direction.11 ; direction.00 ; direction.01 ; direction.10 ;
+--------------+--------------+--------------+--------------+--------------+
; direction.10 ; 0            ; 0            ; 0            ; 0            ;
; direction.01 ; 0            ; 0            ; 1            ; 1            ;
; direction.00 ; 0            ; 1            ; 0            ; 1            ;
; direction.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |top|shake:shake4|state              ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |top|shake:shake3|state              ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |top|shake:shake2|state              ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |top|shake:shake1|state              ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                          ;
+------------------------------------------------------------+-------------------------------------------------------------+
; control:control|G_fail:G_fail|pixel_fail[4,5,9,12]         ; Stuck at VCC due to stuck port data_in                      ;
; control:control|G_start:G_start|pixel_start[4,6,8,10]      ; Stuck at VCC due to stuck port data_in                      ;
; control:control|G_game:G_game|pixel_game[1,2,5,6]          ; Merged with control:control|G_game:G_game|pixel_game[0]     ;
; control:control|G_start:G_start|pixel_start[2,12,14]       ; Merged with control:control|G_start:G_start|pixel_start[0]  ;
; control:control|G_fail:G_fail|pixel_fail[1,7,8,11,13,15]   ; Merged with control:control|G_fail:G_fail|pixel_fail[0]     ;
; control:control|G_start:G_start|pixel_start[1,3,15]        ; Merged with control:control|G_start:G_start|pixel_start[13] ;
; control:control|G_fail:G_fail|pixel_fail[3,6,14]           ; Merged with control:control|G_fail:G_fail|pixel_fail[10]    ;
; control:control|G_start:G_start|pixel_start[5,7,9]         ; Merged with control:control|G_start:G_start|pixel_start[11] ;
; control:control|G_game:G_game|pixel_game[13]               ; Merged with control:control|G_game:G_game|pixel_game[12]    ;
; control:control|G_game:G_game|data5[3]                     ; Merged with control:control|G_fail:G_fail|data_5[3]         ;
; control:control|G_game:G_game|data5[2]                     ; Merged with control:control|G_fail:G_fail|data_5[2]         ;
; control:control|G_game:G_game|data5[1]                     ; Merged with control:control|G_fail:G_fail|data_5[1]         ;
; control:control|G_game:G_game|data5[0]                     ; Merged with control:control|G_fail:G_fail|data_5[0]         ;
; control:control|G_game:G_game|data4[3]                     ; Merged with control:control|G_fail:G_fail|data_4[3]         ;
; control:control|G_game:G_game|data4[2]                     ; Merged with control:control|G_fail:G_fail|data_4[2]         ;
; control:control|G_game:G_game|data4[1]                     ; Merged with control:control|G_fail:G_fail|data_4[1]         ;
; control:control|G_game:G_game|data4[0]                     ; Merged with control:control|G_fail:G_fail|data_4[0]         ;
; control:control|G_game:G_game|data3[3]                     ; Merged with control:control|G_fail:G_fail|data_3[3]         ;
; control:control|G_game:G_game|data3[2]                     ; Merged with control:control|G_fail:G_fail|data_3[2]         ;
; control:control|G_game:G_game|data3[1]                     ; Merged with control:control|G_fail:G_fail|data_3[1]         ;
; control:control|G_game:G_game|data3[0]                     ; Merged with control:control|G_fail:G_fail|data_3[0]         ;
; control:control|G_game:G_game|data2[3]                     ; Merged with control:control|G_fail:G_fail|data_2[3]         ;
; control:control|G_game:G_game|data2[2]                     ; Merged with control:control|G_fail:G_fail|data_2[2]         ;
; control:control|G_game:G_game|data2[1]                     ; Merged with control:control|G_fail:G_fail|data_2[1]         ;
; control:control|G_game:G_game|data2[0]                     ; Merged with control:control|G_fail:G_fail|data_2[0]         ;
; control:control|G_game:G_game|data1[3]                     ; Merged with control:control|G_fail:G_fail|data_1[3]         ;
; control:control|G_game:G_game|data1[2]                     ; Merged with control:control|G_fail:G_fail|data_1[2]         ;
; control:control|G_game:G_game|data1[1]                     ; Merged with control:control|G_fail:G_fail|data_1[1]         ;
; control:control|G_game:G_game|data1[0]                     ; Merged with control:control|G_fail:G_fail|data_1[0]         ;
; control:control|G_game:G_game|color_body[1,2,5,6,11..13]   ; Merged with control:control|G_game:G_game|color_body[0]     ;
; control:control|G_game:G_game|color_apple[1,2,5..7,11..13] ; Merged with control:control|G_game:G_game|color_apple[0]    ;
; control:control|G_game:G_game|apple_x[8,9]                 ; Merged with control:control|G_game:G_game|apple_x[10]       ;
; control:control|G_game:G_game|apple_y[7..10]               ; Merged with control:control|G_game:G_game|apple_x[10]       ;
; control:control|G_game:G_game|apple_x[10]                  ; Stuck at GND due to stuck port data_in                      ;
; control:control|G_game:G_game|direction~8                  ; Lost fanout                                                 ;
; control:control|G_game:G_game|direction~9                  ; Lost fanout                                                 ;
; shake:shake4|state~6                                       ; Lost fanout                                                 ;
; shake:shake4|state~7                                       ; Lost fanout                                                 ;
; shake:shake3|state~6                                       ; Lost fanout                                                 ;
; shake:shake3|state~7                                       ; Lost fanout                                                 ;
; shake:shake2|state~6                                       ; Lost fanout                                                 ;
; shake:shake2|state~7                                       ; Lost fanout                                                 ;
; shake:shake1|state~6                                       ; Lost fanout                                                 ;
; shake:shake1|state~7                                       ; Lost fanout                                                 ;
; Total Number of Removed Registers = 83                     ;                                                             ;
+------------------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 798   ;
; Number of registers using Synchronous Clear  ; 199   ;
; Number of registers using Synchronous Load   ; 94    ;
; Number of registers using Asynchronous Clear ; 790   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 524   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; control:control|G_start:G_start|pixel_start[0]  ; 3       ;
; control:control|G_fail:G_fail|pixel_fail[0]     ; 2       ;
; control:control|G_start:G_start|pixel_start[13] ; 4       ;
; control:control|G_fail:G_fail|pixel_fail[2]     ; 1       ;
; control:control|G_fail:G_fail|pixel_fail[10]    ; 1       ;
; control:control|G_start:G_start|pixel_start[11] ; 4       ;
; control:control|G_game:G_game|head_x[1]         ; 7       ;
; control:control|G_game:G_game|head_y[0]         ; 5       ;
; control:control|G_game:G_game|head_y[2]         ; 5       ;
; control:control|G_game:G_game|head_y[4]         ; 5       ;
; control:control|G_game:G_game|random_x[11]      ; 4       ;
; control:control|G_game:G_game|random_x[10]      ; 4       ;
; control:control|G_game:G_game|random_x[9]       ; 4       ;
; control:control|G_game:G_game|random_x[8]       ; 4       ;
; control:control|G_game:G_game|random_x[3]       ; 4       ;
; control:control|G_game:G_game|random_x[2]       ; 4       ;
; control:control|G_game:G_game|random_x[1]       ; 3       ;
; control:control|G_game:G_game|random_x[0]       ; 3       ;
; control:control|G_game:G_game|random_y[0]       ; 3       ;
; control:control|G_game:G_game|random_y[14]      ; 5       ;
; control:control|G_game:G_game|random_y[12]      ; 4       ;
; control:control|G_game:G_game|random_y[10]      ; 5       ;
; control:control|G_game:G_game|random_y[8]       ; 5       ;
; control:control|G_game:G_game|random_y[6]       ; 4       ;
; control:control|G_game:G_game|random_y[4]       ; 5       ;
; control:control|G_game:G_game|random_y[2]       ; 4       ;
; Total number of inverted registers = 26         ;         ;
+-------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|control:control|G_game:G_game|move[9]        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|control:control|G_game:G_game|cnt1s[13]      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|control:control|G_game:G_game|color_body[10] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|control:control|pixel_data[6]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|control:control|pixel_data[12]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|control:control|pixel_data[15]               ;
; 3:1                ; 440 bits  ; 880 LEs       ; 440 LEs              ; 440 LEs                ; Yes        ; |top|control:control|G_game:G_game|body_y[16][4]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|control:control|G_game:G_game|second[3]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top|control:control|G_game:G_game|pixel_game[4]  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|control:control|G_game:G_game|head_x[4]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|control:control|G_game:G_game|head_y[1]      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|control:control|G_game:G_game|head_y[4]      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|control:control|G_game:G_game|direction      ;
; 20:1               ; 22 bits   ; 286 LEs       ; 286 LEs              ; 0 LEs                  ; No         ; |top|control:control|G_game:G_game|Mux10          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: shake:shake1 ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; delay          ; 999999 ; Signed Integer                  ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: shake:shake2 ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; delay          ; 999999 ; Signed Integer                  ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: shake:shake3 ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; delay          ; 999999 ; Signed Integer                  ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: shake:shake4 ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; delay          ; 999999 ; Signed Integer                  ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:control|G_start:G_start ;
+----------------+------------------+------------------------------------------+
; Parameter Name ; Value            ; Type                                     ;
+----------------+------------------+------------------------------------------+
; x1             ; 24               ; Signed Integer                           ;
; y1             ; 10               ; Signed Integer                           ;
; x2             ; 50               ; Signed Integer                           ;
; y2             ; 120              ; Signed Integer                           ;
; color_back     ; 1111111111111111 ; Unsigned Binary                          ;
; color_words1   ; 0000111111110000 ; Unsigned Binary                          ;
; color_words2   ; 0101010101010101 ; Unsigned Binary                          ;
+----------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:control|G_game:G_game ;
+----------------+------------------+----------------------------------------+
; Parameter Name ; Value            ; Type                                   ;
+----------------+------------------+----------------------------------------+
; num1s          ; 49999999         ; Signed Integer                         ;
; move_num       ; 10000000         ; Signed Integer                         ;
; color_head     ; 1111100000000000 ; Unsigned Binary                        ;
; colcor_wall    ; 1111000000000000 ; Unsigned Binary                        ;
; x1             ; 285              ; Signed Integer                         ;
; y1             ; 100              ; Signed Integer                         ;
; x2             ; 285              ; Signed Integer                         ;
; y2             ; 120              ; Signed Integer                         ;
; color_words    ; 0000000000000000 ; Unsigned Binary                        ;
; color_back     ; 1111111111111111 ; Unsigned Binary                        ;
+----------------+------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:control|G_fail:G_fail ;
+----------------+------------------+----------------------------------------+
; Parameter Name ; Value            ; Type                                   ;
+----------------+------------------+----------------------------------------+
; x1             ; 40               ; Signed Integer                         ;
; y1             ; 15               ; Signed Integer                         ;
; x2             ; 56               ; Signed Integer                         ;
; y2             ; 32               ; Signed Integer                         ;
; color_back     ; 1111111111111111 ; Unsigned Binary                        ;
; color_words1   ; 0001001000110100 ; Unsigned Binary                        ;
; color_words2   ; 0101011001111000 ; Unsigned Binary                        ;
+----------------+------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:vga_driver ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; H_SYNC         ; 0001100000 ; Unsigned Binary                      ;
; H_BACK         ; 0000110000 ; Unsigned Binary                      ;
; H_DISP         ; 1010000000 ; Unsigned Binary                      ;
; H_FRONT        ; 0000010000 ; Unsigned Binary                      ;
; H_TOTAL        ; 1100100000 ; Unsigned Binary                      ;
; V_SYNC         ; 0000000010 ; Unsigned Binary                      ;
; V_BACK         ; 0000100001 ; Unsigned Binary                      ;
; V_DISP         ; 0111100000 ; Unsigned Binary                      ;
; V_FRONT        ; 0000001010 ; Unsigned Binary                      ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_game:G_game|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_fail:G_fail|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_game:G_game|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:control|G_game:G_game|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 6              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_driver:vga_driver"                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_req ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 798                         ;
;     CLR               ; 103                         ;
;     CLR SCLR          ; 69                          ;
;     CLR SCLR SLD      ; 80                          ;
;     CLR SLD           ; 14                          ;
;     ENA CLR           ; 474                         ;
;     ENA CLR SCLR      ; 50                          ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 3525                        ;
;     arith             ; 598                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 295                         ;
;         3 data inputs ; 299                         ;
;     normal            ; 2927                        ;
;         0 data inputs ; 67                          ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 931                         ;
;         3 data inputs ; 148                         ;
;         4 data inputs ; 1734                        ;
;                       ;                             ;
; Max LUT depth         ; 30.20                       ;
; Average LUT depth     ; 12.57                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sat Dec  7 16:26:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/g_start.v
    Info (12023): Found entity 1: G_start File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/g_game.v
    Info (12023): Found entity 1: G_game File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/g_fail.v
    Info (12023): Found entity 1: G_fail File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shake.v
    Info (12023): Found entity 1: shake File: C:/Users/ROG/Desktop/11111/snake5/RTL/shake.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga_driver.v
    Info (12023): Found entity 1: vga_driver File: C:/Users/ROG/Desktop/11111/snake5/RTL/vga_driver.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top.v
    Info (12023): Found entity 1: top File: C:/Users/ROG/Desktop/11111/snake5/RTL/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/control.v
    Info (12023): Found entity 1: control File: C:/Users/ROG/Desktop/11111/snake5/RTL/control.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "shake" for hierarchy "shake:shake1" File: C:/Users/ROG/Desktop/11111/snake5/RTL/top.v Line: 25
Warning (10230): Verilog HDL assignment warning at shake.v(40): truncated value with size 32 to match size of target (20) File: C:/Users/ROG/Desktop/11111/snake5/RTL/shake.v Line: 40
Warning (10230): Verilog HDL assignment warning at shake.v(62): truncated value with size 32 to match size of target (20) File: C:/Users/ROG/Desktop/11111/snake5/RTL/shake.v Line: 62
Info (12128): Elaborating entity "control" for hierarchy "control:control" File: C:/Users/ROG/Desktop/11111/snake5/RTL/top.v Line: 54
Info (12128): Elaborating entity "G_start" for hierarchy "control:control|G_start:G_start" File: C:/Users/ROG/Desktop/11111/snake5/RTL/control.v Line: 52
Info (12128): Elaborating entity "G_game" for hierarchy "control:control|G_game:G_game" File: C:/Users/ROG/Desktop/11111/snake5/RTL/control.v Line: 68
Warning (10230): Verilog HDL assignment warning at G_game.v(36): truncated value with size 32 to match size of target (26) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 36
Warning (10230): Verilog HDL assignment warning at G_game.v(49): truncated value with size 32 to match size of target (10) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 49
Warning (10230): Verilog HDL assignment warning at G_game.v(68): truncated value with size 32 to match size of target (26) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 68
Warning (10230): Verilog HDL assignment warning at G_game.v(104): truncated value with size 32 to match size of target (11) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 104
Warning (10230): Verilog HDL assignment warning at G_game.v(113): truncated value with size 32 to match size of target (11) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 113
Warning (10230): Verilog HDL assignment warning at G_game.v(121): truncated value with size 32 to match size of target (11) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 121
Warning (10230): Verilog HDL assignment warning at G_game.v(130): truncated value with size 32 to match size of target (11) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 130
Warning (10230): Verilog HDL assignment warning at G_game.v(149): truncated value with size 32 to match size of target (5) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 149
Warning (10230): Verilog HDL assignment warning at G_game.v(157): truncated value with size 32 to match size of target (5) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 157
Warning (10230): Verilog HDL assignment warning at G_game.v(162): truncated value with size 32 to match size of target (5) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 162
Warning (10230): Verilog HDL assignment warning at G_game.v(168): truncated value with size 32 to match size of target (5) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 168
Warning (10230): Verilog HDL assignment warning at G_game.v(233): truncated value with size 32 to match size of target (11) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 233
Warning (10230): Verilog HDL assignment warning at G_game.v(234): truncated value with size 32 to match size of target (11) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 234
Warning (10230): Verilog HDL assignment warning at G_game.v(238): truncated value with size 32 to match size of target (11) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 238
Warning (10230): Verilog HDL assignment warning at G_game.v(239): truncated value with size 32 to match size of target (11) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 239
Warning (10230): Verilog HDL assignment warning at G_game.v(297): truncated value with size 32 to match size of target (11) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 297
Warning (10230): Verilog HDL assignment warning at G_game.v(313): truncated value with size 32 to match size of target (6) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 313
Warning (10230): Verilog HDL assignment warning at G_game.v(369): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 369
Warning (10230): Verilog HDL assignment warning at G_game.v(370): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 370
Warning (10230): Verilog HDL assignment warning at G_game.v(371): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 371
Warning (10230): Verilog HDL assignment warning at G_game.v(372): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 372
Warning (10230): Verilog HDL assignment warning at G_game.v(373): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 373
Info (12128): Elaborating entity "G_fail" for hierarchy "control:control|G_fail:G_fail" File: C:/Users/ROG/Desktop/11111/snake5/RTL/control.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at G_fail.v(72): object "xpos2" assigned a value but never read File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 72
Warning (10036): Verilog HDL or VHDL warning at G_fail.v(73): object "ypos2" assigned a value but never read File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 73
Warning (10230): Verilog HDL assignment warning at G_fail.v(61): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 61
Warning (10230): Verilog HDL assignment warning at G_fail.v(62): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 62
Warning (10230): Verilog HDL assignment warning at G_fail.v(63): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 63
Warning (10230): Verilog HDL assignment warning at G_fail.v(64): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 64
Warning (10230): Verilog HDL assignment warning at G_fail.v(65): truncated value with size 32 to match size of target (4) File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 65
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:vga_driver" File: C:/Users/ROG/Desktop/11111/snake5/RTL/top.v Line: 65
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_game:G_game|Mod2" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 320
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_fail:G_fail|Mod3" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 65
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_fail:G_fail|Div2" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 64
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_fail:G_fail|Mod2" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 63
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_fail:G_fail|Div1" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_fail:G_fail|Mod1" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 62
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_fail:G_fail|Div0" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_fail:G_fail|Mod0" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_game:G_game|Mod0" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 238
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:control|G_game:G_game|Mod1" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 239
Info (12130): Elaborated megafunction instantiation "control:control|G_game:G_game|lpm_divide:Mod2" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 320
Info (12133): Instantiated megafunction "control:control|G_game:G_game|lpm_divide:Mod2" with the following parameter: File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 320
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_3bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_47f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/ROG/Desktop/11111/snake5/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/ROG/Desktop/11111/snake5/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "control:control|G_fail:G_fail|lpm_divide:Mod3" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 65
Info (12133): Instantiated megafunction "control:control|G_fail:G_fail|lpm_divide:Mod3" with the following parameter: File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 65
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf
    Info (12023): Found entity 1: lpm_divide_0bm File: C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_0bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_llh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_u6f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "control:control|G_fail:G_fail|lpm_divide:Div2" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 64
Info (12133): Instantiated megafunction "control:control|G_fail:G_fail|lpm_divide:Div2" with the following parameter: File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 64
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim File: C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_tim.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "control:control|G_fail:G_fail|lpm_divide:Mod2" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 63
Info (12133): Instantiated megafunction "control:control|G_fail:G_fail|lpm_divide:Mod2" with the following parameter: File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 63
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf
    Info (12023): Found entity 1: lpm_divide_vam File: C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_vam.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_s6f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "control:control|G_fail:G_fail|lpm_divide:Div1" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 62
Info (12133): Instantiated megafunction "control:control|G_fail:G_fail|lpm_divide:Div1" with the following parameter: File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 62
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf
    Info (12023): Found entity 1: lpm_divide_sim File: C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_sim.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "control:control|G_fail:G_fail|lpm_divide:Div0" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 61
Info (12133): Instantiated megafunction "control:control|G_fail:G_fail|lpm_divide:Div0" with the following parameter: File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_fail.v Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_vim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_27f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "control:control|G_game:G_game|lpm_divide:Mod0" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 238
Info (12133): Instantiated megafunction "control:control|G_game:G_game|lpm_divide:Mod0" with the following parameter: File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 238
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf
    Info (12023): Found entity 1: lpm_divide_8bm File: C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_8bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_e7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "control:control|G_game:G_game|lpm_divide:Mod1" File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 239
Info (12133): Instantiated megafunction "control:control|G_game:G_game|lpm_divide:Mod1" with the following parameter: File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_game.v Line: 239
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf
    Info (12023): Found entity 1: lpm_divide_7bm File: C:/Users/ROG/Desktop/11111/snake5/db/lpm_divide_7bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/ROG/Desktop/11111/snake5/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_c7f.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/ROG/Desktop/11111/snake5/RTL/G_start.v Line: 61
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "control:control|G_game:G_game|lpm_divide:Mod2|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~14" File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_47f.tdf Line: 77
    Info (17048): Logic cell "control:control|G_fail:G_fail|lpm_divide:Mod0|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[0]~0" File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_s6f.tdf Line: 72
    Info (17048): Logic cell "control:control|G_fail:G_fail|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_6_result_int[0]~10" File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_s6f.tdf Line: 57
    Info (17048): Logic cell "control:control|G_fail:G_fail|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[0]~10" File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_s6f.tdf Line: 62
    Info (17048): Logic cell "control:control|G_fail:G_fail|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[0]~10" File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_s6f.tdf Line: 67
    Info (17048): Logic cell "control:control|G_fail:G_fail|lpm_divide:Mod1|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[0]~10" File: C:/Users/ROG/Desktop/11111/snake5/db/alt_u_div_s6f.tdf Line: 72
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3572 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 3548 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Sat Dec  7 16:27:35 2024
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:29


