Analysis & Synthesis report for fir_filter_arm
Tue Jan 18 08:02:45 2022
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: Top-level Entity: |fir
 12. Port Connectivity Checks: "fir_tap:FINAL_TAP"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jan 18 08:02:45 2022       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; fir_filter_arm                              ;
; Top-level Entity Name           ; fir                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 80                                          ;
; Total pins                      ; 133                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 5                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; fir                ; fir_filter_arm     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../rtl/fir_tap.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir_tap.sv ;         ;
; ../../rtl/fir.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv     ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 46        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 32        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 16        ;
;     -- <=3 input functions                  ; 16        ;
;                                             ;           ;
; Dedicated logic registers                   ; 80        ;
;                                             ;           ;
; I/O pins                                    ; 133       ;
;                                             ;           ;
; Total DSP Blocks                            ; 5         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 96        ;
; Total fan-out                               ; 791       ;
; Average fan-out                             ; 2.07      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                     ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------+-------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name             ; Entity Name ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------+-------------+--------------+
; |fir                            ; 32 (16)             ; 80 (0)                    ; 0                 ; 5          ; 133  ; 0            ; |fir                            ; fir         ; work         ;
;    |fir_tap:FINAL_TAP|          ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |fir|fir_tap:FINAL_TAP          ; fir_tap     ; work         ;
;    |fir_tap:TAP2|               ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |fir|fir_tap:TAP2               ; fir_tap     ; work         ;
;    |fir_tap:TAP_GEN[0].FIR_UNT| ; 16 (16)             ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |fir|fir_tap:TAP_GEN[0].FIR_UNT ; fir_tap     ; work         ;
;    |fir_tap:TAP_GEN[1].FIR_UNT| ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |fir|fir_tap:TAP_GEN[1].FIR_UNT ; fir_tap     ; work         ;
;    |fir_tap:TAP_GEN[2].FIR_UNT| ; 0 (0)               ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |fir|fir_tap:TAP_GEN[2].FIR_UNT ; fir_tap     ; work         ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Independent 18x18 plus 36       ; 3           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 5           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; coeff_reg[0]                                        ; load                ; yes                    ;
; coeff_reg[1]                                        ; load                ; yes                    ;
; coeff_reg[2]                                        ; load                ; yes                    ;
; coeff_reg[3]                                        ; load                ; yes                    ;
; coeff_reg[4]                                        ; load                ; yes                    ;
; coeff_reg[5]                                        ; load                ; yes                    ;
; coeff_reg[6]                                        ; load                ; yes                    ;
; coeff_reg[7]                                        ; load                ; yes                    ;
; coeff_reg[8]                                        ; load                ; yes                    ;
; coeff_reg[9]                                        ; load                ; yes                    ;
; coeff_reg[10]                                       ; load                ; yes                    ;
; coeff_reg[11]                                       ; load                ; yes                    ;
; coeff_reg[12]                                       ; load                ; yes                    ;
; coeff_reg[13]                                       ; load                ; yes                    ;
; coeff_reg[14]                                       ; load                ; yes                    ;
; coeff_reg[15]                                       ; load                ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 80    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 80    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 80    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |fir ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 6     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Port Connectivity Checks: "fir_tap:FINAL_TAP"           ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; signal_del ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 80                          ;
;     ENA CLR           ; 80                          ;
; arriav_lcell_comb     ; 32                          ;
;     arith             ; 16                          ;
;         2 data inputs ; 16                          ;
;     normal            ; 16                          ;
;         4 data inputs ; 16                          ;
; arriav_mac            ; 5                           ;
; boundary_port         ; 133                         ;
;                       ;                             ;
; Max LUT depth         ; 2.50                        ;
; Average LUT depth     ; 0.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Jan 18 08:01:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir_filter_arm -c fir_filter_arm
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Qsys system entity "arm_hps.qsys"
Info (12250): 2022.01.18.08:01:56 Progress: Loading fir_filter_arm_5csema5/arm_hps.qsys
Info (12250): 2022.01.18.08:01:56 Progress: Reading input file
Info (12250): 2022.01.18.08:01:56 Progress: Adding clk_50mhz [clock_source 16.1]
Info (12250): 2022.01.18.08:01:57 Progress: Parameterizing module clk_50mhz
Info (12250): 2022.01.18.08:01:57 Progress: Adding cpu [altera_hps 16.1]
Info (12250): 2022.01.18.08:01:57 Progress: Parameterizing module cpu
Info (12250): 2022.01.18.08:01:57 Progress: Adding pio_display [altera_avalon_pio 16.1]
Info (12250): 2022.01.18.08:01:57 Progress: Parameterizing module pio_display
Info (12250): 2022.01.18.08:01:57 Progress: Adding pio_fpga2hps [altera_avalon_pio 16.1]
Info (12250): 2022.01.18.08:01:57 Progress: Parameterizing module pio_fpga2hps
Info (12250): 2022.01.18.08:01:57 Progress: Adding pio_hps2fpga [altera_avalon_pio 16.1]
Info (12250): 2022.01.18.08:01:57 Progress: Parameterizing module pio_hps2fpga
Info (12250): 2022.01.18.08:01:57 Progress: Adding pio_keys [altera_avalon_pio 16.1]
Info (12250): 2022.01.18.08:01:57 Progress: Parameterizing module pio_keys
Info (12250): 2022.01.18.08:01:57 Progress: Adding pio_led [altera_avalon_pio 16.1]
Info (12250): 2022.01.18.08:01:57 Progress: Parameterizing module pio_led
Info (12250): 2022.01.18.08:01:57 Progress: Adding ram [altera_avalon_onchip_memory2 16.1]
Info (12250): 2022.01.18.08:01:57 Progress: Parameterizing module ram
Info (12250): 2022.01.18.08:01:57 Progress: Building connections
Info (12250): 2022.01.18.08:01:58 Progress: Parameterizing connections
Info (12250): 2022.01.18.08:01:58 Progress: Validating
Info (12250): 2022.01.18.08:02:04 Progress: Done reading input file
Info (12250): Arm_hps.cpu: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Arm_hps.cpu: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Arm_hps.cpu: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Arm_hps.cpu: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning (12251): Arm_hps.cpu: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning (12251): Arm_hps.cpu: set_interface_assignment: Interface "hps_io" does not exist
Info (12250): Arm_hps.pio_fpga2hps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Arm_hps.pio_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Arm_hps: Generating arm_hps "arm_hps" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master cpu.h2f_axi_master and slave ram.s1 because the master is of type axi and the slave is of type avalon.
Info (12250): Cpu: "Running  for module: cpu"
Info (12250): Cpu: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Cpu: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Cpu: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Cpu: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning (12251): Cpu: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning (12251): Cpu: set_interface_assignment: Interface "hps_io" does not exist
Info (12250): Cpu: "arm_hps" instantiated altera_hps "cpu"
Info (12250): Pio_display: Starting RTL generation for module 'arm_hps_pio_display'
Info (12250): Pio_display:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_display --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0001_pio_display_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0001_pio_display_gen//arm_hps_pio_display_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_display: Done RTL generation for module 'arm_hps_pio_display'
Info (12250): Pio_display: "arm_hps" instantiated altera_avalon_pio "pio_display"
Info (12250): Pio_fpga2hps: Starting RTL generation for module 'arm_hps_pio_fpga2hps'
Info (12250): Pio_fpga2hps:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_fpga2hps --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0002_pio_fpga2hps_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0002_pio_fpga2hps_gen//arm_hps_pio_fpga2hps_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_fpga2hps: Done RTL generation for module 'arm_hps_pio_fpga2hps'
Info (12250): Pio_fpga2hps: "arm_hps" instantiated altera_avalon_pio "pio_fpga2hps"
Info (12250): Pio_hps2fpga: Starting RTL generation for module 'arm_hps_pio_hps2fpga'
Info (12250): Pio_hps2fpga:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_hps2fpga --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0003_pio_hps2fpga_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0003_pio_hps2fpga_gen//arm_hps_pio_hps2fpga_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_hps2fpga: Done RTL generation for module 'arm_hps_pio_hps2fpga'
Info (12250): Pio_hps2fpga: "arm_hps" instantiated altera_avalon_pio "pio_hps2fpga"
Info (12250): Pio_keys: Starting RTL generation for module 'arm_hps_pio_keys'
Info (12250): Pio_keys:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_keys --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0004_pio_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0004_pio_keys_gen//arm_hps_pio_keys_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_keys: Done RTL generation for module 'arm_hps_pio_keys'
Info (12250): Pio_keys: "arm_hps" instantiated altera_avalon_pio "pio_keys"
Info (12250): Pio_led: Starting RTL generation for module 'arm_hps_pio_led'
Info (12250): Pio_led:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_led --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0005_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0005_pio_led_gen//arm_hps_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_led: Done RTL generation for module 'arm_hps_pio_led'
Info (12250): Pio_led: "arm_hps" instantiated altera_avalon_pio "pio_led"
Info (12250): Ram: Starting RTL generation for module 'arm_hps_ram'
Info (12250): Ram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=arm_hps_ram --dir=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0006_ram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt9010_3378808601251987021.dir/0006_ram_gen//arm_hps_ram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Ram: Done RTL generation for module 'arm_hps_ram'
Info (12250): Ram: "arm_hps" instantiated altera_avalon_onchip_memory2 "ram"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "arm_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "arm_hps" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Rst_controller: "arm_hps" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "cpu" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "cpu" instantiated altera_hps_io "hps_io"
Info (12250): Ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ram_s1_translator"
Info (12250): Cpu_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "cpu_h2f_axi_master_agent"
Info (12250): Ram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ram_s1_agent"
Info (12250): Ram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ram_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Ram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ram_s1_burst_adapter"
Info (12250): Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_address_alignment.sv
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Cpu_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "cpu_h2f_lw_axi_master_wr_limiter"
Info (12250): Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Arm_hps: Done "arm_hps" with 34 modules, 92 files
Info (12249): Finished elaborating Qsys system entity "arm_hps.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file osc_50_pll/osc_50_pll.v
    Info (12023): Found entity 1: osc_50_pll File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/osc_50_pll/osc_50_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file osc_50_pll/osc_50_pll.v
    Info (12023): Found entity 1: osc_50_pll File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/osc_50_pll/osc_50_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file osc_50_pll/osc_50_pll/osc_50_pll_0002.v
    Info (12023): Found entity 1: osc_50_pll_0002 File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/osc_50_pll/osc_50_pll/osc_50_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/coleh/desktop/uma/ece636_reconfigurablecomputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir_filter_wrapper.v
    Info (12023): Found entity 1: fir_filter_wrapper File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir_filter_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/coleh/desktop/uma/ece636_reconfigurablecomputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir_filter_arm_top.v
    Info (12023): Found entity 1: fir_filter_arm_top File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir_filter_arm_top.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /users/coleh/desktop/uma/ece636_reconfigurablecomputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/coleh/desktop/uma/ece636_reconfigurablecomputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/display_logic.v
    Info (12023): Found entity 1: display_logic File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/display_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/coleh/desktop/uma/ece636_reconfigurablecomputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/display_decoder.v
    Info (12023): Found entity 1: display_decoder File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/display_decoder.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /users/coleh/desktop/uma/ece636_reconfigurablecomputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/binary_to_decimal.vhd
    Info (12022): Found design unit 1: binary_to_decimal-Behavioral File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/binary_to_decimal.vhd Line: 11
    Info (12023): Found entity 1: binary_to_decimal File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/binary_to_decimal.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/coleh/desktop/uma/ece636_reconfigurablecomputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/b2bcd.vhd
    Info (12022): Found design unit 1: b2bcd-Behavioral File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/b2bcd.vhd Line: 11
    Info (12023): Found entity 1: b2bcd File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/b2bcd.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/coleh/desktop/uma/ece636_reconfigurablecomputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir_tap.sv
    Info (12023): Found entity 1: fir_tap File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir_tap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/coleh/desktop/uma/ece636_reconfigurablecomputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv
    Info (12023): Found entity 1: fir File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/arm_hps.v
    Info (12023): Found entity 1: arm_hps File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/arm_hps.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arm_hps/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_cpu.v
    Info (12023): Found entity 1: arm_hps_cpu File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sv
    Info (12023): Found entity 1: arm_hps_cpu_fpga_interfaces File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_cpu_hps_io.v
    Info (12023): Found entity 1: arm_hps_cpu_hps_io File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_cpu_hps_io_border.sv
    Info (12023): Found entity 1: arm_hps_cpu_hps_io_border File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_cpu_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0.v
    Info (12023): Found entity 1: arm_hps_mm_interconnect_0 File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: arm_hps_mm_interconnect_0_avalon_st_adapter File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_0_cmd_demux File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_0_cmd_mux File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_0_router_default_decode File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: arm_hps_mm_interconnect_0_router File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_0_router_002_default_decode File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: arm_hps_mm_interconnect_0_router_002 File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_0_rsp_demux File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_0_rsp_mux File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1.v
    Info (12023): Found entity 1: arm_hps_mm_interconnect_1 File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_1_cmd_demux File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_1_cmd_mux File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_1_router_default_decode File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: arm_hps_mm_interconnect_1_router File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_1_router_002_default_decode File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: arm_hps_mm_interconnect_1_router_002 File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_1_rsp_demux File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: arm_hps_mm_interconnect_1_rsp_mux File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_display.v
    Info (12023): Found entity 1: arm_hps_pio_display File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_display.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_fpga2hps.v
    Info (12023): Found entity 1: arm_hps_pio_fpga2hps File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_fpga2hps.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_hps2fpga.v
    Info (12023): Found entity 1: arm_hps_pio_hps2fpga File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_hps2fpga.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_keys.v
    Info (12023): Found entity 1: arm_hps_pio_keys File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_keys.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_pio_led.v
    Info (12023): Found entity 1: arm_hps_pio_led File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/arm_hps_ram.v
    Info (12023): Found entity 1: arm_hps_ram File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/arm_hps_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arm_hps/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_pll.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/db/ip/arm_hps/submodules/hps_sdram_pll.sv Line: 168
Critical Warning (10846): Verilog HDL Instantiation warning at fir_filter_arm_top.v(322): instance has no name File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir_filter_arm_top.v Line: 322
Info (12127): Elaborating entity "fir" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at fir.sv(63): inferring latch(es) for variable "coeff_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[0]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[1]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[2]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[3]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[4]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[5]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[6]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[7]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[8]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[9]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[10]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[11]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[12]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[13]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[14]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (10041): Inferred latch for "coeff_reg[15]" at fir.sv(63) File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 63
Info (12128): Elaborating entity "fir_tap" for hierarchy "fir_tap:TAP2" File: C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/rtl/fir.sv Line: 33
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_master_ni" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "arm_hps" -- entity does not exist in design
Warning (20013): Ignored 1680 assignments for entity "arm_hps_cpu" -- entity does not exist in design
Warning (20013): Ignored 1340 assignments for entity "arm_hps_cpu_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1337 assignments for entity "arm_hps_cpu_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1348 assignments for entity "arm_hps_cpu_hps_io_border" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "arm_hps_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "arm_hps_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "arm_hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "arm_hps_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "arm_hps_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "arm_hps_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "arm_hps_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "arm_hps_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "arm_hps_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "arm_hps_mm_interconnect_1" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "arm_hps_mm_interconnect_1_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "arm_hps_mm_interconnect_1_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "arm_hps_mm_interconnect_1_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "arm_hps_mm_interconnect_1_router_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "arm_hps_mm_interconnect_1_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "arm_hps_mm_interconnect_1_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "arm_hps_pio_display" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "arm_hps_pio_fpga2hps" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "arm_hps_pio_hps2fpga" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "arm_hps_pio_keys" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "arm_hps_pio_led" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "arm_hps_ram" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "osc_50_pll" -- entity does not exist in design
Warning (20013): Ignored 318 assignments for entity "osc_50_pll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/output_files/fir_filter_arm.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 250 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 116 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 112 logic cells
    Info (21062): Implemented 5 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Tue Jan 18 08:02:45 2022
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:02:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/output_files/fir_filter_arm.map.smsg.


