// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AsyncQueueSource_16(
  input         clock,
                reset,
  input  [31:0] io_enq_bits_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_enq_bits_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_enq_bits_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_enq_bits_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_enq_bits_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  input         io_enq_bits_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_0_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_0_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_0_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_0_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_0_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_0_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_1_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_1_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_1_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_1_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_1_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_1_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_2_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_2_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_2_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_2_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_2_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_2_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_3_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_3_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_3_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_3_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_3_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_3_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_4_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_4_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_4_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_4_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_4_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_4_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_5_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_5_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_5_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_5_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_5_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_5_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_6_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_6_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_6_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_6_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_6_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_6_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_7_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_7_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_7_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_7_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_7_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_7_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_8_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_8_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_8_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_8_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_8_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_8_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_9_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_9_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_9_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_9_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_9_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_9_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_10_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_10_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_10_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_10_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_10_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_10_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_11_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_11_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_11_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_11_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_11_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_11_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_12_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_12_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_12_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_12_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_12_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_12_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_13_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_13_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_13_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_13_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_13_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_13_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_14_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_14_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_14_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_14_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_14_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_14_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [31:0] io_async_mem_15_adcTicks,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_15_ifTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_15_adcTicksPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_15_ifTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_mem_15_adcTicksPrevPacket,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_mem_15_thresholdInterrupt,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  input  [4:0]  io_async_ridx,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output [4:0]  io_async_widx,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  input         io_async_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  output        io_async_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
                io_async_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
  input         io_async_safe_sink_reset_n	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14]
);

  wire        _sink_valid_io_out;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:104:30]
  wire        _sink_extend_io_out;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:103:30]
  wire        _source_valid_0_io_out;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:100:32]
  wire [4:0]  _ridx_ridx_gray_io_q;	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
  reg  [31:0] mem_0_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_0_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_0_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_0_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_0_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_0_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_1_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_1_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_1_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_1_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_1_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_1_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_2_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_2_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_2_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_2_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_2_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_2_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_3_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_3_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_3_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_3_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_3_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_3_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_4_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_4_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_4_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_4_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_4_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_4_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_5_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_5_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_5_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_5_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_5_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_5_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_6_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_6_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_6_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_6_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_6_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_6_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_7_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_7_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_7_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_7_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_7_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_7_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_8_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_8_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_8_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_8_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_8_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_8_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_9_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_9_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_9_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_9_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_9_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_9_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_10_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_10_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_10_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_10_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_10_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_10_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_11_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_11_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_11_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_11_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_11_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_11_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_12_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_12_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_12_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_12_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_12_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_12_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_13_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_13_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_13_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_13_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_13_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_13_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_14_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_14_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_14_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_14_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_14_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_14_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_15_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_15_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_15_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_15_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [31:0] mem_15_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg         mem_15_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  reg  [4:0]  widx_widx_bin;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25]
  reg         ready_reg;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:88:56]
  wire        io_enq_ready = ready_reg & _sink_valid_io_out;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:88:56, :89:29, :104:30]
  reg  [4:0]  widx_gray;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:91:55]
  wire [3:0]  index = widx_gray[3:0] ^ {widx_gray[4], 3'h0};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:85:{52,64,80,93}, :91:55]
  always @(posedge clock) begin
    if (io_enq_ready & index == 4'h0) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :80:16, :85:64, :86:{22,35}, :89:29]
      mem_0_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_0_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_0_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_0_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_0_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_0_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'h1) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_1_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_1_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_1_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_1_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_1_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_1_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'h2) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_2_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_2_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_2_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_2_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_2_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_2_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'h3) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_3_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_3_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_3_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_3_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_3_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_3_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'h4) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_4_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_4_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_4_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_4_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_4_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_4_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'h5) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_5_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_5_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_5_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_5_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_5_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_5_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'h6) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_6_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_6_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_6_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_6_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_6_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_6_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'h7) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_7_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_7_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_7_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_7_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_7_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_7_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'h8) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_8_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_8_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_8_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_8_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_8_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_8_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'h9) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_9_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_9_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_9_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_9_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_9_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_9_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'hA) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_10_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_10_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_10_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_10_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_10_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_10_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'hB) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_11_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_11_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_11_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_11_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_11_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_11_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'hC) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_12_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_12_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_12_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_12_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_12_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_12_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'hD) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_13_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_13_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_13_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_13_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_13_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_13_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & index == 4'hE) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_14_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_14_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_14_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_14_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_14_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_14_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
    if (io_enq_ready & (&index)) begin	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :85:64, :86:{22,35}, :89:29]
      mem_15_adcTicks <= io_enq_bits_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_15_ifTicksPacket <= io_enq_bits_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_15_adcTicksPacket <= io_enq_bits_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_15_ifTicksPrevPacket <= io_enq_bits_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_15_adcTicksPrevPacket <= io_enq_bits_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
      mem_15_thresholdInterrupt <= io_enq_bits_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
    end
  end // always @(posedge)
  wire [4:0]  _widx_incremented_T = widx_widx_bin + {4'h0, io_enq_ready};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :53:43, :89:29]
  wire [4:0]  widx_incremented = _sink_valid_io_out ? _widx_incremented_T : 5'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:53:{23,43}, :104:30]
  wire [4:0]  widx = {widx_incremented[4], widx_incremented[3:0] ^ widx_incremented[4:1]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:53:23, :54:{17,32}]
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      widx_widx_bin <= 5'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :53:23]
      ready_reg <= 1'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :88:56]
      widx_gray <= 5'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:53:23, :91:55]
    end
    else begin
      if (_sink_valid_io_out)	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:104:30]
        widx_widx_bin <= _widx_incremented_T;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :53:43]
      else	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:104:30]
        widx_widx_bin <= 5'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :53:23]
      ready_reg <= _sink_valid_io_out & widx != (_ridx_ridx_gray_io_q ^ 5'h18);	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:54:17, :83:{26,34,44}, :88:56, :104:30, generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
      widx_gray <= widx;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:54:17, :91:55]
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:80];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h51; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        mem_0_adcTicks = _RANDOM[7'h0];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_0_ifTicksPacket = _RANDOM[7'h1];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_0_adcTicksPacket = _RANDOM[7'h2];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_0_ifTicksPrevPacket = _RANDOM[7'h3];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_0_adcTicksPrevPacket = _RANDOM[7'h4];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_0_thresholdInterrupt = _RANDOM[7'h5][0];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_1_adcTicks = {_RANDOM[7'h5][31:1], _RANDOM[7'h6][0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_1_ifTicksPacket = {_RANDOM[7'h6][31:1], _RANDOM[7'h7][0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_1_adcTicksPacket = {_RANDOM[7'h7][31:1], _RANDOM[7'h8][0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_1_ifTicksPrevPacket = {_RANDOM[7'h8][31:1], _RANDOM[7'h9][0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_1_adcTicksPrevPacket = {_RANDOM[7'h9][31:1], _RANDOM[7'hA][0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_1_thresholdInterrupt = _RANDOM[7'hA][1];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_2_adcTicks = {_RANDOM[7'hA][31:2], _RANDOM[7'hB][1:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_2_ifTicksPacket = {_RANDOM[7'hB][31:2], _RANDOM[7'hC][1:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_2_adcTicksPacket = {_RANDOM[7'hC][31:2], _RANDOM[7'hD][1:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_2_ifTicksPrevPacket = {_RANDOM[7'hD][31:2], _RANDOM[7'hE][1:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_2_adcTicksPrevPacket = {_RANDOM[7'hE][31:2], _RANDOM[7'hF][1:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_2_thresholdInterrupt = _RANDOM[7'hF][2];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_3_adcTicks = {_RANDOM[7'hF][31:3], _RANDOM[7'h10][2:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_3_ifTicksPacket = {_RANDOM[7'h10][31:3], _RANDOM[7'h11][2:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_3_adcTicksPacket = {_RANDOM[7'h11][31:3], _RANDOM[7'h12][2:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_3_ifTicksPrevPacket = {_RANDOM[7'h12][31:3], _RANDOM[7'h13][2:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_3_adcTicksPrevPacket = {_RANDOM[7'h13][31:3], _RANDOM[7'h14][2:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_3_thresholdInterrupt = _RANDOM[7'h14][3];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_4_adcTicks = {_RANDOM[7'h14][31:4], _RANDOM[7'h15][3:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_4_ifTicksPacket = {_RANDOM[7'h15][31:4], _RANDOM[7'h16][3:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_4_adcTicksPacket = {_RANDOM[7'h16][31:4], _RANDOM[7'h17][3:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_4_ifTicksPrevPacket = {_RANDOM[7'h17][31:4], _RANDOM[7'h18][3:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_4_adcTicksPrevPacket = {_RANDOM[7'h18][31:4], _RANDOM[7'h19][3:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_4_thresholdInterrupt = _RANDOM[7'h19][4];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_5_adcTicks = {_RANDOM[7'h19][31:5], _RANDOM[7'h1A][4:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_5_ifTicksPacket = {_RANDOM[7'h1A][31:5], _RANDOM[7'h1B][4:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_5_adcTicksPacket = {_RANDOM[7'h1B][31:5], _RANDOM[7'h1C][4:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_5_ifTicksPrevPacket = {_RANDOM[7'h1C][31:5], _RANDOM[7'h1D][4:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_5_adcTicksPrevPacket = {_RANDOM[7'h1D][31:5], _RANDOM[7'h1E][4:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_5_thresholdInterrupt = _RANDOM[7'h1E][5];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_6_adcTicks = {_RANDOM[7'h1E][31:6], _RANDOM[7'h1F][5:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_6_ifTicksPacket = {_RANDOM[7'h1F][31:6], _RANDOM[7'h20][5:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_6_adcTicksPacket = {_RANDOM[7'h20][31:6], _RANDOM[7'h21][5:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_6_ifTicksPrevPacket = {_RANDOM[7'h21][31:6], _RANDOM[7'h22][5:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_6_adcTicksPrevPacket = {_RANDOM[7'h22][31:6], _RANDOM[7'h23][5:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_6_thresholdInterrupt = _RANDOM[7'h23][6];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_7_adcTicks = {_RANDOM[7'h23][31:7], _RANDOM[7'h24][6:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_7_ifTicksPacket = {_RANDOM[7'h24][31:7], _RANDOM[7'h25][6:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_7_adcTicksPacket = {_RANDOM[7'h25][31:7], _RANDOM[7'h26][6:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_7_ifTicksPrevPacket = {_RANDOM[7'h26][31:7], _RANDOM[7'h27][6:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_7_adcTicksPrevPacket = {_RANDOM[7'h27][31:7], _RANDOM[7'h28][6:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_7_thresholdInterrupt = _RANDOM[7'h28][7];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_8_adcTicks = {_RANDOM[7'h28][31:8], _RANDOM[7'h29][7:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_8_ifTicksPacket = {_RANDOM[7'h29][31:8], _RANDOM[7'h2A][7:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_8_adcTicksPacket = {_RANDOM[7'h2A][31:8], _RANDOM[7'h2B][7:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_8_ifTicksPrevPacket = {_RANDOM[7'h2B][31:8], _RANDOM[7'h2C][7:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_8_adcTicksPrevPacket = {_RANDOM[7'h2C][31:8], _RANDOM[7'h2D][7:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_8_thresholdInterrupt = _RANDOM[7'h2D][8];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_9_adcTicks = {_RANDOM[7'h2D][31:9], _RANDOM[7'h2E][8:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_9_ifTicksPacket = {_RANDOM[7'h2E][31:9], _RANDOM[7'h2F][8:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_9_adcTicksPacket = {_RANDOM[7'h2F][31:9], _RANDOM[7'h30][8:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_9_ifTicksPrevPacket = {_RANDOM[7'h30][31:9], _RANDOM[7'h31][8:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_9_adcTicksPrevPacket = {_RANDOM[7'h31][31:9], _RANDOM[7'h32][8:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_9_thresholdInterrupt = _RANDOM[7'h32][9];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_10_adcTicks = {_RANDOM[7'h32][31:10], _RANDOM[7'h33][9:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_10_ifTicksPacket = {_RANDOM[7'h33][31:10], _RANDOM[7'h34][9:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_10_adcTicksPacket = {_RANDOM[7'h34][31:10], _RANDOM[7'h35][9:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_10_ifTicksPrevPacket = {_RANDOM[7'h35][31:10], _RANDOM[7'h36][9:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_10_adcTicksPrevPacket = {_RANDOM[7'h36][31:10], _RANDOM[7'h37][9:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_10_thresholdInterrupt = _RANDOM[7'h37][10];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_11_adcTicks = {_RANDOM[7'h37][31:11], _RANDOM[7'h38][10:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_11_ifTicksPacket = {_RANDOM[7'h38][31:11], _RANDOM[7'h39][10:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_11_adcTicksPacket = {_RANDOM[7'h39][31:11], _RANDOM[7'h3A][10:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_11_ifTicksPrevPacket = {_RANDOM[7'h3A][31:11], _RANDOM[7'h3B][10:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_11_adcTicksPrevPacket = {_RANDOM[7'h3B][31:11], _RANDOM[7'h3C][10:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_11_thresholdInterrupt = _RANDOM[7'h3C][11];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_12_adcTicks = {_RANDOM[7'h3C][31:12], _RANDOM[7'h3D][11:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_12_ifTicksPacket = {_RANDOM[7'h3D][31:12], _RANDOM[7'h3E][11:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_12_adcTicksPacket = {_RANDOM[7'h3E][31:12], _RANDOM[7'h3F][11:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_12_ifTicksPrevPacket = {_RANDOM[7'h3F][31:12], _RANDOM[7'h40][11:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_12_adcTicksPrevPacket = {_RANDOM[7'h40][31:12], _RANDOM[7'h41][11:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_12_thresholdInterrupt = _RANDOM[7'h41][12];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_13_adcTicks = {_RANDOM[7'h41][31:13], _RANDOM[7'h42][12:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_13_ifTicksPacket = {_RANDOM[7'h42][31:13], _RANDOM[7'h43][12:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_13_adcTicksPacket = {_RANDOM[7'h43][31:13], _RANDOM[7'h44][12:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_13_ifTicksPrevPacket = {_RANDOM[7'h44][31:13], _RANDOM[7'h45][12:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_13_adcTicksPrevPacket = {_RANDOM[7'h45][31:13], _RANDOM[7'h46][12:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_13_thresholdInterrupt = _RANDOM[7'h46][13];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_14_adcTicks = {_RANDOM[7'h46][31:14], _RANDOM[7'h47][13:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_14_ifTicksPacket = {_RANDOM[7'h47][31:14], _RANDOM[7'h48][13:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_14_adcTicksPacket = {_RANDOM[7'h48][31:14], _RANDOM[7'h49][13:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_14_ifTicksPrevPacket = {_RANDOM[7'h49][31:14], _RANDOM[7'h4A][13:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_14_adcTicksPrevPacket = {_RANDOM[7'h4A][31:14], _RANDOM[7'h4B][13:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_14_thresholdInterrupt = _RANDOM[7'h4B][14];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_15_adcTicks = {_RANDOM[7'h4B][31:15], _RANDOM[7'h4C][14:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_15_ifTicksPacket = {_RANDOM[7'h4C][31:15], _RANDOM[7'h4D][14:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_15_adcTicksPacket = {_RANDOM[7'h4D][31:15], _RANDOM[7'h4E][14:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_15_ifTicksPrevPacket = {_RANDOM[7'h4E][31:15], _RANDOM[7'h4F][14:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_15_adcTicksPrevPacket = {_RANDOM[7'h4F][31:15], _RANDOM[7'h50][14:0]};	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        mem_15_thresholdInterrupt = _RANDOM[7'h50][15];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
        widx_widx_bin = _RANDOM[7'h50][20:16];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :80:16]
        ready_reg = _RANDOM[7'h50][21];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :88:56]
        widx_gray = _RANDOM[7'h50][26:22];	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :91:55]
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        widx_widx_bin = 5'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:52:25, :53:23]
        ready_reg = 1'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16, :88:56]
        widx_gray = 5'h0;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:53:23, :91:55]
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AsyncResetSynchronizerShiftReg_w5_d3_i0 ridx_ridx_gray (	// @[generators/rocket-chip/src/main/scala/util/ShiftReg.scala:45:23]
    .clock (clock),
    .reset (reset),
    .io_d  (io_async_ridx),
    .io_q  (_ridx_ridx_gray_io_q)
  );
  AsyncValidSync source_valid_0 (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:100:32]
    .io_in  (1'h1),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:71:14, :100:32]
    .io_out (_source_valid_0_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:105:{43,46}]
  );
  AsyncValidSync source_valid_1 (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:101:32]
    .io_in  (_source_valid_0_io_out),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:100:32]
    .io_out (io_async_safe_widx_valid),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:105:46, :106:43]
  );
  AsyncValidSync sink_extend (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:103:30]
    .io_in  (io_async_safe_ridx_valid),
    .io_out (_sink_extend_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:105:46, :107:43]
  );
  AsyncValidSync sink_valid (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:104:30]
    .io_in  (_sink_extend_io_out),	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:103:30]
    .io_out (_sink_valid_io_out),
    .clock  (clock),
    .reset  (reset)
  );
  assign io_async_mem_0_adcTicks = mem_0_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_0_ifTicksPacket = mem_0_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_0_adcTicksPacket = mem_0_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_0_ifTicksPrevPacket = mem_0_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_0_adcTicksPrevPacket = mem_0_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_0_thresholdInterrupt = mem_0_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_1_adcTicks = mem_1_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_1_ifTicksPacket = mem_1_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_1_adcTicksPacket = mem_1_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_1_ifTicksPrevPacket = mem_1_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_1_adcTicksPrevPacket = mem_1_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_1_thresholdInterrupt = mem_1_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_2_adcTicks = mem_2_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_2_ifTicksPacket = mem_2_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_2_adcTicksPacket = mem_2_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_2_ifTicksPrevPacket = mem_2_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_2_adcTicksPrevPacket = mem_2_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_2_thresholdInterrupt = mem_2_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_3_adcTicks = mem_3_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_3_ifTicksPacket = mem_3_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_3_adcTicksPacket = mem_3_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_3_ifTicksPrevPacket = mem_3_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_3_adcTicksPrevPacket = mem_3_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_3_thresholdInterrupt = mem_3_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_4_adcTicks = mem_4_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_4_ifTicksPacket = mem_4_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_4_adcTicksPacket = mem_4_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_4_ifTicksPrevPacket = mem_4_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_4_adcTicksPrevPacket = mem_4_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_4_thresholdInterrupt = mem_4_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_5_adcTicks = mem_5_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_5_ifTicksPacket = mem_5_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_5_adcTicksPacket = mem_5_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_5_ifTicksPrevPacket = mem_5_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_5_adcTicksPrevPacket = mem_5_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_5_thresholdInterrupt = mem_5_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_6_adcTicks = mem_6_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_6_ifTicksPacket = mem_6_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_6_adcTicksPacket = mem_6_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_6_ifTicksPrevPacket = mem_6_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_6_adcTicksPrevPacket = mem_6_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_6_thresholdInterrupt = mem_6_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_7_adcTicks = mem_7_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_7_ifTicksPacket = mem_7_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_7_adcTicksPacket = mem_7_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_7_ifTicksPrevPacket = mem_7_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_7_adcTicksPrevPacket = mem_7_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_7_thresholdInterrupt = mem_7_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_8_adcTicks = mem_8_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_8_ifTicksPacket = mem_8_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_8_adcTicksPacket = mem_8_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_8_ifTicksPrevPacket = mem_8_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_8_adcTicksPrevPacket = mem_8_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_8_thresholdInterrupt = mem_8_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_9_adcTicks = mem_9_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_9_ifTicksPacket = mem_9_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_9_adcTicksPacket = mem_9_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_9_ifTicksPrevPacket = mem_9_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_9_adcTicksPrevPacket = mem_9_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_9_thresholdInterrupt = mem_9_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_10_adcTicks = mem_10_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_10_ifTicksPacket = mem_10_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_10_adcTicksPacket = mem_10_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_10_ifTicksPrevPacket = mem_10_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_10_adcTicksPrevPacket = mem_10_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_10_thresholdInterrupt = mem_10_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_11_adcTicks = mem_11_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_11_ifTicksPacket = mem_11_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_11_adcTicksPacket = mem_11_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_11_ifTicksPrevPacket = mem_11_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_11_adcTicksPrevPacket = mem_11_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_11_thresholdInterrupt = mem_11_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_12_adcTicks = mem_12_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_12_ifTicksPacket = mem_12_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_12_adcTicksPacket = mem_12_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_12_ifTicksPrevPacket = mem_12_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_12_adcTicksPrevPacket = mem_12_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_12_thresholdInterrupt = mem_12_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_13_adcTicks = mem_13_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_13_ifTicksPacket = mem_13_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_13_adcTicksPacket = mem_13_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_13_ifTicksPrevPacket = mem_13_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_13_adcTicksPrevPacket = mem_13_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_13_thresholdInterrupt = mem_13_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_14_adcTicks = mem_14_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_14_ifTicksPacket = mem_14_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_14_adcTicksPacket = mem_14_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_14_ifTicksPrevPacket = mem_14_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_14_adcTicksPrevPacket = mem_14_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_14_thresholdInterrupt = mem_14_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_15_adcTicks = mem_15_adcTicks;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_15_ifTicksPacket = mem_15_ifTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_15_adcTicksPacket = mem_15_adcTicksPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_15_ifTicksPrevPacket = mem_15_ifTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_15_adcTicksPrevPacket = mem_15_adcTicksPrevPacket;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_mem_15_thresholdInterrupt = mem_15_thresholdInterrupt;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:80:16]
  assign io_async_widx = widx_gray;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:91:55]
  assign io_async_safe_source_reset_n = ~reset;	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:121:27]
endmodule

