{"vcs1":{"timestamp_begin":1730253668.757007111, "rt":1.91, "ut":0.87, "st":0.31}}
{"vcselab":{"timestamp_begin":1730253670.758925389, "rt":1.36, "ut":0.26, "st":0.21}}
{"link":{"timestamp_begin":1730253672.201999793, "rt":0.45, "ut":0.13, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730253668.068045451}
{"VCS_COMP_START_TIME": 1730253668.068045451}
{"VCS_COMP_END_TIME": 1730253674.222065631}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333900}}
{"stitch_vcselab": {"peak_mem": 231596}}
