#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 15 10:30:48 2023
# Process ID: 3028
# Current directory: C:/Users/Ben/lab13
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4672 C:\Users\Ben\lab13\lab13.xpr
# Log file: C:/Users/Ben/lab13/vivado.log
# Journal file: C:/Users/Ben/lab13\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ben/lab13/lab13.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Ben' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 673.844 ; gain = 33.469
file mkdir C:/Users/Ben/lab13/lab13.srcs/sources_1/new
close [ open C:/Users/Ben/lab13/lab13.srcs/sources_1/new/rps.v w ]
add_files C:/Users/Ben/lab13/lab13.srcs/sources_1/new/rps.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Ben/lab13/lab13.srcs/sources_1/new/rps.v] -no_script -reset -force -quiet
remove_files  C:/Users/Ben/lab13/lab13.srcs/sources_1/new/rps.v
add_files {C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_comparator.v C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_display.v}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_display.xdc
close [ open C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v w ]
add_files C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v
update_compile_order -fileset sources_1
set_property top RPS_main [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_display.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_display.xdc
file delete -force C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_display.xdc
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: RPS_main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 847.270 ; gain = 110.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RPS_main' [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:23]
INFO: [Synth 8-256] done synthesizing module 'RPS_main' (1#1) [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:23]
WARNING: [Synth 8-3330] design RPS_main has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.727 ; gain = 162.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 898.727 ; gain = 162.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1200.711 ; gain = 464.348
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1200.711 ; gain = 464.348
set_property IOSTANDARD LVCMOS33 [get_ports [list {led1[2]} {led1[1]} {led1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led2[2]} {led2[1]} {led2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {p1[2]} {p1[1]} {p1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_ctrl1[7]} {seg_ctrl1[6]} {seg_ctrl1[5]} {seg_ctrl1[4]} {seg_ctrl1[3]} {seg_ctrl1[2]} {seg_ctrl1[1]} {seg_ctrl1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {p2[2]} {p2[1]} {p2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_ctrl2[7]} {seg_ctrl2[6]} {seg_ctrl2[5]} {seg_ctrl2[4]} {seg_ctrl2[3]} {seg_ctrl2[2]} {seg_ctrl2[1]} {seg_ctrl2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[1]} {seg_en[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list eval]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
place_ports clk P17
place_ports eval P15
set_property package_pin "" [get_ports [list  rst]]
place_ports eval R11
place_ports rst P15
close [ open C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc w ]
add_files -fileset constrs_1 C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc
set_property target_constrs_file C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc [current_fileset -constrset]
save_constraints -force
place_ports {led1[2]} F6
place_ports {led1[1]} G4
place_ports {led1[0]} G3
place_ports {led2[2]} J3
place_ports {led2[1]} J2
place_ports {led2[0]} K2
save_constraints
set_property package_pin "" [get_ports [list  {seg_en[0]}]]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1233.680 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RPS_main' [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:23]
INFO: [Synth 8-256] done synthesizing module 'RPS_main' (1#1) [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:23]
WARNING: [Synth 8-3330] design RPS_main has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.918 ; gain = 31.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.918 ; gain = 31.238
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.918 ; gain = 31.238
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[2]} {led[1]} {led[0]}]]
save_constraints
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RPS_main' [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:23]
INFO: [Synth 8-256] done synthesizing module 'RPS_main' (1#1) [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:23]
WARNING: [Synth 8-3330] design RPS_main has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.215 ; gain = 13.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.215 ; gain = 13.297
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1290.293 ; gain = 25.375
place_ports {led[0]} J4
place_ports {led[1]} H4
save_constraints
place_ports {p1[0]} P5
place_ports {p1[1]} P4
place_ports {p1[2]} P3
place_ports {p2[0]} M4
place_ports {p2[1]} N4
place_ports {p2[2]} R1
place_ports {seg_en[0]} G2
place_ports {seg_en[1]} G6
place_ports {seg_ctrl1[7]} B4
place_ports {seg_ctrl1[6]} A4
place_ports {seg_ctrl1[5]} A3
place_ports {seg_ctrl1[4]} B1
place_ports {seg_ctrl1[3]} A1
place_ports {seg_ctrl1[2]} B3
place_ports {seg_ctrl1[1]} B2
place_ports {seg_ctrl1[0]} D5
place_ports {seg_ctrl2[7]} D4
place_ports {seg_ctrl2[6]} E3
place_ports {seg_ctrl2[5]} D3
place_ports {seg_ctrl2[4]} F4
place_ports {seg_ctrl2[3]} F3
place_ports {seg_ctrl2[2]} E2
place_ports {seg_ctrl2[1]} D2
place_ports {seg_ctrl2[0]} H2
save_constraints
place_ports {p1[0]} R2
place_ports {p1[2]} P5
place_ports {p1[0]} P3
set_property package_pin "" [get_ports [list  {led[0]}]]
place_ports {led[1]} J4
place_ports {led[0]} H4
place_ports {p2[0]} M1
place_ports {p2[2]} M4
place_ports {p2[0]} R1
save_constraints
close [ open C:/Users/Ben/lab13/lab13.srcs/sources_1/new/Debouncer.v w ]
add_files C:/Users/Ben/lab13/lab13.srcs/sources_1/new/Debouncer.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1290.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RPS_main' [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:23]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/Debouncer.v:23]
WARNING: [Synth 8-5788] Register cnt_reg in module Debouncer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/Debouncer.v:37]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/Debouncer.v:23]
INFO: [Synth 8-638] synthesizing module 'RPS_display' [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_display.v:23]
INFO: [Synth 8-256] done synthesizing module 'RPS_display' (2#1) [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_display.v:23]
INFO: [Synth 8-638] synthesizing module 'RPS_comparator' [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_comparator.v:23]
INFO: [Synth 8-256] done synthesizing module 'RPS_comparator' (3#1) [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_comparator.v:23]
WARNING: [Synth 8-567] referenced signal 'p1_n' should be on the sensitivity list [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:63]
WARNING: [Synth 8-567] referenced signal 'p2_n' should be on the sensitivity list [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:63]
WARNING: [Synth 8-567] referenced signal 'led_n' should be on the sensitivity list [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:63]
INFO: [Synth 8-256] done synthesizing module 'RPS_main' (4#1) [C:/Users/Ben/lab13/lab13.srcs/sources_1/new/RPS_main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1307.152 ; gain = 16.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1307.152 ; gain = 16.859
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[1]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2[0]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1336.902 ; gain = 46.609
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc]
Finished Parsing XDC File [C:/Users/Ben/lab13/lab13.srcs/constrs_1/new/rps_constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.902 ; gain = 0.000
launch_runs synth_1 -jobs 2
[Fri Dec 15 12:02:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/Ben/lab13/lab13.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Dec 15 12:04:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/Ben/lab13/lab13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 15 12:06:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/Ben/lab13/lab13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 1336.902 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1839.914 ; gain = 503.012
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ben/lab13/lab13.runs/impl_1/RPS_main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 15 12:10:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/Ben/lab13/lab13.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Dec 15 12:12:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/Ben/lab13/lab13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 15 12:14:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/Ben/lab13/lab13.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1849.348 ; gain = 0.328
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ben/lab13/lab13.runs/impl_1/RPS_main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Dec 15 12:21:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/Ben/lab13/lab13.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Dec 15 12:22:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/Ben/lab13/lab13.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Dec 15 12:24:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Ben/lab13/lab13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Ben/lab13/lab13.runs/impl_1/RPS_main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
disconnect_hw_server
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 12:28:30 2023...
