<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab6-EverythingSoFar.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_Tester_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_Tester_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_Tester_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lab6_Tester_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492909267" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492909267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492909267" xil_pn:in_ck="9027913365276224751" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492909267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="CPU_Module.v"/>
      <outfile xil_pn:name="CPU_Tester.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="Instruction_Decoder.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="NewMux.v"/>
      <outfile xil_pn:name="PCIMID.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RFALUDM_Lab4c.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="SignExtendor.v"/>
      <outfile xil_pn:name="mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1492909267" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3220579025836991317" xil_pn:start_ts="1492909267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492909267" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4789667722762949875" xil_pn:start_ts="1492909267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492909267" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6159205812066648470" xil_pn:start_ts="1492909267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492909267" xil_pn:in_ck="9027913365276224751" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492909267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="CPU_Module.v"/>
      <outfile xil_pn:name="CPU_Tester.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="Instruction_Decoder.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="NewMux.v"/>
      <outfile xil_pn:name="PCIMID.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RFALUDM_Lab4c.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="SignExtendor.v"/>
      <outfile xil_pn:name="mux.v"/>
    </transform>
    <transform xil_pn:end_ts="1492909271" xil_pn:in_ck="9027913365276224751" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2579625608917509945" xil_pn:start_ts="1492909267">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492711105" xil_pn:in_ck="-4658985699319295817" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-569402145216091204" xil_pn:start_ts="1492711105">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="CPU_Tester_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
