```verilog
module multi_16bit (
    input wire clk,
    input wire rst_n,
    input wire start,
    input wire [15:0] ain,
    input wire [15:0] bin,
    output reg [31:0] yout,
    output reg done
);

    reg [4:0] i;
    reg done_r;
    reg [15:0] areg, breg;
    reg [31:0] yout_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            i <= 0;
            done_r <= 0;
            areg <= 0;
            breg <= 0;
            yout_r <= 0;
        end else if (start) begin
            if (i == 0) begin
                areg <= ain;
                breg <= bin;
            end

            if (i < 17) begin
                if (i > 0 && areg[i-1] == 1) begin
                    yout_r <= yout_r + (breg << (i-1));
                end
                i <= i + 1;
            end

            if (i == 16) begin
                done_r <= 1;
            end
            if (i == 17) begin
                done_r <= 0;
                i <= 0;
                yout <= yout_r;
            end
        end else begin
            i <= 0;
            done_r <= 0;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            done <= 0;
        end else begin
            done <= done_r;
        end
    end

endmodule
```