Analysis & Synthesis report for recop
Fri May 17 17:34:33 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated
  6. Source assignments for data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated
  7. Source assignments for dataAddrMux:inst6
  8. Parameter Settings for User Entity Instance: prog_mem:inst10|altsyncram:altsyncram_component
  9. Parameter Settings for User Entity Instance: data_mem:inst4|altsyncram:altsyncram_component
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri May 17 17:34:33 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; recop                                       ;
; Top-level Entity Name       ; recop                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; recop              ; recop              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------+
; Source assignments for dataAddrMux:inst6                         ;
+---------------------------------+--------------------+------+----+
; Assignment                      ; Value              ; From ; To ;
+---------------------------------+--------------------+------+----+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -  ;
+---------------------------------+--------------------+------+----+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prog_mem:inst10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; assembler/output.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_dti1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_q6j1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 17 17:34:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file recop.bdf
    Info (12023): Found entity 1: recop
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-behavioral File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd Line: 49
    Info (12023): Found entity 1: control_unit File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file various_constants.vhd
    Info (12022): Found design unit 1: various_constants File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: registers-beh File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd Line: 48
    Info (12023): Found entity 1: registers File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerfile-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd Line: 60
    Info (12023): Found entity 1: registerfile File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-beh File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd Line: 43
    Info (12023): Found entity 1: regfile File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file recop_types.vhd
    Info (12022): Found design unit 1: recop_types File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file recop_pll.vhd
    Info (12022): Found design unit 1: recop_pll-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd Line: 52
    Info (12023): Found entity 1: recop_pll File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file prog_mem.vhd
    Info (12022): Found design unit 1: prog_mem-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd Line: 53
    Info (12023): Found entity 1: prog_mem File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file opcodes.vhd
    Info (12022): Found design unit 1: opcodes File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory_model.vhd
    Info (12022): Found design unit 1: memory-beh File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd Line: 28
    Info (12023): Found entity 1: memory File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file memory_arbiter.vhd
    Info (12022): Found design unit 1: memory_arbiter-behaviour File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd Line: 35
    Info (12023): Found entity 1: memory_arbiter File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 19
    Info (12023): Found entity 1: data_mem File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-combined File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd Line: 34
    Info (12023): Found entity 1: alu File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-pc File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd Line: 27
    Info (12023): Found entity 1: program_counter File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file instruction_reg.vhd
    Info (12022): Found design unit 1: instruction_reg-behaviour File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd Line: 21
    Info (12023): Found entity 1: instruction_reg File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: topLevel
Info (12021): Found 2 design units, including 1 entities, in source file dataaddrmux.vhd
    Info (12022): Found design unit 1: dataAddrMux-behaviour File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd Line: 31
    Info (12023): Found entity 1: dataAddrMux File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file toplevel.vhd
Info (12127): Elaborating entity "recop" for the top level hierarchy
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:inst7"
Warning (10541): VHDL Signal Declaration warning at control_unit.vhd(30): used implicit default value for signal "dm_wr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at control_unit.vhd(33): used implicit default value for signal "rf_init" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at control_unit.vhd(34): used implicit default value for signal "z" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd Line: 34
Warning (10492): VHDL Process Statement warning at control_unit.vhd(398): signal "nextState" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd Line: 398
Info (12128): Elaborating entity "instruction_reg" for hierarchy "instruction_reg:inst2"
Info (12128): Elaborating entity "prog_mem" for hierarchy "prog_mem:inst10"
Info (12128): Elaborating entity "altsyncram" for hierarchy "prog_mem:inst10|altsyncram:altsyncram_component" File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd Line: 87
Info (12130): Elaborated megafunction instantiation "prog_mem:inst10|altsyncram:altsyncram_component" File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd Line: 87
Info (12133): Instantiated megafunction "prog_mem:inst10|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd Line: 87
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "assembler/output.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf Line: 5179
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dti1.tdf
    Info (12023): Found entity 1: altsyncram_dti1 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_dti1" for hierarchy "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|decode_61a:rden_decode" File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/mux_ahb.tdf Line: 22
Info (12128): Elaborating entity "mux_ahb" for hierarchy "prog_mem:inst10|altsyncram:altsyncram_component|altsyncram_dti1:auto_generated|mux_ahb:mux2" File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_dti1.tdf Line: 40
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:inst"
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst9"
Warning (10492): VHDL Process Statement warning at ALU.vhd(50): signal "rz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd Line: 50
Warning (10492): VHDL Process Statement warning at ALU.vhd(65): signal "ir_operand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd Line: 65
Warning (10492): VHDL Process Statement warning at ALU.vhd(103): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd Line: 103
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:inst3"
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:inst4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_mem:inst4|altsyncram:altsyncram_component" File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "data_mem:inst4|altsyncram:altsyncram_component" File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 54
Info (12133): Instantiated megafunction "data_mem:inst4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 54
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf Line: 413
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf
    Info (12023): Found entity 1: altsyncram_q6j1 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/db/altsyncram_q6j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q6j1" for hierarchy "data_mem:inst4|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dataAddrMux" for hierarchy "dataAddrMux:inst6"
Info (12128): Elaborating entity "registers" for hierarchy "registers:inst8"
Error (12002): Port "addrOut[0]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[10]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[11]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[12]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[13]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[14]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[15]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[1]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[2]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[3]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[4]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[5]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[6]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[7]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[8]" does not exist in macrofunction "inst6"
Error (12002): Port "addrOut[9]" does not exist in macrofunction "inst6"
Error (12002): Port "addrSel[0]" does not exist in macrofunction "inst6"
Error (12002): Port "addrSel[1]" does not exist in macrofunction "inst6"
Error (12002): Port "alu_z" does not exist in macrofunction "inst6"
Error (12002): Port "clk" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[0]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[10]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[11]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[12]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[13]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[14]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[15]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[1]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[2]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[3]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[4]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[5]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[6]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[7]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[8]" does not exist in macrofunction "inst6"
Error (12002): Port "dataOut[9]" does not exist in macrofunction "inst6"
Error (12002): Port "dataSel[0]" does not exist in macrofunction "inst6"
Error (12002): Port "dataSel[1]" does not exist in macrofunction "inst6"
Error (12002): Port "opcode[0]" does not exist in macrofunction "inst6"
Error (12002): Port "opcode[1]" does not exist in macrofunction "inst6"
Error (12002): Port "opcode[2]" does not exist in macrofunction "inst6"
Error (12002): Port "opcode[3]" does not exist in macrofunction "inst6"
Error (12002): Port "opcode[4]" does not exist in macrofunction "inst6"
Error (12002): Port "opcode[5]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[0]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[10]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[11]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[12]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[13]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[14]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[15]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[1]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[2]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[3]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[4]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[5]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[6]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[7]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[8]" does not exist in macrofunction "inst6"
Error (12002): Port "operand[9]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[0]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[10]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[11]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[12]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[13]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[14]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[15]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[1]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[2]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[3]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[4]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[5]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[6]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[7]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[8]" does not exist in macrofunction "inst6"
Error (12002): Port "pc_count[9]" does not exist in macrofunction "inst6"
Error (12002): Port "present_sz_Jmp[0]" does not exist in macrofunction "inst6"
Error (12002): Port "present_sz_Jmp[1]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[0]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[10]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[11]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[12]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[13]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[14]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[15]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[1]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[2]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[3]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[4]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[5]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[6]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[7]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[8]" does not exist in macrofunction "inst6"
Error (12002): Port "rxData[9]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[0]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[10]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[11]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[12]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[13]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[14]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[15]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[1]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[2]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[3]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[4]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[5]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[6]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[7]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[8]" does not exist in macrofunction "inst6"
Error (12002): Port "rzData[9]" does not exist in macrofunction "inst6"
Warning (12001): Port "address_a[12]" does not exist in entity definition of "altsyncram".  The port's range differs between the entity definition and its actual instantiation, "data_mem:inst4|altsyncram:altsyncram_component". File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 54
Warning (12001): Port "address_a[13]" does not exist in entity definition of "altsyncram".  The port's range differs between the entity definition and its actual instantiation, "data_mem:inst4|altsyncram:altsyncram_component". File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 54
Warning (12001): Port "address_a[14]" does not exist in entity definition of "altsyncram".  The port's range differs between the entity definition and its actual instantiation, "data_mem:inst4|altsyncram:altsyncram_component". File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 54
Warning (12001): Port "address_a[15]" does not exist in entity definition of "altsyncram".  The port's range differs between the entity definition and its actual instantiation, "data_mem:inst4|altsyncram:altsyncram_component". File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 54
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 110 errors, 14 warnings
    Error: Peak virtual memory: 4886 megabytes
    Error: Processing ended: Fri May 17 17:34:33 2024
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:09


