

================================================================
== Vitis HLS Report for 'atax_Pipeline_lprd_1'
================================================================
* Date:           Fri Feb 21 05:02:38 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.344 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2048|     2048|        33|         32|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      783|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      510|    -|
|Register             |        -|     -|       56|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       56|     1293|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_1731_p2    |         +|   0|  0|  14|           7|           1|
    |icmp_ln11_fu_1725_p2   |      icmp|   0|  0|  11|           7|           8|
    |or_ln16_10_fu_1908_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln16_11_fu_1928_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln16_12_fu_1938_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln16_13_fu_1958_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln16_14_fu_1968_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln16_15_fu_1988_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_16_fu_1998_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_17_fu_2018_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_18_fu_2028_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_19_fu_2048_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_1_fu_1773_p2   |        or|   0|  0|  12|          12|           2|
    |or_ln16_20_fu_2058_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_21_fu_2078_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_22_fu_2088_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_23_fu_2108_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_24_fu_2118_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_25_fu_2138_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_26_fu_2148_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_27_fu_2168_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_28_fu_2178_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_29_fu_2198_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_2_fu_1783_p2   |        or|   0|  0|  12|          12|           2|
    |or_ln16_30_fu_2208_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln16_31_fu_2228_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_32_fu_2238_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_33_fu_2258_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_34_fu_2268_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_35_fu_2288_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_36_fu_2298_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_37_fu_2318_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_38_fu_2328_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_39_fu_2348_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_3_fu_1808_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln16_40_fu_2358_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_41_fu_2378_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_42_fu_2388_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_43_fu_2408_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_44_fu_2418_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_45_fu_2438_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_46_fu_2448_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_47_fu_2468_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_48_fu_2478_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_49_fu_2498_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_4_fu_1818_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln16_50_fu_2508_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_51_fu_2528_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_52_fu_2538_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_53_fu_2558_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_54_fu_2568_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_55_fu_2588_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_56_fu_2598_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_57_fu_2618_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_58_fu_2628_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_59_fu_2648_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_5_fu_1838_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln16_60_fu_2658_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_61_fu_2678_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_62_fu_2688_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln16_6_fu_1848_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln16_7_fu_1868_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln16_8_fu_1878_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln16_9_fu_1898_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln16_fu_1757_p2     |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 783|         771|         332|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |A_address0                   |  152|         33|   12|        396|
    |A_address1                   |  152|         33|   12|        396|
    |ap_NS_fsm                    |  152|         33|    1|         33|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |    9|          2|    7|         14|
    |i_fu_302                     |    9|          2|    7|         14|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  510|        111|   43|        861|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  32|   0|   32|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_cast_reg_2729              |   7|   0|   64|         57|
    |i_fu_302                     |   7|   0|    7|          0|
    |icmp_ln11_reg_2725           |   1|   0|    1|          0|
    |tmp_reg_2798                 |   6|   0|   12|          6|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  56|   0|  119|         63|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lprd_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lprd_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lprd_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lprd_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lprd_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lprd_1|  return value|
|A_address0           |  out|   12|   ap_memory|                     A|         array|
|A_ce0                |  out|    1|   ap_memory|                     A|         array|
|A_q0                 |   in|   32|   ap_memory|                     A|         array|
|A_address1           |  out|   12|   ap_memory|                     A|         array|
|A_ce1                |  out|    1|   ap_memory|                     A|         array|
|A_q1                 |   in|   32|   ap_memory|                     A|         array|
|x_address0           |  out|    6|   ap_memory|                     x|         array|
|x_ce0                |  out|    1|   ap_memory|                     x|         array|
|x_q0                 |   in|   32|   ap_memory|                     x|         array|
|buff_x_address0      |  out|    6|   ap_memory|                buff_x|         array|
|buff_x_ce0           |  out|    1|   ap_memory|                buff_x|         array|
|buff_x_we0           |  out|    1|   ap_memory|                buff_x|         array|
|buff_x_d0            |  out|   32|   ap_memory|                buff_x|         array|
|buff_y_out_address0  |  out|    6|   ap_memory|            buff_y_out|         array|
|buff_y_out_ce0       |  out|    1|   ap_memory|            buff_y_out|         array|
|buff_y_out_we0       |  out|    1|   ap_memory|            buff_y_out|         array|
|buff_y_out_d0        |  out|   32|   ap_memory|            buff_y_out|         array|
|tmp1_address0        |  out|    6|   ap_memory|                  tmp1|         array|
|tmp1_ce0             |  out|    1|   ap_memory|                  tmp1|         array|
|tmp1_we0             |  out|    1|   ap_memory|                  tmp1|         array|
|tmp1_d0              |  out|   32|   ap_memory|                  tmp1|         array|
|buff_A_0_address0    |  out|    6|   ap_memory|              buff_A_0|         array|
|buff_A_0_ce0         |  out|    1|   ap_memory|              buff_A_0|         array|
|buff_A_0_we0         |  out|    1|   ap_memory|              buff_A_0|         array|
|buff_A_0_d0          |  out|   32|   ap_memory|              buff_A_0|         array|
|buff_A_1_address0    |  out|    6|   ap_memory|              buff_A_1|         array|
|buff_A_1_ce0         |  out|    1|   ap_memory|              buff_A_1|         array|
|buff_A_1_we0         |  out|    1|   ap_memory|              buff_A_1|         array|
|buff_A_1_d0          |  out|   32|   ap_memory|              buff_A_1|         array|
|buff_A_2_address0    |  out|    6|   ap_memory|              buff_A_2|         array|
|buff_A_2_ce0         |  out|    1|   ap_memory|              buff_A_2|         array|
|buff_A_2_we0         |  out|    1|   ap_memory|              buff_A_2|         array|
|buff_A_2_d0          |  out|   32|   ap_memory|              buff_A_2|         array|
|buff_A_3_address0    |  out|    6|   ap_memory|              buff_A_3|         array|
|buff_A_3_ce0         |  out|    1|   ap_memory|              buff_A_3|         array|
|buff_A_3_we0         |  out|    1|   ap_memory|              buff_A_3|         array|
|buff_A_3_d0          |  out|   32|   ap_memory|              buff_A_3|         array|
|buff_A_4_address0    |  out|    6|   ap_memory|              buff_A_4|         array|
|buff_A_4_ce0         |  out|    1|   ap_memory|              buff_A_4|         array|
|buff_A_4_we0         |  out|    1|   ap_memory|              buff_A_4|         array|
|buff_A_4_d0          |  out|   32|   ap_memory|              buff_A_4|         array|
|buff_A_5_address0    |  out|    6|   ap_memory|              buff_A_5|         array|
|buff_A_5_ce0         |  out|    1|   ap_memory|              buff_A_5|         array|
|buff_A_5_we0         |  out|    1|   ap_memory|              buff_A_5|         array|
|buff_A_5_d0          |  out|   32|   ap_memory|              buff_A_5|         array|
|buff_A_6_address0    |  out|    6|   ap_memory|              buff_A_6|         array|
|buff_A_6_ce0         |  out|    1|   ap_memory|              buff_A_6|         array|
|buff_A_6_we0         |  out|    1|   ap_memory|              buff_A_6|         array|
|buff_A_6_d0          |  out|   32|   ap_memory|              buff_A_6|         array|
|buff_A_7_address0    |  out|    6|   ap_memory|              buff_A_7|         array|
|buff_A_7_ce0         |  out|    1|   ap_memory|              buff_A_7|         array|
|buff_A_7_we0         |  out|    1|   ap_memory|              buff_A_7|         array|
|buff_A_7_d0          |  out|   32|   ap_memory|              buff_A_7|         array|
|buff_A_8_address0    |  out|    6|   ap_memory|              buff_A_8|         array|
|buff_A_8_ce0         |  out|    1|   ap_memory|              buff_A_8|         array|
|buff_A_8_we0         |  out|    1|   ap_memory|              buff_A_8|         array|
|buff_A_8_d0          |  out|   32|   ap_memory|              buff_A_8|         array|
|buff_A_9_address0    |  out|    6|   ap_memory|              buff_A_9|         array|
|buff_A_9_ce0         |  out|    1|   ap_memory|              buff_A_9|         array|
|buff_A_9_we0         |  out|    1|   ap_memory|              buff_A_9|         array|
|buff_A_9_d0          |  out|   32|   ap_memory|              buff_A_9|         array|
|buff_A_10_address0   |  out|    6|   ap_memory|             buff_A_10|         array|
|buff_A_10_ce0        |  out|    1|   ap_memory|             buff_A_10|         array|
|buff_A_10_we0        |  out|    1|   ap_memory|             buff_A_10|         array|
|buff_A_10_d0         |  out|   32|   ap_memory|             buff_A_10|         array|
|buff_A_11_address0   |  out|    6|   ap_memory|             buff_A_11|         array|
|buff_A_11_ce0        |  out|    1|   ap_memory|             buff_A_11|         array|
|buff_A_11_we0        |  out|    1|   ap_memory|             buff_A_11|         array|
|buff_A_11_d0         |  out|   32|   ap_memory|             buff_A_11|         array|
|buff_A_12_address0   |  out|    6|   ap_memory|             buff_A_12|         array|
|buff_A_12_ce0        |  out|    1|   ap_memory|             buff_A_12|         array|
|buff_A_12_we0        |  out|    1|   ap_memory|             buff_A_12|         array|
|buff_A_12_d0         |  out|   32|   ap_memory|             buff_A_12|         array|
|buff_A_13_address0   |  out|    6|   ap_memory|             buff_A_13|         array|
|buff_A_13_ce0        |  out|    1|   ap_memory|             buff_A_13|         array|
|buff_A_13_we0        |  out|    1|   ap_memory|             buff_A_13|         array|
|buff_A_13_d0         |  out|   32|   ap_memory|             buff_A_13|         array|
|buff_A_14_address0   |  out|    6|   ap_memory|             buff_A_14|         array|
|buff_A_14_ce0        |  out|    1|   ap_memory|             buff_A_14|         array|
|buff_A_14_we0        |  out|    1|   ap_memory|             buff_A_14|         array|
|buff_A_14_d0         |  out|   32|   ap_memory|             buff_A_14|         array|
|buff_A_15_address0   |  out|    6|   ap_memory|             buff_A_15|         array|
|buff_A_15_ce0        |  out|    1|   ap_memory|             buff_A_15|         array|
|buff_A_15_we0        |  out|    1|   ap_memory|             buff_A_15|         array|
|buff_A_15_d0         |  out|   32|   ap_memory|             buff_A_15|         array|
|buff_A_16_address0   |  out|    6|   ap_memory|             buff_A_16|         array|
|buff_A_16_ce0        |  out|    1|   ap_memory|             buff_A_16|         array|
|buff_A_16_we0        |  out|    1|   ap_memory|             buff_A_16|         array|
|buff_A_16_d0         |  out|   32|   ap_memory|             buff_A_16|         array|
|buff_A_17_address0   |  out|    6|   ap_memory|             buff_A_17|         array|
|buff_A_17_ce0        |  out|    1|   ap_memory|             buff_A_17|         array|
|buff_A_17_we0        |  out|    1|   ap_memory|             buff_A_17|         array|
|buff_A_17_d0         |  out|   32|   ap_memory|             buff_A_17|         array|
|buff_A_18_address0   |  out|    6|   ap_memory|             buff_A_18|         array|
|buff_A_18_ce0        |  out|    1|   ap_memory|             buff_A_18|         array|
|buff_A_18_we0        |  out|    1|   ap_memory|             buff_A_18|         array|
|buff_A_18_d0         |  out|   32|   ap_memory|             buff_A_18|         array|
|buff_A_19_address0   |  out|    6|   ap_memory|             buff_A_19|         array|
|buff_A_19_ce0        |  out|    1|   ap_memory|             buff_A_19|         array|
|buff_A_19_we0        |  out|    1|   ap_memory|             buff_A_19|         array|
|buff_A_19_d0         |  out|   32|   ap_memory|             buff_A_19|         array|
|buff_A_20_address0   |  out|    6|   ap_memory|             buff_A_20|         array|
|buff_A_20_ce0        |  out|    1|   ap_memory|             buff_A_20|         array|
|buff_A_20_we0        |  out|    1|   ap_memory|             buff_A_20|         array|
|buff_A_20_d0         |  out|   32|   ap_memory|             buff_A_20|         array|
|buff_A_21_address0   |  out|    6|   ap_memory|             buff_A_21|         array|
|buff_A_21_ce0        |  out|    1|   ap_memory|             buff_A_21|         array|
|buff_A_21_we0        |  out|    1|   ap_memory|             buff_A_21|         array|
|buff_A_21_d0         |  out|   32|   ap_memory|             buff_A_21|         array|
|buff_A_22_address0   |  out|    6|   ap_memory|             buff_A_22|         array|
|buff_A_22_ce0        |  out|    1|   ap_memory|             buff_A_22|         array|
|buff_A_22_we0        |  out|    1|   ap_memory|             buff_A_22|         array|
|buff_A_22_d0         |  out|   32|   ap_memory|             buff_A_22|         array|
|buff_A_23_address0   |  out|    6|   ap_memory|             buff_A_23|         array|
|buff_A_23_ce0        |  out|    1|   ap_memory|             buff_A_23|         array|
|buff_A_23_we0        |  out|    1|   ap_memory|             buff_A_23|         array|
|buff_A_23_d0         |  out|   32|   ap_memory|             buff_A_23|         array|
|buff_A_24_address0   |  out|    6|   ap_memory|             buff_A_24|         array|
|buff_A_24_ce0        |  out|    1|   ap_memory|             buff_A_24|         array|
|buff_A_24_we0        |  out|    1|   ap_memory|             buff_A_24|         array|
|buff_A_24_d0         |  out|   32|   ap_memory|             buff_A_24|         array|
|buff_A_25_address0   |  out|    6|   ap_memory|             buff_A_25|         array|
|buff_A_25_ce0        |  out|    1|   ap_memory|             buff_A_25|         array|
|buff_A_25_we0        |  out|    1|   ap_memory|             buff_A_25|         array|
|buff_A_25_d0         |  out|   32|   ap_memory|             buff_A_25|         array|
|buff_A_26_address0   |  out|    6|   ap_memory|             buff_A_26|         array|
|buff_A_26_ce0        |  out|    1|   ap_memory|             buff_A_26|         array|
|buff_A_26_we0        |  out|    1|   ap_memory|             buff_A_26|         array|
|buff_A_26_d0         |  out|   32|   ap_memory|             buff_A_26|         array|
|buff_A_27_address0   |  out|    6|   ap_memory|             buff_A_27|         array|
|buff_A_27_ce0        |  out|    1|   ap_memory|             buff_A_27|         array|
|buff_A_27_we0        |  out|    1|   ap_memory|             buff_A_27|         array|
|buff_A_27_d0         |  out|   32|   ap_memory|             buff_A_27|         array|
|buff_A_28_address0   |  out|    6|   ap_memory|             buff_A_28|         array|
|buff_A_28_ce0        |  out|    1|   ap_memory|             buff_A_28|         array|
|buff_A_28_we0        |  out|    1|   ap_memory|             buff_A_28|         array|
|buff_A_28_d0         |  out|   32|   ap_memory|             buff_A_28|         array|
|buff_A_29_address0   |  out|    6|   ap_memory|             buff_A_29|         array|
|buff_A_29_ce0        |  out|    1|   ap_memory|             buff_A_29|         array|
|buff_A_29_we0        |  out|    1|   ap_memory|             buff_A_29|         array|
|buff_A_29_d0         |  out|   32|   ap_memory|             buff_A_29|         array|
|buff_A_30_address0   |  out|    6|   ap_memory|             buff_A_30|         array|
|buff_A_30_ce0        |  out|    1|   ap_memory|             buff_A_30|         array|
|buff_A_30_we0        |  out|    1|   ap_memory|             buff_A_30|         array|
|buff_A_30_d0         |  out|   32|   ap_memory|             buff_A_30|         array|
|buff_A_31_address0   |  out|    6|   ap_memory|             buff_A_31|         array|
|buff_A_31_ce0        |  out|    1|   ap_memory|             buff_A_31|         array|
|buff_A_31_we0        |  out|    1|   ap_memory|             buff_A_31|         array|
|buff_A_31_d0         |  out|   32|   ap_memory|             buff_A_31|         array|
|buff_A_32_address0   |  out|    6|   ap_memory|             buff_A_32|         array|
|buff_A_32_ce0        |  out|    1|   ap_memory|             buff_A_32|         array|
|buff_A_32_we0        |  out|    1|   ap_memory|             buff_A_32|         array|
|buff_A_32_d0         |  out|   32|   ap_memory|             buff_A_32|         array|
|buff_A_33_address0   |  out|    6|   ap_memory|             buff_A_33|         array|
|buff_A_33_ce0        |  out|    1|   ap_memory|             buff_A_33|         array|
|buff_A_33_we0        |  out|    1|   ap_memory|             buff_A_33|         array|
|buff_A_33_d0         |  out|   32|   ap_memory|             buff_A_33|         array|
|buff_A_34_address0   |  out|    6|   ap_memory|             buff_A_34|         array|
|buff_A_34_ce0        |  out|    1|   ap_memory|             buff_A_34|         array|
|buff_A_34_we0        |  out|    1|   ap_memory|             buff_A_34|         array|
|buff_A_34_d0         |  out|   32|   ap_memory|             buff_A_34|         array|
|buff_A_35_address0   |  out|    6|   ap_memory|             buff_A_35|         array|
|buff_A_35_ce0        |  out|    1|   ap_memory|             buff_A_35|         array|
|buff_A_35_we0        |  out|    1|   ap_memory|             buff_A_35|         array|
|buff_A_35_d0         |  out|   32|   ap_memory|             buff_A_35|         array|
|buff_A_36_address0   |  out|    6|   ap_memory|             buff_A_36|         array|
|buff_A_36_ce0        |  out|    1|   ap_memory|             buff_A_36|         array|
|buff_A_36_we0        |  out|    1|   ap_memory|             buff_A_36|         array|
|buff_A_36_d0         |  out|   32|   ap_memory|             buff_A_36|         array|
|buff_A_37_address0   |  out|    6|   ap_memory|             buff_A_37|         array|
|buff_A_37_ce0        |  out|    1|   ap_memory|             buff_A_37|         array|
|buff_A_37_we0        |  out|    1|   ap_memory|             buff_A_37|         array|
|buff_A_37_d0         |  out|   32|   ap_memory|             buff_A_37|         array|
|buff_A_38_address0   |  out|    6|   ap_memory|             buff_A_38|         array|
|buff_A_38_ce0        |  out|    1|   ap_memory|             buff_A_38|         array|
|buff_A_38_we0        |  out|    1|   ap_memory|             buff_A_38|         array|
|buff_A_38_d0         |  out|   32|   ap_memory|             buff_A_38|         array|
|buff_A_39_address0   |  out|    6|   ap_memory|             buff_A_39|         array|
|buff_A_39_ce0        |  out|    1|   ap_memory|             buff_A_39|         array|
|buff_A_39_we0        |  out|    1|   ap_memory|             buff_A_39|         array|
|buff_A_39_d0         |  out|   32|   ap_memory|             buff_A_39|         array|
|buff_A_40_address0   |  out|    6|   ap_memory|             buff_A_40|         array|
|buff_A_40_ce0        |  out|    1|   ap_memory|             buff_A_40|         array|
|buff_A_40_we0        |  out|    1|   ap_memory|             buff_A_40|         array|
|buff_A_40_d0         |  out|   32|   ap_memory|             buff_A_40|         array|
|buff_A_41_address0   |  out|    6|   ap_memory|             buff_A_41|         array|
|buff_A_41_ce0        |  out|    1|   ap_memory|             buff_A_41|         array|
|buff_A_41_we0        |  out|    1|   ap_memory|             buff_A_41|         array|
|buff_A_41_d0         |  out|   32|   ap_memory|             buff_A_41|         array|
|buff_A_42_address0   |  out|    6|   ap_memory|             buff_A_42|         array|
|buff_A_42_ce0        |  out|    1|   ap_memory|             buff_A_42|         array|
|buff_A_42_we0        |  out|    1|   ap_memory|             buff_A_42|         array|
|buff_A_42_d0         |  out|   32|   ap_memory|             buff_A_42|         array|
|buff_A_43_address0   |  out|    6|   ap_memory|             buff_A_43|         array|
|buff_A_43_ce0        |  out|    1|   ap_memory|             buff_A_43|         array|
|buff_A_43_we0        |  out|    1|   ap_memory|             buff_A_43|         array|
|buff_A_43_d0         |  out|   32|   ap_memory|             buff_A_43|         array|
|buff_A_44_address0   |  out|    6|   ap_memory|             buff_A_44|         array|
|buff_A_44_ce0        |  out|    1|   ap_memory|             buff_A_44|         array|
|buff_A_44_we0        |  out|    1|   ap_memory|             buff_A_44|         array|
|buff_A_44_d0         |  out|   32|   ap_memory|             buff_A_44|         array|
|buff_A_45_address0   |  out|    6|   ap_memory|             buff_A_45|         array|
|buff_A_45_ce0        |  out|    1|   ap_memory|             buff_A_45|         array|
|buff_A_45_we0        |  out|    1|   ap_memory|             buff_A_45|         array|
|buff_A_45_d0         |  out|   32|   ap_memory|             buff_A_45|         array|
|buff_A_46_address0   |  out|    6|   ap_memory|             buff_A_46|         array|
|buff_A_46_ce0        |  out|    1|   ap_memory|             buff_A_46|         array|
|buff_A_46_we0        |  out|    1|   ap_memory|             buff_A_46|         array|
|buff_A_46_d0         |  out|   32|   ap_memory|             buff_A_46|         array|
|buff_A_47_address0   |  out|    6|   ap_memory|             buff_A_47|         array|
|buff_A_47_ce0        |  out|    1|   ap_memory|             buff_A_47|         array|
|buff_A_47_we0        |  out|    1|   ap_memory|             buff_A_47|         array|
|buff_A_47_d0         |  out|   32|   ap_memory|             buff_A_47|         array|
|buff_A_48_address0   |  out|    6|   ap_memory|             buff_A_48|         array|
|buff_A_48_ce0        |  out|    1|   ap_memory|             buff_A_48|         array|
|buff_A_48_we0        |  out|    1|   ap_memory|             buff_A_48|         array|
|buff_A_48_d0         |  out|   32|   ap_memory|             buff_A_48|         array|
|buff_A_49_address0   |  out|    6|   ap_memory|             buff_A_49|         array|
|buff_A_49_ce0        |  out|    1|   ap_memory|             buff_A_49|         array|
|buff_A_49_we0        |  out|    1|   ap_memory|             buff_A_49|         array|
|buff_A_49_d0         |  out|   32|   ap_memory|             buff_A_49|         array|
|buff_A_50_address0   |  out|    6|   ap_memory|             buff_A_50|         array|
|buff_A_50_ce0        |  out|    1|   ap_memory|             buff_A_50|         array|
|buff_A_50_we0        |  out|    1|   ap_memory|             buff_A_50|         array|
|buff_A_50_d0         |  out|   32|   ap_memory|             buff_A_50|         array|
|buff_A_51_address0   |  out|    6|   ap_memory|             buff_A_51|         array|
|buff_A_51_ce0        |  out|    1|   ap_memory|             buff_A_51|         array|
|buff_A_51_we0        |  out|    1|   ap_memory|             buff_A_51|         array|
|buff_A_51_d0         |  out|   32|   ap_memory|             buff_A_51|         array|
|buff_A_52_address0   |  out|    6|   ap_memory|             buff_A_52|         array|
|buff_A_52_ce0        |  out|    1|   ap_memory|             buff_A_52|         array|
|buff_A_52_we0        |  out|    1|   ap_memory|             buff_A_52|         array|
|buff_A_52_d0         |  out|   32|   ap_memory|             buff_A_52|         array|
|buff_A_53_address0   |  out|    6|   ap_memory|             buff_A_53|         array|
|buff_A_53_ce0        |  out|    1|   ap_memory|             buff_A_53|         array|
|buff_A_53_we0        |  out|    1|   ap_memory|             buff_A_53|         array|
|buff_A_53_d0         |  out|   32|   ap_memory|             buff_A_53|         array|
|buff_A_54_address0   |  out|    6|   ap_memory|             buff_A_54|         array|
|buff_A_54_ce0        |  out|    1|   ap_memory|             buff_A_54|         array|
|buff_A_54_we0        |  out|    1|   ap_memory|             buff_A_54|         array|
|buff_A_54_d0         |  out|   32|   ap_memory|             buff_A_54|         array|
|buff_A_55_address0   |  out|    6|   ap_memory|             buff_A_55|         array|
|buff_A_55_ce0        |  out|    1|   ap_memory|             buff_A_55|         array|
|buff_A_55_we0        |  out|    1|   ap_memory|             buff_A_55|         array|
|buff_A_55_d0         |  out|   32|   ap_memory|             buff_A_55|         array|
|buff_A_56_address0   |  out|    6|   ap_memory|             buff_A_56|         array|
|buff_A_56_ce0        |  out|    1|   ap_memory|             buff_A_56|         array|
|buff_A_56_we0        |  out|    1|   ap_memory|             buff_A_56|         array|
|buff_A_56_d0         |  out|   32|   ap_memory|             buff_A_56|         array|
|buff_A_57_address0   |  out|    6|   ap_memory|             buff_A_57|         array|
|buff_A_57_ce0        |  out|    1|   ap_memory|             buff_A_57|         array|
|buff_A_57_we0        |  out|    1|   ap_memory|             buff_A_57|         array|
|buff_A_57_d0         |  out|   32|   ap_memory|             buff_A_57|         array|
|buff_A_58_address0   |  out|    6|   ap_memory|             buff_A_58|         array|
|buff_A_58_ce0        |  out|    1|   ap_memory|             buff_A_58|         array|
|buff_A_58_we0        |  out|    1|   ap_memory|             buff_A_58|         array|
|buff_A_58_d0         |  out|   32|   ap_memory|             buff_A_58|         array|
|buff_A_59_address0   |  out|    6|   ap_memory|             buff_A_59|         array|
|buff_A_59_ce0        |  out|    1|   ap_memory|             buff_A_59|         array|
|buff_A_59_we0        |  out|    1|   ap_memory|             buff_A_59|         array|
|buff_A_59_d0         |  out|   32|   ap_memory|             buff_A_59|         array|
|buff_A_60_address0   |  out|    6|   ap_memory|             buff_A_60|         array|
|buff_A_60_ce0        |  out|    1|   ap_memory|             buff_A_60|         array|
|buff_A_60_we0        |  out|    1|   ap_memory|             buff_A_60|         array|
|buff_A_60_d0         |  out|   32|   ap_memory|             buff_A_60|         array|
|buff_A_61_address0   |  out|    6|   ap_memory|             buff_A_61|         array|
|buff_A_61_ce0        |  out|    1|   ap_memory|             buff_A_61|         array|
|buff_A_61_we0        |  out|    1|   ap_memory|             buff_A_61|         array|
|buff_A_61_d0         |  out|   32|   ap_memory|             buff_A_61|         array|
|buff_A_62_address0   |  out|    6|   ap_memory|             buff_A_62|         array|
|buff_A_62_ce0        |  out|    1|   ap_memory|             buff_A_62|         array|
|buff_A_62_we0        |  out|    1|   ap_memory|             buff_A_62|         array|
|buff_A_62_d0         |  out|   32|   ap_memory|             buff_A_62|         array|
|buff_A_63_address0   |  out|    6|   ap_memory|             buff_A_63|         array|
|buff_A_63_ce0        |  out|    1|   ap_memory|             buff_A_63|         array|
|buff_A_63_we0        |  out|    1|   ap_memory|             buff_A_63|         array|
|buff_A_63_d0         |  out|   32|   ap_memory|             buff_A_63|         array|
+---------------------+-----+-----+------------+----------------------+--------------+

