Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 93EFCC0219D
	for <qemu-riscv@archiver.kernel.org>; Mon, 10 Feb 2025 21:31:59 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1thbLs-0003u7-IZ; Mon, 10 Feb 2025 16:30:00 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1thbLq-0003qY-44
 for qemu-riscv@nongnu.org; Mon, 10 Feb 2025 16:29:58 -0500
Received: from mail-wm1-x330.google.com ([2a00:1450:4864:20::330])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1thbLn-0002CQ-Dy
 for qemu-riscv@nongnu.org; Mon, 10 Feb 2025 16:29:57 -0500
Received: by mail-wm1-x330.google.com with SMTP id
 5b1f17b1804b1-43946b5920cso8550825e9.1
 for <qemu-riscv@nongnu.org>; Mon, 10 Feb 2025 13:29:55 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1739222994; x=1739827794; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=WYUvy3QtP2AUaa/B3tYEfM+4wz3nraBak2/IB4Et0u8=;
 b=p7c2ZfKEaw7BHeh9NI3aSVmSaAcF7a9uO0jfbqq1x1TgRJj+RIxZjw2PygrYrldIN7
 NEL5ky2g0M9h62p9VxNqradG4hkp62dRMbL/+qQEAQigmNZhx/36ReFAglKz6zE3QMuB
 P1BR7IAS/SeNeFQb752163//guDXn8mv6qdP/tCGPiiehETN1mMoXXdsWmlyA5Yn/EhY
 Cgwq6nsH/nkwEBw8jptLcwge/RaybAPHahSqQkrK8ufqVYA4FDiwF0lfWbPuX2R2HWTl
 UxgF5R2nfAddHCch81MUtKcNBY8vhabo+uliXz5y/m/1jW5sJgxgX7iHi8iZyfkbOT1S
 vCEg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1739222994; x=1739827794;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=WYUvy3QtP2AUaa/B3tYEfM+4wz3nraBak2/IB4Et0u8=;
 b=i2AUo4O/tewJgVS1mb2xwb1DkQCwI/F6J7ytFjAcAJsslLv0jumSTSnIrV6/Y9G6iT
 pSBqxSPGNP2EFh/Ftvub6nHAWkfBPGK04V4S7M4fuA3kRXJkXUXOhpliSL76OlxUJNnG
 wK4XkxEMN/3Owqf2I6pL8ttBXKDUwxPqzNPOacp+gx5s7gszLpeBVt/ioKlGYVKF81Dr
 ZjlgFkN9jnvxfgmwZ9LbCB1eX73Dvr2wkCxOEy/wyCwMFXE5kMhMZJoU1Lc202FrRq6/
 rkHpMcmakM0/mGGgGiDPbG+OWeekMv9R+QJO3LU3Jyd6VwjVhzQc/5q86iH9Lt282ML4
 X2OQ==
X-Gm-Message-State: AOJu0YzEHPy2G8M0+0IwyVukQ4SeHpLOIg1463SJlvFGcj8U3EhfP7TO
 J4/Y+XNa7nAHMTaiOr6tijDxmiOD/id3OGItw00fnZLKTVY2wsq3qVcY0Dfm/8s=
X-Gm-Gg: ASbGnct59WbKGNNGz6XtCznxQpzK1vNfOHlxl76AMiZAA3ok/SiUUa+7CH4o2YTXMAb
 JSBKCrjW6YIB9R1XgQ6BrkSWzvmd91OkOvgKeAz55LRwaLiFZGkDII+PAGbgBJiVrEZ79N2SQI/
 reqRcQf/wnzWULqp7XTpGJBGv1H4UlUcSWZHbykASyw3UR3UH9ZKaPr7bG/yCX93tYCgDObgtOR
 Z6V/0PWnGoIV8VKdxLCjJJ8ScMqANB0yFXgtoMGw/sITCfCl/qxu+GewqOFVc5eehfLBM1fqyWv
 FabrboCZtXuRKb13wH+WoJZ5H3pRxkA9bMBA1j5pZtkbW2geRk0snHTh67zG5Ia8NQ==
X-Google-Smtp-Source: AGHT+IH5ALwlP0ZhR95HyQVBvnS8MJtDL7W5CgyoPSeFI6KEQ6xyhOKDOoEX36s9PG1YHLS/YuDzOQ==
X-Received: by 2002:a05:6000:1886:b0:38d:d99d:d221 with SMTP id
 ffacd0b85a97d-38dd99dd4e6mr5021186f8f.1.1739222993757; 
 Mon, 10 Feb 2025 13:29:53 -0800 (PST)
Received: from localhost.localdomain (88-187-86-199.subs.proxad.net.
 [88.187.86.199]) by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-4394127afcbsm54084965e9.23.2025.02.10.13.29.52
 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);
 Mon, 10 Feb 2025 13:29:52 -0800 (PST)
From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, qemu-arm@nongnu.org, Thomas Huth <thuth@redhat.com>,
 qemu-s390x@nongnu.org, Richard Henderson <richard.henderson@linaro.org>,
 qemu-ppc@nongnu.org,
 =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@linaro.org>
Subject: [PATCH v2 04/10] target/microblaze: Set disassemble_info::endian
 value in disas_set_info
Date: Mon, 10 Feb 2025 22:29:24 +0100
Message-ID: <20250210212931.62401-5-philmd@linaro.org>
X-Mailer: git-send-email 2.47.1
In-Reply-To: <20250210212931.62401-1-philmd@linaro.org>
References: <20250210212931.62401-1-philmd@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::330;
 envelope-from=philmd@linaro.org; helo=mail-wm1-x330.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

Have the CPUClass::disas_set_info() callback set the
disassemble_info::endian field.

Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Reviewed-by: Thomas Huth <thuth@redhat.com>
---
 target/microblaze/cpu.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/target/microblaze/cpu.c b/target/microblaze/cpu.c
index 13d194cef88..27089e3c579 100644
--- a/target/microblaze/cpu.c
+++ b/target/microblaze/cpu.c
@@ -224,6 +224,7 @@ static void mb_disas_set_info(CPUState *cpu, disassemble_info *info)
 {
     info->mach = bfd_arch_microblaze;
     info->print_insn = print_insn_microblaze;
+    info->endian = TARGET_BIG_ENDIAN ? BFD_ENDIAN_BIG : BFD_ENDIAN_LITTLE;
 }
 
 static void mb_cpu_realizefn(DeviceState *dev, Error **errp)
-- 
2.47.1


