0.6
2019.2
Nov  6 2019
21:57:16
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/ddr3_model.sv,1738949602,systemVerilog,,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/ddr3_model_parameters.vh,ddr3_model,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/ddr3_model_parameters.vh,1738949602,verilog,,,,,,,,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/example_top.v,1738949602,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_axi4_tg.v,,example_top,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_axi4_tg.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_axi4_wrapper.v,,mig_7series_v4_2_axi4_tg,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_axi4_wrapper.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_cmd_prbs_gen_axi.v,,mig_7series_v4_2_axi4_wrapper,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_cmd_prbs_gen_axi.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_data_gen_chk.v,,mig_7series_v4_2_cmd_prbs_gen_axi,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_data_gen_chk.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_tg.v,,mig_7series_v4_2_data_gen_chk,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/mig_7series_v4_2_tg.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/wiredly.v,,mig_7series_v4_2_tg,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/sim_tb_top.v,1738949602,verilog,,,,sim_tb_top,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/wiredly.v,1738949602,verilog,,,,WireDelay,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,,mig_7series_v4_2_axi_ctrl_addr_decode,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,,mig_7series_v4_2_axi_ctrl_read,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,,mig_7series_v4_2_axi_ctrl_reg,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,,mig_7series_v4_2_axi_ctrl_reg_bank,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,,mig_7series_v4_2_axi_ctrl_top,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,,mig_7series_v4_2_axi_ctrl_write,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,,mig_7series_v4_2_axi_mc,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,,mig_7series_v4_2_axi_mc_ar_channel,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,,mig_7series_v4_2_axi_mc_aw_channel,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,,mig_7series_v4_2_axi_mc_b_channel,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,,mig_7series_v4_2_axi_mc_cmd_arbiter,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,,mig_7series_v4_2_axi_mc_cmd_fsm,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,,mig_7series_v4_2_axi_mc_cmd_translator,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,,mig_7series_v4_2_axi_mc_fifo,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,,mig_7series_v4_2_axi_mc_incr_cmd,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,,mig_7series_v4_2_axi_mc_r_channel,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,,mig_7series_v4_2_axi_mc_simple_fifo,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,,mig_7series_v4_2_axi_mc_w_channel,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,,mig_7series_v4_2_axi_mc_wr_cmd_fsm,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,,mig_7series_v4_2_axi_mc_wrap_cmd,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,,mig_7series_v4_2_ddr_a_upsizer,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,,mig_7series_v4_2_ddr_axi_register_slice,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,,mig_7series_v4_2_ddr_axi_upsizer,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,,mig_7series_v4_2_ddr_axic_register_slice,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,,mig_7series_v4_2_ddr_carry_and,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,,mig_7series_v4_2_ddr_carry_latch_and,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,,mig_7series_v4_2_ddr_carry_latch_or,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,,mig_7series_v4_2_ddr_carry_or,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,,mig_7series_v4_2_ddr_command_fifo,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,,mig_7series_v4_2_ddr_comparator,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,,mig_7series_v4_2_ddr_comparator_sel,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,,mig_7series_v4_2_ddr_comparator_sel_static,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,,mig_7series_v4_2_ddr_r_upsizer,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,,mig_7series_v4_2_ddr_w_upsizer,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,,mig_7series_v4_2_fi_xor,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_axi,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/imports/example_top.v,,mig_7series_0,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1738949602,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,,mig_7series_v4_2_ddr_prbs_gen,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_skip_calib_tap,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,,../../../../imports,,,,,
d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1738949601,verilog,,d:/FPGA_Learning_Journey/Pro/DDR3___/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,,../../../../imports,,,,,
