#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Aug 29 10:39:49 2023
# Process ID: 4540
# Current directory: O:/ENGS 31/Final_project(final version)/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6304 O:\ENGS 31\Final_project(final version)\Vivado\Final_project.xpr
# Log file: O:/ENGS 31/Final_project(final version)/Vivado/vivado.log
# Journal file: O:/ENGS 31/Final_project(final version)/Vivado\vivado.jou
# Running On: mecha-10, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 4, Host memory: 16953 MB
#-----------------------------------------------------------
start_gui
WARNING: [Common 17-2002] xilinx_board_store is available in tool installation area but store's item catalog metadata file is not mapped correctly for 2021.2 release.
open_project {O:/ENGS 31/Final_project(final version)/Vivado/Final_project.xpr}
WARNING: [Board 49-26] cannot add Board Part alpha-data.com:admpa100_2ms:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/AlphaData/admpa100_2ms/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part alpha-data.com:admpa101_2ms:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/AlphaData/admpa101_2ms/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v1:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v1/1.2/board.xml as part xczu3eg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v2/1.1/board.xml as part xczu3eg-sbva484-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultra96v2:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultra96v2/1.2/board.xml as part xczu3eg-sbva484-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_7ev_cc:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_7ev_cc/1.5/board.xml as part xczu7ev-fbvb900-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_eg_iocc_production:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_3eg_iocc/1.2/board.xml as part xczu3eg-sfva625-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:ultrazed_eg_pciecc_production:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/ultrazed_3eg_pciecc/1.3/board.xml as part xczu3eg-sfva625-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Avnet/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-25/1.1/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/arty-s7-50/1.1/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Digilent/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g30m-c4ev-4e002g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g30m-c4ev-4e002g-e008g-lia/1.0/board.xml as part xczu4ev-fbvb900-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g30m-c7ev-4e004g-e008g-lea:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g30m-c7ev-4e004g-e008g-lea/1.0/board.xml as part xczu7ev-fbvb900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-11eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-11eg-4e004g-e008g-lia/1.0/board.xml as part xczu11eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-17eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-17eg-4e004g-e008g-lia/1.0/board.xml as part xczu17eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g35m-19eg-4e004g-e008g-lia:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g35m-19eg-4e004g-e008g-lia/1.0/board.xml as part xczu19eg-ffvc1760-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-2cg1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-2cg1-4e002g-e008g-bee/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-3eg1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-3eg1-4e002g-e008g-bee/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-4ev1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-4ev1-4e002g-e008g-bee/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-5ev1-4e002g-e008g-bed:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-5ev1-4e002g-e008g-bed/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part iwavesystems.com:iw-g36s-5ev1-4e002g-e008g-bee:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/iWave/iw-g36s-5ev1-4e002g-e008g-bee/1.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7cg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7CG/1.0/board.xml as part xczu7cg-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7eg:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7EG/1.0/board.xml as part xczu7eg-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:brk1900-7ev:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/BRK1900-7EV/1.0/board.xml as part xczu7ev-ffvc1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7305-s50:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7305-S50/1.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k160t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K160T/1.0/board.xml as part xc7k160tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k410t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K410T-3E/1.0/board.xml as part xc7k410tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k410t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K410T/1.0/board.xml as part xc7k410tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7350-k70t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7350-K70T/1.0/board.xml as part xc7k70tfbg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k160t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K160T-3E/1.0/board.xml as part xc7k160tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k160t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K160T/1.0/board.xml as part xc7k160tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k410t-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K410T-3E/1.0/board.xml as part xc7k410tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem7360-k410t:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM7360-K410T/1.0/board.xml as part xc7k410tffg676-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8310-au25p:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8310-AU25P/1.0/board.xml as part xcau25p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8320-au25p:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8320-AU25P/1.2/board.xml as part xcau25p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku060-3e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU060-3E/1.0/board.xml as part xcku060-ffva1517-3-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku060:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU060/1.0/board.xml as part xcku060-ffva1517-1-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part opalkelly.com:xem8350-ku115:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/OpalKelly/XEM8350-KU115/1.0/board.xml as part xcku115-flva1517-1-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:am0010_3eg_1i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/AM0010_3EG_1I/1.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:am0010_4ev_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/AM0010_4EV_1E/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_070_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_70_2C/1.0/board.xml as part xc7k70tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_070_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_70_2I/1.0/board.xml as part xc7k70tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2C/1.0/board.xml as part xc7k160tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2c:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2C/2.0/board.xml as part xc7k160tffg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_2I/1.0/board.xml as part xc7k160tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_160_3e:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_160_3E/2.0/board.xml as part xc7k160tffg676-3 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_325_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_325_2C/1.0/board.xml as part xc7k325tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_325_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_325_2I/1.0/board.xml as part xc7k325tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_410_2c:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_410_2C/1.0/board.xml as part xc7k410tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0741_410_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0741_410_2I/1.0/board.xml as part xc7k410tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0802_2cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0802_2CG_1E/1.0/board.xml as part xczu2cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0802_2cg_1e:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0802_2CG_1E/2.0/board.xml as part xczu2cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2CG_1E/1.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2CG_1E/2.0/board.xml as part xczu2cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2EG_1E/1.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_2eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_2EG_1E/2.0/board.xml as part xczu2eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/1.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/5.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/2.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3cg_1e_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3CG_1E/6.0/board.xml as part xczu3cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/1.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/3.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/5.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/2.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/4.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1e_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1E/6.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1I/3.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1I/4.0/board.xml as part xczu3eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1li:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1LI/3.0/board.xml as part xczu3eg-sfvc784-1l-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_3eg_1li_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_3EG_1LI/4.0/board.xml as part xczu3eg-sfvc784-1l-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4CG_1E/1.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4cg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4CG_1E/2.0/board.xml as part xczu4cg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/1.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/3.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/2.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1E/4.0/board.xml as part xczu4eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/3.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i:part0:5.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/5.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/4.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_1i_tebf0808:part0:6.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_1I/6.0/board.xml as part xczu4eg-sfvc784-1-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/1.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/3.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/2.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2E/4.0/board.xml as part xczu4eg-sfvc784-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/1.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/3.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/2.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4eg_2i_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EG_2I/4.0/board.xml as part xczu4eg-sfvc784-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/1.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/3.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/2.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1e_tebf0808:part0:4.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1E/4.0/board.xml as part xczu4ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0803_4ev_1i:part0:3.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Trenz_Electronic/TE0803_4EV_1I/3.0/board.xml as part xczu4ev-sfvc784-1-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-313] Project file moved from 'O:/ENGS 31/Final_project/Vivado' since last save.
INFO: [filemgmt 56-eexit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 10:41:17 2023...
_project(final version)/Vivado/Final_project.gen/sources_1', nor could it be found using path 'O:/ENGS 31/Final_project/Vivado/Final_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 1530.930 ; gain = 289.812
update_compile_order -fileset sources_1
rereset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 29 10:41:33 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 29 10:45:48 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/impl_1/runme.log
set_property USED_IN_SYNTHESIS 0 [get_files {{O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd}}]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 29 10:51:33 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Tue Aug 29 10:52:40 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/synth_1/runme.log
[Tue Aug 29 10:52:40 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FinalProject_shell
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2219.301 ; gain = 328.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FinalProject_shell' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:57]
	Parameter CLOCK_DIVIDER_RATIO bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'system_clock_generation' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:14' bound to instance 'clocking' of component 'system_clock_generation' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:234]
INFO: [Synth 8-638] synthesizing module 'system_clock_generation' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:25]
	Parameter CLOCK_DIVIDER_RATIO bound to: 10 - type: integer 
INFO: [Synth 8-113] binding component instance 'system_clock_buffer' to cell 'BUFG' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:63]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'clock_forwarding_ODDR' to cell 'ODDR' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'system_clock_generation' (1#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/system_clock_generation.vhd:25]
	Parameter FREQUENCY_DIVIDER_RATIO bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'tick_generator' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd:14' bound to instance 'tick_generation' of component 'tick_generator' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:241]
INFO: [Synth 8-638] synthesizing module 'tick_generator' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd:26]
	Parameter FREQUENCY_DIVIDER_RATIO bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tick_generator' (2#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/tick_generator.vhd:26]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button1_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:256]
INFO: [Synth 8-638] synthesizing module 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'button_interface' (3#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:24]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button2_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:262]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button3_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:269]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button4_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:275]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/button_interface.vhd:14' bound to instance 'button5_monopulse' of component 'button_interface' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:282]
INFO: [Synth 8-3491] module 'FinalProject_controller' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd:14' bound to instance 'controller' of component 'FinalProject_controller' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:291]
INFO: [Synth 8-638] synthesizing module 'FinalProject_controller' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_controller' (4#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Controller.vhd:33]
INFO: [Synth 8-3491] module 'FinalProject_datapath' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:14' bound to instance 'datapath' of component 'FinalProject_datapath' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:304]
INFO: [Synth 8-638] synthesizing module 'FinalProject_datapath' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:32]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:148]
WARNING: [Synth 8-614] signal 'high_second_four' is read in the process but is not in the sensitivity list [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:146]
WARNING: [Synth 8-614] signal 'high_first_four' is read in the process but is not in the sensitivity list [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element reset_reg was removed.  [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_datapath' (5#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_datapath.vhd:32]
INFO: [Synth 8-3491] module 'FinalProject_LFSR' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd:14' bound to instance 'led_lfsr' of component 'FinalProject_LFSR' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:317]
INFO: [Synth 8-638] synthesizing module 'FinalProject_LFSR' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_LFSR' (6#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_LFSR.vhd:29]
INFO: [Synth 8-3491] module 'FinalProject_Display' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:14' bound to instance 'led_display' of component 'FinalProject_Display' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:324]
INFO: [Synth 8-638] synthesizing module 'FinalProject_Display' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_Display' (7#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_Display.vhd:35]
INFO: [Synth 8-3491] module 'mux7seg' declared at 'O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:25' bound to instance 'seven_seg' of component 'mux7seg' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:351]
INFO: [Synth 8-638] synthesizing module 'mux7seg' [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:38]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:75]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:89]
INFO: [Synth 8-226] default block is never used [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'mux7seg' (8#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/mux7seg.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'FinalProject_shell' (9#1) [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sources_1/new/FinalProject_shell.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2279.570 ; gain = 389.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2298.363 ; gain = 408.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2298.363 ; gain = 408.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2310.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/constrs_1/new/FinalProject_constraints.xdc]
Finished Parsing XDC File [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/constrs_1/new/FinalProject_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2425.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2482.164 ; gain = 591.809
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2485.461 ; gain = 916.121
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 29 11:07:49 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2511.727 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636028A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4254.137 ; gain = 1742.410
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 29 11:09:54 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4292.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/constrs_1/new/FinalProject_constraints.xdc]
Finished Parsing XDC File [O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/constrs_1/new/FinalProject_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4391.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Tue Aug 29 11:16:20 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/synth_1/runme.log
[Tue Aug 29 11:16:20 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183636028A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636028A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property used_in_synthesis false [get_files  {{O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sim_1/new/FinalProject_Display_tb.vhd}}]
set_property used_in_synthesis true [get_files  {{O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sim_1/new/FinalProject_Display_tb.vhd}}]
set_property used_in_synthesis true [get_files  {{O:/ENGS 31/Final_project(final version)/Vivado/Final_project.srcs/sim_1/new/FinalProject_Shell_tb.vhd}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Tue Aug 29 11:33:32 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/synth_1/runme.log
[Tue Aug 29 11:33:32 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Tue Aug 29 11:35:13 2023] Launched synth_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/synth_1/runme.log
[Tue Aug 29 11:35:13 2023] Launched impl_1...
Run output will be captured here: O:/ENGS 31/Final_project(final version)/Vivado/Final_project.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 11:53:47 2023...
