TimeQuest Timing Analyzer report for counter_onboard
Sun Nov  2 16:08:04 2014
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Setup: 'clk_div:c0|clkout1M'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk_div:c0|clkout1M'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:c0|clkout1M'
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Setup: 'clk_div:c0|clkout1M'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Hold: 'clk_div:c0|clkout1M'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:c0|clkout1M'
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'clk'
 41. Fast 1200mV 0C Model Setup: 'clk_div:c0|clkout1M'
 42. Fast 1200mV 0C Model Hold: 'clk'
 43. Fast 1200mV 0C Model Hold: 'clk_div:c0|clkout1M'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:c0|clkout1M'
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Fast 1200mV 0C Model Metastability Report
 49. Multicorner Timing Analysis Summary
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; counter_onboard                                                 ;
; Device Family      ; Cyclone IV GX                                                   ;
; Device Name        ; EP4CGX150DF31C7                                                 ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; clk                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                 ;
; clk_div:c0|clkout1M ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:c0|clkout1M } ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 270.42 MHz ; 250.0 MHz       ; clk                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 829.19 MHz ; 400.0 MHz       ; clk_div:c0|clkout1M ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -2.698 ; -36.901       ;
; clk_div:c0|clkout1M ; -0.206 ; -0.412        ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -0.330 ; -0.330        ;
; clk_div:c0|clkout1M ; 0.393  ; 0.000         ;
+---------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clk                 ; -3.000 ; -39.000            ;
; clk_div:c0|clkout1M ; -1.500 ; -6.000             ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                   ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.698 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.605      ;
; -2.690 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.597      ;
; -2.646 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.553      ;
; -2.642 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.549      ;
; -2.622 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.529      ;
; -2.612 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.519      ;
; -2.606 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.513      ;
; -2.599 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.506      ;
; -2.585 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.492      ;
; -2.583 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.490      ;
; -2.560 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.467      ;
; -2.517 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.424      ;
; -2.509 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.416      ;
; -2.502 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.409      ;
; -2.475 ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.382      ;
; -2.471 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.378      ;
; -2.463 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.370      ;
; -2.428 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.335      ;
; -2.428 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.335      ;
; -2.427 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.334      ;
; -2.410 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.317      ;
; -2.397 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.304      ;
; -2.391 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.298      ;
; -2.369 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.276      ;
; -2.302 ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.209      ;
; -2.297 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.204      ;
; -2.297 ; clk_div:c0|internal_counter_1[21] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.204      ;
; -2.294 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.201      ;
; -2.283 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.190      ;
; -2.252 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.159      ;
; -2.240 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.147      ;
; -2.169 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.076      ;
; -2.164 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.071      ;
; -2.162 ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.091     ; 3.069      ;
; -2.151 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.058      ;
; -2.121 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.028      ;
; -2.120 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 3.027      ;
; -2.035 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.942      ;
; -2.034 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.941      ;
; -2.020 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.927      ;
; -1.994 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.901      ;
; -1.993 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.900      ;
; -1.987 ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.894      ;
; -1.975 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.882      ;
; -1.942 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.849      ;
; -1.903 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.810      ;
; -1.902 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.809      ;
; -1.897 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.804      ;
; -1.892 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.799      ;
; -1.889 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.796      ;
; -1.881 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.788      ;
; -1.865 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.772      ;
; -1.863 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.770      ;
; -1.862 ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.769      ;
; -1.862 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.769      ;
; -1.856 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.763      ;
; -1.850 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.757      ;
; -1.844 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.751      ;
; -1.843 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.750      ;
; -1.818 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.725      ;
; -1.811 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.718      ;
; -1.806 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.713      ;
; -1.805 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.712      ;
; -1.804 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.711      ;
; -1.798 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.705      ;
; -1.795 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.702      ;
; -1.784 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.691      ;
; -1.771 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.678      ;
; -1.771 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.678      ;
; -1.770 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.677      ;
; -1.761 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.668      ;
; -1.759 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.666      ;
; -1.758 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.665      ;
; -1.752 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.659      ;
; -1.749 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[16] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.656      ;
; -1.745 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.652      ;
; -1.733 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.640      ;
; -1.730 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.637      ;
; -1.730 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.637      ;
; -1.716 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.623      ;
; -1.710 ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.617      ;
; -1.708 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.615      ;
; -1.701 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.608      ;
; -1.698 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.605      ;
; -1.692 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.599      ;
; -1.685 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.592      ;
; -1.685 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.592      ;
; -1.663 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.570      ;
; -1.663 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[16] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.570      ;
; -1.651 ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.558      ;
; -1.644 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.551      ;
; -1.642 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.549      ;
; -1.639 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.546      ;
; -1.639 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.546      ;
; -1.638 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[15] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.545      ;
; -1.638 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.545      ;
; -1.632 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.539      ;
; -1.627 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.091     ; 2.534      ;
; -1.620 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[16] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.527      ;
; -1.617 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[14] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.524      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div:c0|clkout1M'                                                                                                        ;
+--------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; -0.206 ; counter:c2|internal_count[0] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 1.114      ;
; -0.206 ; counter:c2|internal_count[0] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 1.114      ;
; -0.196 ; counter:c2|internal_count[1] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 1.104      ;
; 0.066  ; counter:c2|internal_count[0] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 0.842      ;
; 0.082  ; counter:c2|internal_count[1] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 0.826      ;
; 0.095  ; counter:c2|internal_count[2] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 0.813      ;
; 0.143  ; counter:c2|internal_count[0] ; counter:c2|internal_count[0] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 0.765      ;
; 0.143  ; counter:c2|internal_count[2] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 0.765      ;
; 0.143  ; counter:c2|internal_count[3] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 0.765      ;
; 0.143  ; counter:c2|internal_count[1] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.090     ; 0.765      ;
+--------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------+-------------+--------------+------------+------------+
; -0.330 ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M ; clk         ; 0.000        ; 3.417      ; 3.535      ;
; 0.193  ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M ; clk         ; -0.500       ; 3.417      ; 3.558      ;
; 0.633  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.910      ;
; 0.633  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.910      ;
; 0.634  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.911      ;
; 0.635  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.912      ;
; 0.636  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.913      ;
; 0.636  ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.913      ;
; 0.636  ; clk_div:c0|internal_counter_1[21] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.913      ;
; 0.637  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[1]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.914      ;
; 0.637  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.914      ;
; 0.637  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.914      ;
; 0.638  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.915      ;
; 0.638  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.915      ;
; 0.638  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.915      ;
; 0.639  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[2]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.916      ;
; 0.649  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.926      ;
; 0.650  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.927      ;
; 0.652  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.929      ;
; 0.653  ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.091      ; 0.930      ;
; 0.798  ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.075      ;
; 0.799  ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.076      ;
; 0.950  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.227      ;
; 0.950  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.227      ;
; 0.951  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.228      ;
; 0.952  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.229      ;
; 0.955  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[2]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.232      ;
; 0.963  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.240      ;
; 0.964  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[1]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.241      ;
; 0.964  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.241      ;
; 0.964  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.241      ;
; 0.965  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.242      ;
; 0.965  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.242      ;
; 0.965  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.242      ;
; 0.966  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.243      ;
; 0.966  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.243      ;
; 0.967  ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.244      ;
; 0.968  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.245      ;
; 0.968  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.245      ;
; 0.969  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.246      ;
; 0.969  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.246      ;
; 0.969  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[2]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.246      ;
; 0.970  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.247      ;
; 0.970  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.247      ;
; 0.970  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.247      ;
; 0.971  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.248      ;
; 0.979  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.256      ;
; 0.980  ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.257      ;
; 0.982  ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[20] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.259      ;
; 0.984  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.261      ;
; 1.045  ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[22] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.322      ;
; 1.047  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[0]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.324      ;
; 1.053  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[0]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.330      ;
; 1.071  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.348      ;
; 1.071  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.348      ;
; 1.072  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.349      ;
; 1.073  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.350      ;
; 1.074  ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.351      ;
; 1.076  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.353      ;
; 1.076  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.353      ;
; 1.076  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.353      ;
; 1.077  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.354      ;
; 1.078  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.355      ;
; 1.081  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.358      ;
; 1.087  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.364      ;
; 1.089  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.366      ;
; 1.089  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.366      ;
; 1.090  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.367      ;
; 1.090  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.367      ;
; 1.090  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.367      ;
; 1.091  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.368      ;
; 1.091  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.368      ;
; 1.091  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.368      ;
; 1.092  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.369      ;
; 1.092  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.369      ;
; 1.094  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.371      ;
; 1.095  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.372      ;
; 1.095  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.372      ;
; 1.095  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.372      ;
; 1.096  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.373      ;
; 1.096  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.373      ;
; 1.096  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.373      ;
; 1.097  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.374      ;
; 1.105  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.382      ;
; 1.106  ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.383      ;
; 1.116  ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.393      ;
; 1.117  ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.394      ;
; 1.175  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[0]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.452      ;
; 1.197  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.474      ;
; 1.197  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.474      ;
; 1.198  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.475      ;
; 1.199  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.476      ;
; 1.202  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.479      ;
; 1.202  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.479      ;
; 1.202  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.479      ;
; 1.203  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.480      ;
; 1.204  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.481      ;
; 1.207  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.484      ;
; 1.213  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.490      ;
; 1.215  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.091      ; 1.492      ;
+--------+-----------------------------------+-----------------------------------+---------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div:c0|clkout1M'                                                                                                        ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; counter:c2|internal_count[1] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; counter:c2|internal_count[2] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; counter:c2|internal_count[3] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.669      ;
; 0.398 ; counter:c2|internal_count[0] ; counter:c2|internal_count[0] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.674      ;
; 0.429 ; counter:c2|internal_count[2] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.705      ;
; 0.437 ; counter:c2|internal_count[1] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.713      ;
; 0.448 ; counter:c2|internal_count[0] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.724      ;
; 0.662 ; counter:c2|internal_count[1] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.938      ;
; 0.671 ; counter:c2|internal_count[0] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.947      ;
; 0.672 ; counter:c2|internal_count[0] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.090      ; 0.948      ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|clkout1M               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[0]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[10] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[11] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[12] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[13] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[14] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[15] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[16] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[17] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[18] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[19] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[1]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[20] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[21] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[22] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[2]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[3]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[4]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[5]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[6]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[7]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[8]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[9]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|clkout1M               ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[0]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[10] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[11] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[12] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[13] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[14] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[15] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[16] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[17] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[18] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[19] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[1]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[20] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[21] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[22] ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[2]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[3]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[4]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[5]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[6]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[7]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[8]  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[9]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|clkout1M               ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[0]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[10] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[11] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[12] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[13] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[14] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[15] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[16] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[17] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[18] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[19] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[1]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[20] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[21] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[22] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[2]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[3]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[4]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[5]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[6]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[7]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[8]  ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[9]  ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                       ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]         ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk           ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|clkout1M|clk                   ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[0]|clk      ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[10]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[11]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[12]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[13]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[14]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[15]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[16]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[17]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[18]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[19]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[1]|clk      ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[20]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[21]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[22]|clk     ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[2]|clk      ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[3]|clk      ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[4]|clk      ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[5]|clk      ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[6]|clk      ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[7]|clk      ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[8]|clk      ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[9]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_div:c0|clkout1M'                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------+
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[0] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[1] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[2] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[3] ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[0] ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[1] ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[2] ;
; 0.184  ; 0.404        ; 0.220          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[3] ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[0] ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[1] ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[2] ;
; 0.406  ; 0.594        ; 0.188          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[3] ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[0]|clk     ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[1]|clk     ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[2]|clk     ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[3]|clk     ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|inclk[0] ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M|q                ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|inclk[0] ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|outclk   ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[0]|clk     ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[1]|clk     ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[2]|clk     ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[3]|clk     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; LED1      ; clk_div:c0|clkout1M ; 9.904 ; 9.780 ; Rise       ; clk_div:c0|clkout1M ;
; LED2      ; clk_div:c0|clkout1M ; 9.370 ; 9.481 ; Rise       ; clk_div:c0|clkout1M ;
; LED3      ; clk_div:c0|clkout1M ; 9.986 ; 9.946 ; Rise       ; clk_div:c0|clkout1M ;
; LED4      ; clk_div:c0|clkout1M ; 9.671 ; 9.601 ; Rise       ; clk_div:c0|clkout1M ;
+-----------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; LED1      ; clk_div:c0|clkout1M ; 9.538 ; 9.418 ; Rise       ; clk_div:c0|clkout1M ;
; LED2      ; clk_div:c0|clkout1M ; 9.025 ; 9.130 ; Rise       ; clk_div:c0|clkout1M ;
; LED3      ; clk_div:c0|clkout1M ; 9.616 ; 9.577 ; Rise       ; clk_div:c0|clkout1M ;
; LED4      ; clk_div:c0|clkout1M ; 9.314 ; 9.245 ; Rise       ; clk_div:c0|clkout1M ;
+-----------+---------------------+-------+-------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 292.91 MHz ; 250.0 MHz       ; clk                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 922.51 MHz ; 400.0 MHz       ; clk_div:c0|clkout1M ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -2.414 ; -30.648       ;
; clk_div:c0|clkout1M ; -0.084 ; -0.168        ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -0.278 ; -0.278        ;
; clk_div:c0|clkout1M ; 0.345  ; 0.000         ;
+---------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; -3.000 ; -39.000           ;
; clk_div:c0|clkout1M ; -1.500 ; -6.000            ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                    ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.414 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.330      ;
; -2.409 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.325      ;
; -2.372 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.288      ;
; -2.348 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.264      ;
; -2.337 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.253      ;
; -2.327 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.243      ;
; -2.324 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.240      ;
; -2.292 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.208      ;
; -2.268 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.184      ;
; -2.255 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.171      ;
; -2.247 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 3.163      ;
; -2.238 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.154      ;
; -2.213 ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.129      ;
; -2.205 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.121      ;
; -2.201 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.117      ;
; -2.181 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.097      ;
; -2.174 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.090      ;
; -2.170 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 3.086      ;
; -2.168 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.084      ;
; -2.145 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 3.061      ;
; -2.135 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 3.051      ;
; -2.060 ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 2.976      ;
; -2.057 ; clk_div:c0|internal_counter_1[21] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 2.973      ;
; -2.057 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.973      ;
; -2.056 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 2.972      ;
; -2.030 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.946      ;
; -2.007 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.923      ;
; -1.941 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.857      ;
; -1.936 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 2.852      ;
; -1.930 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.846      ;
; -1.915 ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.083     ; 2.831      ;
; -1.901 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.817      ;
; -1.895 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.811      ;
; -1.828 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.744      ;
; -1.817 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.733      ;
; -1.790 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.706      ;
; -1.785 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.701      ;
; -1.710 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.626      ;
; -1.709 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.625      ;
; -1.701 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.617      ;
; -1.697 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.613      ;
; -1.672 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.588      ;
; -1.668 ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.584      ;
; -1.661 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.577      ;
; -1.659 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.575      ;
; -1.654 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.570      ;
; -1.650 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.566      ;
; -1.620 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.536      ;
; -1.613 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.529      ;
; -1.610 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.526      ;
; -1.607 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.523      ;
; -1.596 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.512      ;
; -1.594 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.510      ;
; -1.588 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.504      ;
; -1.582 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.498      ;
; -1.578 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.494      ;
; -1.575 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.491      ;
; -1.572 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.488      ;
; -1.569 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.485      ;
; -1.563 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.479      ;
; -1.557 ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.473      ;
; -1.553 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.469      ;
; -1.551 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.467      ;
; -1.548 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.464      ;
; -1.538 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.454      ;
; -1.537 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.453      ;
; -1.534 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.450      ;
; -1.513 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.429      ;
; -1.500 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.416      ;
; -1.486 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.402      ;
; -1.483 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.399      ;
; -1.480 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.396      ;
; -1.480 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.396      ;
; -1.478 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.394      ;
; -1.476 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.392      ;
; -1.476 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.392      ;
; -1.469 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.385      ;
; -1.466 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.382      ;
; -1.463 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.379      ;
; -1.451 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.367      ;
; -1.447 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[16] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.363      ;
; -1.445 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.361      ;
; -1.433 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.349      ;
; -1.432 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.348      ;
; -1.431 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.347      ;
; -1.428 ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.344      ;
; -1.426 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.342      ;
; -1.422 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.338      ;
; -1.420 ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.336      ;
; -1.418 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.334      ;
; -1.407 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.323      ;
; -1.390 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.083     ; 2.306      ;
; -1.373 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.289      ;
; -1.370 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[16] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.286      ;
; -1.364 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.280      ;
; -1.364 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.280      ;
; -1.362 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[15] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.278      ;
; -1.360 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.276      ;
; -1.346 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.262      ;
; -1.342 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.083     ; 2.258      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div:c0|clkout1M'                                                                                                         ;
+--------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; -0.084 ; counter:c2|internal_count[0] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 1.002      ;
; -0.084 ; counter:c2|internal_count[0] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 1.002      ;
; -0.077 ; counter:c2|internal_count[1] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 0.995      ;
; 0.156  ; counter:c2|internal_count[0] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 0.762      ;
; 0.170  ; counter:c2|internal_count[1] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 0.748      ;
; 0.181  ; counter:c2|internal_count[2] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 0.737      ;
; 0.235  ; counter:c2|internal_count[0] ; counter:c2|internal_count[0] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 0.683      ;
; 0.235  ; counter:c2|internal_count[2] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 0.683      ;
; 0.235  ; counter:c2|internal_count[3] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 0.683      ;
; 0.235  ; counter:c2|internal_count[1] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.081     ; 0.683      ;
+--------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------+-------------+--------------+------------+------------+
; -0.278 ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M ; clk         ; 0.000        ; 3.106      ; 3.242      ;
; 0.160  ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M ; clk         ; -0.500       ; 3.106      ; 3.180      ;
; 0.578  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.832      ;
; 0.579  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.833      ;
; 0.579  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.833      ;
; 0.580  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[1]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.834      ;
; 0.580  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.834      ;
; 0.580  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.834      ;
; 0.580  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.834      ;
; 0.580  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.834      ;
; 0.581  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.835      ;
; 0.582  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.836      ;
; 0.582  ; clk_div:c0|internal_counter_1[21] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.836      ;
; 0.583  ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.837      ;
; 0.584  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[2]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.838      ;
; 0.584  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.838      ;
; 0.592  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.846      ;
; 0.593  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.847      ;
; 0.594  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.848      ;
; 0.597  ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.851      ;
; 0.741  ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.995      ;
; 0.741  ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.083      ; 0.995      ;
; 0.866  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.120      ;
; 0.866  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[2]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.120      ;
; 0.866  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.120      ;
; 0.867  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.121      ;
; 0.867  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.121      ;
; 0.867  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.121      ;
; 0.868  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.122      ;
; 0.868  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.122      ;
; 0.868  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.122      ;
; 0.870  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[1]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.124      ;
; 0.870  ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.124      ;
; 0.870  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.124      ;
; 0.872  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.126      ;
; 0.872  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.126      ;
; 0.877  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.131      ;
; 0.878  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.132      ;
; 0.878  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.132      ;
; 0.879  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.133      ;
; 0.879  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.133      ;
; 0.881  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.135      ;
; 0.881  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.135      ;
; 0.881  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.135      ;
; 0.881  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[2]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.135      ;
; 0.883  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.137      ;
; 0.883  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.137      ;
; 0.885  ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.139      ;
; 0.892  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.146      ;
; 0.897  ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[20] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.151      ;
; 0.940  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[0]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.194      ;
; 0.946  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[0]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.200      ;
; 0.959  ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[22] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.213      ;
; 0.965  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.219      ;
; 0.965  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.219      ;
; 0.966  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.220      ;
; 0.966  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.220      ;
; 0.967  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.221      ;
; 0.969  ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.223      ;
; 0.975  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.229      ;
; 0.976  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.230      ;
; 0.976  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.230      ;
; 0.976  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.230      ;
; 0.977  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.231      ;
; 0.977  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.231      ;
; 0.977  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.231      ;
; 0.978  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.232      ;
; 0.978  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.232      ;
; 0.978  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.232      ;
; 0.980  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.234      ;
; 0.980  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.234      ;
; 0.980  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.234      ;
; 0.982  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.236      ;
; 0.982  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.236      ;
; 0.987  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.241      ;
; 0.988  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.242      ;
; 0.989  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.243      ;
; 0.989  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.243      ;
; 0.991  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.245      ;
; 0.991  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.245      ;
; 0.991  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.245      ;
; 0.991  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.245      ;
; 0.993  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.247      ;
; 0.993  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.247      ;
; 0.995  ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.249      ;
; 1.027  ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.281      ;
; 1.027  ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.281      ;
; 1.059  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[0]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.313      ;
; 1.075  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.329      ;
; 1.075  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.329      ;
; 1.076  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.330      ;
; 1.076  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.330      ;
; 1.077  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.331      ;
; 1.082  ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.336      ;
; 1.083  ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.337      ;
; 1.085  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.339      ;
; 1.086  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.340      ;
; 1.086  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.340      ;
; 1.086  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.340      ;
; 1.087  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.083      ; 1.341      ;
+--------+-----------------------------------+-----------------------------------+---------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div:c0|clkout1M'                                                                                                         ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; counter:c2|internal_count[1] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; counter:c2|internal_count[2] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; counter:c2|internal_count[3] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.597      ;
; 0.356 ; counter:c2|internal_count[0] ; counter:c2|internal_count[0] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.608      ;
; 0.386 ; counter:c2|internal_count[2] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.638      ;
; 0.393 ; counter:c2|internal_count[1] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.645      ;
; 0.404 ; counter:c2|internal_count[0] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.656      ;
; 0.606 ; counter:c2|internal_count[1] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.858      ;
; 0.613 ; counter:c2|internal_count[0] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.865      ;
; 0.613 ; counter:c2|internal_count[0] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.081      ; 0.865      ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|clkout1M               ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[0]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[10] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[11] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[12] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[13] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[14] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[15] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[16] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[17] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[18] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[19] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[1]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[20] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[21] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[22] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[2]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[3]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[4]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[5]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[6]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[7]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[8]  ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[9]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|clkout1M               ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[0]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[10] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[11] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[12] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[13] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[14] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[15] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[16] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[17] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[18] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[19] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[1]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[20] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[21] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[22] ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[2]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[3]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[4]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[5]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[6]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[7]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[8]  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[9]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|clkout1M               ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[0]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[10] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[11] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[12] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[13] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[14] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[15] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[16] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[17] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[18] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[19] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[1]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[20] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[21] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[22] ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[2]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[3]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[4]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[5]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[6]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[7]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[8]  ;
; 0.356  ; 0.542        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[9]  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                       ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]         ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk           ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|clkout1M|clk                   ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[0]|clk      ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[10]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[11]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[12]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[13]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[14]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[15]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[16]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[17]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[18]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[19]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[1]|clk      ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[20]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[21]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[22]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[2]|clk      ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[3]|clk      ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[4]|clk      ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[5]|clk      ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[6]|clk      ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[7]|clk      ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[8]|clk      ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; c0|internal_counter_1[9]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_div:c0|clkout1M'                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------+
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[0] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[1] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[2] ;
; -1.500 ; 1.000        ; 2.500          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[3] ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[0] ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[1] ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[2] ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[3] ;
; 0.409  ; 0.595        ; 0.186          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[0] ;
; 0.409  ; 0.595        ; 0.186          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[1] ;
; 0.409  ; 0.595        ; 0.186          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[2] ;
; 0.409  ; 0.595        ; 0.186          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[3] ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[0]|clk     ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[1]|clk     ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[2]|clk     ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[3]|clk     ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|inclk[0] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|outclk   ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[0]|clk     ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[1]|clk     ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[2]|clk     ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[3]|clk     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; LED1      ; clk_div:c0|clkout1M ; 8.986 ; 8.762 ; Rise       ; clk_div:c0|clkout1M ;
; LED2      ; clk_div:c0|clkout1M ; 8.519 ; 8.468 ; Rise       ; clk_div:c0|clkout1M ;
; LED3      ; clk_div:c0|clkout1M ; 9.066 ; 8.917 ; Rise       ; clk_div:c0|clkout1M ;
; LED4      ; clk_div:c0|clkout1M ; 8.785 ; 8.601 ; Rise       ; clk_div:c0|clkout1M ;
+-----------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; LED1      ; clk_div:c0|clkout1M ; 8.643 ; 8.427 ; Rise       ; clk_div:c0|clkout1M ;
; LED2      ; clk_div:c0|clkout1M ; 8.194 ; 8.144 ; Rise       ; clk_div:c0|clkout1M ;
; LED3      ; clk_div:c0|clkout1M ; 8.720 ; 8.576 ; Rise       ; clk_div:c0|clkout1M ;
; LED4      ; clk_div:c0|clkout1M ; 8.449 ; 8.272 ; Rise       ; clk_div:c0|clkout1M ;
+-----------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -0.812 ; -6.400        ;
; clk_div:c0|clkout1M ; 0.403  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; -0.350 ; -0.350        ;
; clk_div:c0|clkout1M ; 0.175  ; 0.000         ;
+---------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; -3.000 ; -27.335           ;
; clk_div:c0|clkout1M ; -1.000 ; -4.000            ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                    ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.812 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.750      ;
; -0.787 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.725      ;
; -0.785 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.723      ;
; -0.771 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.709      ;
; -0.769 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.707      ;
; -0.768 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.706      ;
; -0.766 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.704      ;
; -0.756 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.694      ;
; -0.746 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.684      ;
; -0.746 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.684      ;
; -0.745 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.683      ;
; -0.744 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.682      ;
; -0.698 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.636      ;
; -0.698 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.636      ;
; -0.693 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.631      ;
; -0.684 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.622      ;
; -0.682 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.620      ;
; -0.679 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.617      ;
; -0.676 ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.614      ;
; -0.671 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.609      ;
; -0.669 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.607      ;
; -0.664 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.602      ;
; -0.651 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.589      ;
; -0.636 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.574      ;
; -0.630 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.568      ;
; -0.625 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.563      ;
; -0.609 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.547      ;
; -0.604 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.542      ;
; -0.600 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.538      ;
; -0.597 ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.535      ;
; -0.590 ; clk_div:c0|internal_counter_1[21] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.528      ;
; -0.563 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.501      ;
; -0.557 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.495      ;
; -0.543 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.481      ;
; -0.541 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.479      ;
; -0.531 ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.469      ;
; -0.531 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|clkout1M               ; clk          ; clk         ; 1.000        ; -0.049     ; 1.469      ;
; -0.504 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.442      ;
; -0.496 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.434      ;
; -0.493 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.431      ;
; -0.489 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.427      ;
; -0.476 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.414      ;
; -0.472 ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.410      ;
; -0.468 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.406      ;
; -0.437 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.375      ;
; -0.436 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.374      ;
; -0.432 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.370      ;
; -0.428 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.366      ;
; -0.427 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.365      ;
; -0.425 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.363      ;
; -0.422 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.360      ;
; -0.409 ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.347      ;
; -0.406 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.344      ;
; -0.404 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.342      ;
; -0.401 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.339      ;
; -0.400 ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.338      ;
; -0.399 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.337      ;
; -0.390 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.328      ;
; -0.388 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.326      ;
; -0.386 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.324      ;
; -0.376 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.314      ;
; -0.376 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.314      ;
; -0.376 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.314      ;
; -0.374 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.312      ;
; -0.372 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.310      ;
; -0.369 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.307      ;
; -0.368 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.306      ;
; -0.365 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.303      ;
; -0.365 ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.303      ;
; -0.365 ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.303      ;
; -0.364 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[16] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.302      ;
; -0.363 ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.301      ;
; -0.361 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.299      ;
; -0.360 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.298      ;
; -0.359 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.297      ;
; -0.359 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.297      ;
; -0.352 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.290      ;
; -0.335 ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.273      ;
; -0.331 ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.269      ;
; -0.325 ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.263      ;
; -0.318 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.256      ;
; -0.318 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[16] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.256      ;
; -0.317 ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.255      ;
; -0.309 ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.247      ;
; -0.308 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.246      ;
; -0.307 ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.245      ;
; -0.306 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[22] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.244      ;
; -0.304 ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[18] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.242      ;
; -0.301 ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.239      ;
; -0.301 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.239      ;
; -0.300 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[15] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.238      ;
; -0.297 ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[16] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.235      ;
; -0.296 ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[14] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.234      ;
; -0.295 ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.233      ;
; -0.293 ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[21] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.231      ;
; -0.292 ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[15] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.230      ;
; -0.291 ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[19] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.229      ;
; -0.291 ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[17] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.229      ;
; -0.290 ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[0]  ; clk          ; clk         ; 1.000        ; -0.049     ; 1.228      ;
; -0.290 ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[20] ; clk          ; clk         ; 1.000        ; -0.049     ; 1.228      ;
+--------+-----------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div:c0|clkout1M'                                                                                                        ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; counter:c2|internal_count[0] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.536      ;
; 0.403 ; counter:c2|internal_count[0] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.536      ;
; 0.411 ; counter:c2|internal_count[1] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.528      ;
; 0.538 ; counter:c2|internal_count[0] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.401      ;
; 0.548 ; counter:c2|internal_count[1] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.391      ;
; 0.556 ; counter:c2|internal_count[2] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.383      ;
; 0.580 ; counter:c2|internal_count[0] ; counter:c2|internal_count[0] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.359      ;
; 0.580 ; counter:c2|internal_count[2] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.359      ;
; 0.580 ; counter:c2|internal_count[3] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.359      ;
; 0.580 ; counter:c2|internal_count[1] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 1.000        ; -0.048     ; 0.359      ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------+-------------+--------------+------------+------------+
; -0.350 ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M ; clk         ; 0.000        ; 1.816      ; 1.685      ;
; 0.287  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.420      ;
; 0.287  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.420      ;
; 0.288  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.421      ;
; 0.288  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.421      ;
; 0.288  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.421      ;
; 0.289  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.422      ;
; 0.289  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.422      ;
; 0.289  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.422      ;
; 0.289  ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.422      ;
; 0.289  ; clk_div:c0|internal_counter_1[21] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.422      ;
; 0.290  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[1]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.423      ;
; 0.290  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[2]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.423      ;
; 0.290  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.423      ;
; 0.290  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.423      ;
; 0.296  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.429      ;
; 0.296  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.429      ;
; 0.297  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.430      ;
; 0.297  ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.430      ;
; 0.338  ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M               ; clk_div:c0|clkout1M ; clk         ; -0.500       ; 1.816      ; 1.873      ;
; 0.356  ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.489      ;
; 0.356  ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.489      ;
; 0.436  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.569      ;
; 0.436  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.569      ;
; 0.437  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.570      ;
; 0.437  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.570      ;
; 0.439  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[2]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.572      ;
; 0.444  ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[20] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.577      ;
; 0.445  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.578      ;
; 0.445  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.578      ;
; 0.446  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.579      ;
; 0.447  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.580      ;
; 0.447  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.580      ;
; 0.447  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.580      ;
; 0.448  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.581      ;
; 0.448  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.581      ;
; 0.448  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[1]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.581      ;
; 0.448  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.581      ;
; 0.449  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.582      ;
; 0.450  ; clk_div:c0|internal_counter_1[20] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.583      ;
; 0.450  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.583      ;
; 0.450  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.583      ;
; 0.450  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.583      ;
; 0.451  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.584      ;
; 0.451  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.584      ;
; 0.451  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.584      ;
; 0.451  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[2]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.584      ;
; 0.455  ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.588      ;
; 0.455  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.588      ;
; 0.458  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.591      ;
; 0.463  ; clk_div:c0|internal_counter_1[22] ; clk_div:c0|internal_counter_1[22] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.596      ;
; 0.499  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.632      ;
; 0.499  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.632      ;
; 0.500  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.633      ;
; 0.500  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.633      ;
; 0.501  ; clk_div:c0|internal_counter_1[19] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.634      ;
; 0.502  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[0]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.635      ;
; 0.502  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.635      ;
; 0.502  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.635      ;
; 0.502  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.635      ;
; 0.503  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.636      ;
; 0.503  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.636      ;
; 0.504  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[0]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.637      ;
; 0.505  ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.638      ;
; 0.505  ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.638      ;
; 0.505  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.638      ;
; 0.508  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.641      ;
; 0.508  ; clk_div:c0|internal_counter_1[17] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.641      ;
; 0.511  ; clk_div:c0|internal_counter_1[5]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.644      ;
; 0.512  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.645      ;
; 0.513  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.646      ;
; 0.513  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.646      ;
; 0.513  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.646      ;
; 0.514  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.647      ;
; 0.514  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[9]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.647      ;
; 0.514  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.647      ;
; 0.514  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[3]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.647      ;
; 0.515  ; clk_div:c0|internal_counter_1[12] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.648      ;
; 0.516  ; clk_div:c0|internal_counter_1[10] ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.649      ;
; 0.516  ; clk_div:c0|internal_counter_1[8]  ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.649      ;
; 0.516  ; clk_div:c0|internal_counter_1[4]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.649      ;
; 0.517  ; clk_div:c0|internal_counter_1[14] ; clk_div:c0|internal_counter_1[18] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.650      ;
; 0.517  ; clk_div:c0|internal_counter_1[6]  ; clk_div:c0|internal_counter_1[10] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.650      ;
; 0.517  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[6]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.650      ;
; 0.517  ; clk_div:c0|internal_counter_1[0]  ; clk_div:c0|internal_counter_1[4]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.650      ;
; 0.521  ; clk_div:c0|internal_counter_1[18] ; clk_div:c0|internal_counter_1[21] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.654      ;
; 0.521  ; clk_div:c0|internal_counter_1[16] ; clk_div:c0|internal_counter_1[19] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.654      ;
; 0.560  ; clk_div:c0|internal_counter_1[2]  ; clk_div:c0|internal_counter_1[0]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.693      ;
; 0.565  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.698      ;
; 0.565  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[13] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.698      ;
; 0.566  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[11] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.699      ;
; 0.566  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[7]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.699      ;
; 0.568  ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[15] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.701      ;
; 0.568  ; clk_div:c0|internal_counter_1[15] ; clk_div:c0|internal_counter_1[17] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.701      ;
; 0.568  ; clk_div:c0|internal_counter_1[1]  ; clk_div:c0|internal_counter_1[5]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.701      ;
; 0.568  ; clk_div:c0|internal_counter_1[11] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.701      ;
; 0.568  ; clk_div:c0|internal_counter_1[9]  ; clk_div:c0|internal_counter_1[14] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.701      ;
; 0.569  ; clk_div:c0|internal_counter_1[7]  ; clk_div:c0|internal_counter_1[12] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.702      ;
; 0.569  ; clk_div:c0|internal_counter_1[3]  ; clk_div:c0|internal_counter_1[8]  ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.702      ;
; 0.571  ; clk_div:c0|internal_counter_1[13] ; clk_div:c0|internal_counter_1[16] ; clk                 ; clk         ; 0.000        ; 0.049      ; 0.704      ;
+--------+-----------------------------------+-----------------------------------+---------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div:c0|clkout1M'                                                                                                         ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; counter:c2|internal_count[1] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; counter:c2|internal_count[2] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; counter:c2|internal_count[3] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; counter:c2|internal_count[0] ; counter:c2|internal_count[0] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.314      ;
; 0.193 ; counter:c2|internal_count[2] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.325      ;
; 0.197 ; counter:c2|internal_count[1] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.329      ;
; 0.205 ; counter:c2|internal_count[0] ; counter:c2|internal_count[1] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.337      ;
; 0.302 ; counter:c2|internal_count[1] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.434      ;
; 0.309 ; counter:c2|internal_count[0] ; counter:c2|internal_count[2] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.441      ;
; 0.309 ; counter:c2|internal_count[0] ; counter:c2|internal_count[3] ; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 0.000        ; 0.048      ; 0.441      ;
+-------+------------------------------+------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|clkout1M               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_div:c0|internal_counter_1[9]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[0]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[10] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[11] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[12] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[13] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[14] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[15] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[16] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[17] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[18] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[19] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[1]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[20] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[21] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[22] ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[2]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[3]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[4]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[5]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[6]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[7]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[8]  ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|internal_counter_1[9]  ;
; -0.013 ; 0.171        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_div:c0|clkout1M               ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                       ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]         ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk           ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|clkout1M|clk                   ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[0]|clk      ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[10]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[11]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[12]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[13]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[14]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[15]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[16]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[17]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[18]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[19]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[1]|clk      ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[20]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[21]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[22]|clk     ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[2]|clk      ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[3]|clk      ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[4]|clk      ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[5]|clk      ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[6]|clk      ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[7]|clk      ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[8]|clk      ;
; 0.165  ; 0.165        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; c0|internal_counter_1[9]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                       ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|clkout1M               ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[0]  ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[10] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[11] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[12] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[13] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[14] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[15] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[16] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[17] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[18] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[19] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[1]  ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[20] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[21] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[22] ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[2]  ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[3]  ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[4]  ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[5]  ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[6]  ;
; 0.613  ; 0.829        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_div:c0|internal_counter_1[7]  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_div:c0|clkout1M'                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[3] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[0] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[1] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[2] ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[3] ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[0] ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[1] ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[2] ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; counter:c2|internal_count[3] ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|inclk[0] ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|outclk   ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[0]|clk     ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[1]|clk     ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[2]|clk     ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M|q                ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[0]|clk     ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[1]|clk     ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[2]|clk     ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_div:c0|clkout1M ; Rise       ; c2|internal_count[3]|clk     ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|inclk[0] ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clk_div:c0|clkout1M ; Rise       ; c0|clkout1M~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; LED1      ; clk_div:c0|clkout1M ; 5.181 ; 5.461 ; Rise       ; clk_div:c0|clkout1M ;
; LED2      ; clk_div:c0|clkout1M ; 4.963 ; 5.229 ; Rise       ; clk_div:c0|clkout1M ;
; LED3      ; clk_div:c0|clkout1M ; 5.284 ; 5.579 ; Rise       ; clk_div:c0|clkout1M ;
; LED4      ; clk_div:c0|clkout1M ; 5.104 ; 5.362 ; Rise       ; clk_div:c0|clkout1M ;
+-----------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; LED1      ; clk_div:c0|clkout1M ; 4.990 ; 5.259 ; Rise       ; clk_div:c0|clkout1M ;
; LED2      ; clk_div:c0|clkout1M ; 4.779 ; 5.036 ; Rise       ; clk_div:c0|clkout1M ;
; LED3      ; clk_div:c0|clkout1M ; 5.088 ; 5.372 ; Rise       ; clk_div:c0|clkout1M ;
; LED4      ; clk_div:c0|clkout1M ; 4.916 ; 5.163 ; Rise       ; clk_div:c0|clkout1M ;
+-----------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+---------+--------+----------+---------+---------------------+
; Clock                ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack     ; -2.698  ; -0.350 ; N/A      ; N/A     ; -3.000              ;
;  clk                 ; -2.698  ; -0.350 ; N/A      ; N/A     ; -3.000              ;
;  clk_div:c0|clkout1M ; -0.206  ; 0.175  ; N/A      ; N/A     ; -1.500              ;
; Design-wide TNS      ; -37.313 ; -0.35  ; 0.0      ; 0.0     ; -45.0               ;
;  clk                 ; -36.901 ; -0.350 ; N/A      ; N/A     ; -39.000             ;
;  clk_div:c0|clkout1M ; -0.412  ; 0.000  ; N/A      ; N/A     ; -6.000              ;
+----------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; LED1      ; clk_div:c0|clkout1M ; 9.904 ; 9.780 ; Rise       ; clk_div:c0|clkout1M ;
; LED2      ; clk_div:c0|clkout1M ; 9.370 ; 9.481 ; Rise       ; clk_div:c0|clkout1M ;
; LED3      ; clk_div:c0|clkout1M ; 9.986 ; 9.946 ; Rise       ; clk_div:c0|clkout1M ;
; LED4      ; clk_div:c0|clkout1M ; 9.671 ; 9.601 ; Rise       ; clk_div:c0|clkout1M ;
+-----------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+-----------+---------------------+-------+-------+------------+---------------------+
; Data Port ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-----------+---------------------+-------+-------+------------+---------------------+
; LED1      ; clk_div:c0|clkout1M ; 4.990 ; 5.259 ; Rise       ; clk_div:c0|clkout1M ;
; LED2      ; clk_div:c0|clkout1M ; 4.779 ; 5.036 ; Rise       ; clk_div:c0|clkout1M ;
; LED3      ; clk_div:c0|clkout1M ; 5.088 ; 5.372 ; Rise       ; clk_div:c0|clkout1M ;
; LED4      ; clk_div:c0|clkout1M ; 4.916 ; 5.163 ; Rise       ; clk_div:c0|clkout1M ;
+-----------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; push_button         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clk                 ; clk                 ; 368      ; 0        ; 0        ; 0        ;
; clk_div:c0|clkout1M ; clk                 ; 1        ; 1        ; 0        ; 0        ;
; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 10       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clk                 ; clk                 ; 368      ; 0        ; 0        ; 0        ;
; clk_div:c0|clkout1M ; clk                 ; 1        ; 1        ; 0        ; 0        ;
; clk_div:c0|clkout1M ; clk_div:c0|clkout1M ; 10       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov  2 16:08:00 2014
Info: Command: quartus_sta counter_onboard -c counter_onboard
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'counter_onboard.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_div:c0|clkout1M clk_div:c0|clkout1M
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.698
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.698       -36.901 clk 
    Info (332119):    -0.206        -0.412 clk_div:c0|clkout1M 
Info (332146): Worst-case hold slack is -0.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.330        -0.330 clk 
    Info (332119):     0.393         0.000 clk_div:c0|clkout1M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -39.000 clk 
    Info (332119):    -1.500        -6.000 clk_div:c0|clkout1M 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.414       -30.648 clk 
    Info (332119):    -0.084        -0.168 clk_div:c0|clkout1M 
Info (332146): Worst-case hold slack is -0.278
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.278        -0.278 clk 
    Info (332119):     0.345         0.000 clk_div:c0|clkout1M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -39.000 clk 
    Info (332119):    -1.500        -6.000 clk_div:c0|clkout1M 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.812
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.812        -6.400 clk 
    Info (332119):     0.403         0.000 clk_div:c0|clkout1M 
Info (332146): Worst-case hold slack is -0.350
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.350        -0.350 clk 
    Info (332119):     0.175         0.000 clk_div:c0|clkout1M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -27.335 clk 
    Info (332119):    -1.000        -4.000 clk_div:c0|clkout1M 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 419 megabytes
    Info: Processing ended: Sun Nov  2 16:08:04 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


