/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_b_topm.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/4/10 3:58p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 15:18:01 2010
 *                 MD5 Checksum         bdf8d5080847df3bd92848d5b0a3a329
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3128/rdb/a0/bchp_ds_b_topm.h $
 * 
 * Hydra_Software_Devel/1   10/4/10 3:58p farshidf
 * SW3128-1: new header file
 *
 ***************************************************************************/

#ifndef BCHP_DS_B_TOPM_H__
#define BCHP_DS_B_TOPM_H__

/***************************************************************************
 *DS_B_TOPM - DS_B Top Micro clock domain Registers
 ***************************************************************************/
#define BCHP_DS_B_TOPM_README                    0x000b2000 /* DS Top SPARE1 Register */
#define BCHP_DS_B_TOPM_REVID                     0x000b2004 /* Revision ID Register */
#define BCHP_DS_B_TOPM_RST_MASK                  0x000b2008 /* DS Top Reset Mask Register */
#define BCHP_DS_B_TOPM_GBL                       0x000b2010 /* DS Top control Register */
#define BCHP_DS_B_TOPM_L2_IRQSTS                 0x000b2014 /* Interrupt Status Register */
#define BCHP_DS_B_TOPM_L2_IRQSET                 0x000b2018 /* Set Interrupt Status Register */
#define BCHP_DS_B_TOPM_L2_IRQCLR                 0x000b201c /* Clear Interrupt Status Register */
#define BCHP_DS_B_TOPM_L2_IRQMSK                 0x000b2020 /* Interrupt Mask Register */
#define BCHP_DS_B_TOPM_L2_IRQMSET                0x000b2024 /* Set Interrupt Mask Register */
#define BCHP_DS_B_TOPM_L2_IRQMCLR                0x000b2028 /* Clear Interrupt Mask Register */
#define BCHP_DS_B_TOPM_TP_CTL                    0x000b202c /* DS Top testport out control */
#define BCHP_DS_B_TOPM_TPOUT_CTL                 0x000b2030 /* DS Top testport out control */
#define BCHP_DS_B_TOPM_TPOUT                     0x000b2034 /* DS Top testport out control */
#define BCHP_DS_B_TOPM_TP_TEST_MISC0             0x000b2038 /* TP Test Register 0 */
#define BCHP_DS_B_TOPM_TP_TEST_MISC1             0x000b203c /* TP Test Register 1 */
#define BCHP_DS_B_TOPM_TP_TEST_MISC2             0x000b2040 /* TP Test Register 2 */
#define BCHP_DS_B_TOPM_TP_TEST_MODE              0x000b2044 /* TP Test Register 3 */
#define BCHP_DS_B_TOPM_STATUS                    0x000b2048 /* DS Top status */
#define BCHP_DS_B_TOPM_SW_SPARE1                 0x000b2050 /* DS Top Software SPARE1 Register */
#define BCHP_DS_B_TOPM_SW_SPARE2                 0x000b2054 /* DS Top Software SPARE2 Register */
#define BCHP_DS_B_TOPM_SPARE1                    0x000b2058 /* DS Top SPARE1 Register */
#define BCHP_DS_B_TOPM_FE_CTL                    0x000b205c /* DS Top FE control Register */

#endif /* #ifndef BCHP_DS_B_TOPM_H__ */

/* End of File */
