Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb 16 14:53:04 2018
| Host         : LAPTOP-0K0F3IH1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file io_demo_timing_summary_routed.rpt -rpx io_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : io_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.810        0.000                      0                  621        0.116        0.000                      0                  621        4.020        0.000                       0                   291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.810        0.000                      0                  621        0.116        0.000                      0                  621        4.020        0.000                       0                   291  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 3.175ns (41.267%)  route 4.519ns (58.733%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.179    12.999    sound/clear
    SLICE_X84Y114        FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.589    15.011    sound/clk
    SLICE_X84Y114        FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X84Y114        FDRE (Setup_fdre_C_R)       -0.426    14.809    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 3.175ns (41.267%)  route 4.519ns (58.733%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.179    12.999    sound/clear
    SLICE_X84Y114        FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.589    15.011    sound/clk
    SLICE_X84Y114        FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X84Y114        FDRE (Setup_fdre_C_R)       -0.426    14.809    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 3.175ns (41.267%)  route 4.519ns (58.733%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.179    12.999    sound/clear
    SLICE_X84Y114        FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.589    15.011    sound/clk
    SLICE_X84Y114        FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X84Y114        FDRE (Setup_fdre_C_R)       -0.426    14.809    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 3.175ns (41.267%)  route 4.519ns (58.733%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.179    12.999    sound/clear
    SLICE_X84Y114        FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.589    15.011    sound/clk
    SLICE_X84Y114        FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X84Y114        FDRE (Setup_fdre_C_R)       -0.426    14.809    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.175ns (42.037%)  route 4.378ns (57.963%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.038    12.858    sound/clear
    SLICE_X84Y115        FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.588    15.010    sound/clk
    SLICE_X84Y115        FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X84Y115        FDRE (Setup_fdre_C_R)       -0.426    14.808    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.175ns (42.037%)  route 4.378ns (57.963%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.038    12.858    sound/clear
    SLICE_X84Y115        FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.588    15.010    sound/clk
    SLICE_X84Y115        FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X84Y115        FDRE (Setup_fdre_C_R)       -0.426    14.808    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.175ns (42.037%)  route 4.378ns (57.963%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.038    12.858    sound/clear
    SLICE_X84Y115        FDRE                                         r  sound/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.588    15.010    sound/clk
    SLICE_X84Y115        FDRE                                         r  sound/count_reg[6]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X84Y115        FDRE (Setup_fdre_C_R)       -0.426    14.808    sound/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.175ns (42.037%)  route 4.378ns (57.963%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.038    12.858    sound/clear
    SLICE_X84Y115        FDRE                                         r  sound/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.588    15.010    sound/clk
    SLICE_X84Y115        FDRE                                         r  sound/count_reg[7]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X84Y115        FDRE (Setup_fdre_C_R)       -0.426    14.808    sound/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -12.858    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.175ns (42.111%)  route 4.365ns (57.889%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.024    12.845    sound/clear
    SLICE_X84Y116        FDRE                                         r  sound/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.587    15.009    sound/clk
    SLICE_X84Y116        FDRE                                         r  sound/count_reg[10]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y116        FDRE (Setup_fdre_C_R)       -0.426    14.807    sound/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -12.845    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.175ns (42.111%)  route 4.365ns (57.889%))
  Logic Levels:           12  (CARRY4=7 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.703     5.305    keyb/clk_IBUF_BUFG
    SLICE_X86Y120        FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  keyb/keyb_char_reg[15]/Q
                         net (fo=1, routed)           0.810     6.571    keyb/keyb_char[15]
    SLICE_X87Y120        LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  keyb/count1_carry__3_i_5/O
                         net (fo=6, routed)           0.477     7.173    keyb/count1_carry__3_i_5_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  keyb/count1_carry__3_i_1/O
                         net (fo=29, routed)          0.553     7.849    keyb/count_reg[0]_2
    SLICE_X85Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  keyb/count1_carry_i_11/O
                         net (fo=3, routed)           0.164     8.137    keyb/count1_carry_i_11_n_0
    SLICE_X85Y116        LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  keyb/count1_carry_i_1/O
                         net (fo=1, routed)           0.636     8.897    sound/keyb_char_reg[0]
    SLICE_X86Y116        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.477 r  sound/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.477    sound/count1_carry_n_0
    SLICE_X86Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  sound/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.591    sound/count1_carry__0_n_0
    SLICE_X86Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  sound/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.705    sound/count1_carry__1_n_0
    SLICE_X86Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  sound/count1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.819    sound/count1_carry__2_n_0
    SLICE_X86Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.153 r  sound/count1_carry__3/O[1]
                         net (fo=2, routed)           0.701    10.853    sound/count1[18]
    SLICE_X85Y119        LUT4 (Prop_lut4_I3_O)        0.303    11.156 r  sound/count0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.156    sound/count0_carry__1_i_7_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.706 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.706    sound/count0_carry__1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.024    12.845    sound/clear
    SLICE_X84Y116        FDRE                                         r  sound/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.587    15.009    sound/clk
    SLICE_X84Y116        FDRE                                         r  sound/count_reg[11]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X84Y116        FDRE (Setup_fdre_C_R)       -0.426    14.807    sound/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -12.845    
  -------------------------------------------------------------------
                         slack                                  1.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.599     1.518    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X79Y57         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y57         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[4]/Q
                         net (fo=4, routed)           0.064     1.724    accel/accel/ADXL_Control/Cnt_SS_Inactive[4]
    SLICE_X78Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.769 r  accel/accel/ADXL_Control/Cnt_SS_Inactive[5]_i_1/O
                         net (fo=1, routed)           0.000     1.769    accel/accel/ADXL_Control/Cnt_SS_Inactive_0[5]
    SLICE_X78Y57         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.871     2.036    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X78Y57         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X78Y57         FDRE (Hold_fdre_C_D)         0.121     1.652    accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.604     1.523    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X82Y60         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.104     1.768    accel/accel/ADXL_Control/Dout[2]
    SLICE_X84Y60         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.876     2.041    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X84Y60         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism             -0.501     1.539    
    SLICE_X84Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.648    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.606     1.525    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X82Y56         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDSE (Prop_fdse_C_Q)         0.128     1.653 r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][3]/Q
                         net (fo=1, routed)           0.059     1.712    accel/accel/ADXL_Control/Cmd_Reg_reg[1]_3[3]
    SLICE_X83Y56         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.878     2.043    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X83Y56         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X83Y56         FDSE (Hold_fdse_C_D)         0.016     1.554    accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.604     1.523    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X82Y60         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.106     1.757    accel/accel/ADXL_Control/Dout[4]
    SLICE_X84Y60         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.876     2.041    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X84Y60         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism             -0.501     1.539    
    SLICE_X84Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.593    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/D_Send_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.606     1.525    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X83Y56         FDSE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDSE (Prop_fdse_C_Q)         0.141     1.666 r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][3]/Q
                         net (fo=1, routed)           0.113     1.779    accel/accel/ADXL_Control/Cmd_Reg_reg[2]_0[3]
    SLICE_X83Y55         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.878     2.043    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[3]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X83Y55         FDRE (Hold_fdre_C_D)         0.072     1.613    accel/accel/ADXL_Control/D_Send_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.604     1.523    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X82Y60         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.114     1.778    accel/accel/ADXL_Control/Dout[0]
    SLICE_X83Y59         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.877     2.042    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X83Y59         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X83Y59         FDRE (Hold_fdre_C_D)         0.070     1.610    accel/accel/ADXL_Control/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.605     1.524    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X83Y59         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  accel/accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.164     1.830    accel/accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X84Y59         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.877     2.042    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X84Y59         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X84Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.657    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keyb/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.591     1.510    keyb/clk_IBUF_BUFG
    SLICE_X85Y120        FDRE                                         r  keyb/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  keyb/bits_reg[0]/Q
                         net (fo=3, routed)           0.122     1.774    keyb/bits_reg_n_0_[0]
    SLICE_X85Y119        FDRE                                         r  keyb/keyb_char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.861     2.027    keyb/clk_IBUF_BUFG
    SLICE_X85Y119        FDRE                                         r  keyb/keyb_char_reg[0]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X85Y119        FDRE (Hold_fdre_C_D)         0.070     1.595    keyb/keyb_char_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.606     1.525    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.103     1.770    accel/accel/ADXL_Control/Cmd_Reg_reg[2]_0[2]
    SLICE_X83Y55         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.878     2.043    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  accel/accel/ADXL_Control/D_Send_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X83Y55         FDRE (Hold_fdre_C_D)         0.047     1.588    accel/accel/ADXL_Control/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 keyb/temp_char_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyb/keyb_char_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.591     1.510    keyb/clk_IBUF_BUFG
    SLICE_X87Y121        FDRE                                         r  keyb/temp_char_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  keyb/temp_char_reg[12]/Q
                         net (fo=2, routed)           0.123     1.775    keyb/temp_char_reg_n_0_[12]
    SLICE_X87Y120        FDRE                                         r  keyb/keyb_char_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.861     2.027    keyb/clk_IBUF_BUFG
    SLICE_X87Y120        FDRE                                         r  keyb/keyb_char_reg[20]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X87Y120        FDRE (Hold_fdre_C_D)         0.066     1.591    keyb/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y59    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y59    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y59    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y60    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y60    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y59    accel/accel/ADXL_Control/ACCEL_Y_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X83Y57    accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X83Y57    accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y57    accel/accel/ADXL_Control/Cmd_Reg_reg[0][1]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y59    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y59    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y59    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y59    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y59    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y59    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y60    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK



