

================================================================
== Vivado HLS Report for 'ProxGS4'
================================================================
* Date:           Fri Jan 15 10:17:05 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   594785|   594785| 5.948 ms | 5.948 ms |  594785|  594785|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 1.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- Loop 2       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 2.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- for_y_for_x  |    16407|    16407|        25|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16436|    16436|        54|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16394|    16394|        12|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25
  * Pipeline-1: initiation interval (II) = 1, depth = 54
  * Pipeline-2: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 101
* Pipeline : 3
  Pipeline-0 : II = 1, D = 25, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
  Pipeline-1 : II = 1, D = 54, States = { 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
  Pipeline-2 : II = 1, D = 12, States = { 89 90 91 92 93 94 95 96 97 98 99 100 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 31 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 6 
31 --> 32 
32 --> 33 
33 --> 87 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 33 
87 --> 88 
88 --> 89 
89 --> 101 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 89 
101 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_M_real = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 102 'alloca' 'tmp_M_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_M_imag = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 103 'alloca' 'tmp_M_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%fft_result_M_real = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 104 'alloca' 'fft_result_M_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%fft_result_M_imag = alloca [16384 x float], align 4" [proximal.cpp:13]   --->   Operation 105 'alloca' 'fft_result_M_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 106 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 106 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i7 [ 0, %0 ], [ %add_ln13, %arrayctor.loop1 ]" [proximal.cpp:13]   --->   Operation 107 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.87ns)   --->   "%add_ln13 = add i7 %phi_ln13, 1" [proximal.cpp:13]   --->   Operation 108 'add' 'add_ln13' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 109 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3"   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.44>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%phi_ln13_1 = phi i7 [ 0, %arrayctor.loop ], [ %add_ln13_1, %arrayctor.loop3 ]" [proximal.cpp:13]   --->   Operation 111 'phi' 'phi_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.87ns)   --->   "%add_ln13_1 = add i7 %phi_ln13_1, 1" [proximal.cpp:13]   --->   Operation 112 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln13, i7 %phi_ln13_1)" [proximal.cpp:13]   --->   Operation 113 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i14 %tmp to i64" [proximal.cpp:13]   --->   Operation 114 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_M_real_addr = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln1027" [proximal.cpp:13]   --->   Operation 115 'getelementptr' 'tmp_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_M_imag_addr = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln1027" [proximal.cpp:13]   --->   Operation 116 'getelementptr' 'tmp_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_real_addr, align 8" [proximal.cpp:13]   --->   Operation 117 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 118 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_imag_addr, align 4" [proximal.cpp:13]   --->   Operation 118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 119 [1/1] (1.48ns)   --->   "%icmp_ln13 = icmp eq i7 %phi_ln13_1, -1" [proximal.cpp:13]   --->   Operation 119 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 120 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %arrayctor.loop1, label %arrayctor.loop3" [proximal.cpp:13]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.48ns)   --->   "%icmp_ln13_1 = icmp eq i7 %phi_ln13, -1" [proximal.cpp:13]   --->   Operation 122 'icmp' 'icmp_ln13_1' <Predicate = (icmp_ln13)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %arrayctor.loop4.preheader, label %arrayctor.loop" [proximal.cpp:13]   --->   Operation 123 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4" [proximal.cpp:13]   --->   Operation 124 'br' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%phi_ln13_2 = phi i7 [ %add_ln13_2, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]" [proximal.cpp:13]   --->   Operation 125 'phi' 'phi_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.87ns)   --->   "%add_ln13_2 = add i7 %phi_ln13_2, 1" [proximal.cpp:13]   --->   Operation 126 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 127 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7"   --->   Operation 128 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%phi_ln13_3 = phi i7 [ 0, %arrayctor.loop4 ], [ %add_ln13_3, %arrayctor.loop7 ]" [proximal.cpp:13]   --->   Operation 129 'phi' 'phi_ln13_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.87ns)   --->   "%add_ln13_3 = add i7 %phi_ln13_3, 1" [proximal.cpp:13]   --->   Operation 130 'add' 'add_ln13_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_22 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln13_2, i7 %phi_ln13_3)" [proximal.cpp:13]   --->   Operation 131 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i14 %tmp_22 to i64" [proximal.cpp:13]   --->   Operation 132 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%fft_result_M_real_a = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1027_1" [proximal.cpp:13]   --->   Operation 133 'getelementptr' 'fft_result_M_real_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%fft_result_M_imag_a = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1027_1" [proximal.cpp:13]   --->   Operation 134 'getelementptr' 'fft_result_M_imag_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %fft_result_M_real_a, align 8" [proximal.cpp:13]   --->   Operation 135 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 136 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %fft_result_M_imag_a, align 4" [proximal.cpp:13]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 137 [1/1] (1.48ns)   --->   "%icmp_ln13_2 = icmp eq i7 %phi_ln13_3, -1" [proximal.cpp:13]   --->   Operation 137 'icmp' 'icmp_ln13_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 138 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_2, label %arrayctor.loop45, label %arrayctor.loop7" [proximal.cpp:13]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.48ns)   --->   "%icmp_ln13_3 = icmp eq i7 %phi_ln13_2, -1" [proximal.cpp:13]   --->   Operation 140 'icmp' 'icmp_ln13_3' <Predicate = (icmp_ln13_2)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_3, label %.preheader.preheader.preheader, label %arrayctor.loop4" [proximal.cpp:13]   --->   Operation 141 'br' <Predicate = (icmp_ln13_2)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 142 'br' <Predicate = (icmp_ln13_2 & icmp_ln13_3)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 8.36>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ %add_ln54, %for_x ], [ 0, %.preheader.preheader.preheader ]" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 143 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%y_0_i = phi i8 [ %select_ln59_2, %for_x ], [ 0, %.preheader.preheader.preheader ]" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 144 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%x_0_i = phi i8 [ %x_1, %for_x ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 145 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (2.31ns)   --->   "%icmp_ln54 = icmp eq i15 %indvar_flatten, -16384" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 146 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (1.94ns)   --->   "%add_ln54 = add i15 %indvar_flatten, 1" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 147 'add' 'add_ln54' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %P2S.exit, label %for_x" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (1.91ns)   --->   "%y_1 = add i8 %y_0_i, 1" [proximal.cpp:54->proximal.cpp:22]   --->   Operation 149 'add' 'y_1' <Predicate = (!icmp_ln54)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.55ns)   --->   "%icmp_ln56 = icmp eq i8 %x_0_i, -128" [proximal.cpp:56->proximal.cpp:22]   --->   Operation 150 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.24ns)   --->   "%select_ln59_1 = select i1 %icmp_ln56, i8 0, i8 %x_0_i" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 151 'select' 'select_ln59_1' <Predicate = (!icmp_ln54)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.24ns)   --->   "%select_ln59_2 = select i1 %icmp_ln56, i8 %y_1, i8 %y_0_i" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 152 'select' 'select_ln59_2' <Predicate = (!icmp_ln54)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_16 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln59_2, i7 0)" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 153 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i15 %tmp_16 to i16" [proximal.cpp:57->proximal.cpp:22]   --->   Operation 154 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln555_1 = zext i8 %select_ln59_1 to i16" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 155 'zext' 'zext_ln555_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (1.94ns)   --->   "%add_ln555 = add i16 %zext_ln555_1, %zext_ln57" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 156 'add' 'add_ln555' <Predicate = (!icmp_ln54)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln555_2 = zext i16 %add_ln555 to i64" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 157 'zext' 'zext_ln555_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%x_io_V_addr = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln555_2" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 158 'getelementptr' 'x_io_V_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_M_imag_addr_1 = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln555_2" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 159 'getelementptr' 'tmp_M_imag_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 160 [2/2] (3.25ns)   --->   "%x_io_V_load = load i8* %x_io_V_addr, align 1" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 160 'load' 'x_io_V_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 161 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_imag_addr_1, align 4" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 161 'store' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 162 [1/1] (1.91ns)   --->   "%x_1 = add i8 %select_ln59_1, 1" [proximal.cpp:56->proximal.cpp:22]   --->   Operation 162 'add' 'x_1' <Predicate = (!icmp_ln54)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 163 [1/2] (3.25ns)   --->   "%x_io_V_load = load i8* %x_io_V_addr, align 1" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 163 'load' 'x_io_V_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i8 %x_io_V_load to i32" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 164 'zext' 'zext_ln555' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 165 [6/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 165 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 166 [5/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 166 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 167 [4/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 167 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 168 [3/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 168 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 169 [2/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 169 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 170 [1/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %zext_ln555 to float" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 170 'sitofp' 'tmp_i' <Predicate = (!icmp_ln54)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 171 [16/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 171 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 172 [15/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 172 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 173 [14/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 173 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 174 [13/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 174 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 175 [12/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 175 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 176 [11/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 176 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 177 [10/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 177 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 178 [9/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 178 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 179 [8/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 179 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 180 [7/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 180 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 181 [6/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 181 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 182 [5/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 182 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 183 [4/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 183 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 184 [3/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 184 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 185 [2/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 185 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 186 [1/16] (6.07ns)   --->   "%p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 186 'fdiv' 'p_r_assign_1' <Predicate = (!icmp_ln54)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 187 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 188 'speclooptripcount' 'empty_91' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:57->proximal.cpp:22]   --->   Operation 189 'specloopname' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_19_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:57->proximal.cpp:22]   --->   Operation 190 'specregionbegin' 'tmp_19_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:58->proximal.cpp:22]   --->   Operation 191 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_M_real_addr_1 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln555_2" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 192 'getelementptr' 'tmp_M_real_addr_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 193 [1/1] (3.25ns)   --->   "store float %p_r_assign_1, float* %tmp_M_real_addr_1, align 4" [proximal.cpp:59->proximal.cpp:22]   --->   Operation 193 'store' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_19_i)" [proximal.cpp:61->proximal.cpp:22]   --->   Operation 194 'specregionend' 'empty_92' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 195 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 31 <SV = 6> <Delay = 1.76>
ST_31 : Operation 196 [2/2] (1.76ns)   --->   "call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:24]   --->   Operation 196 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 7> <Delay = 1.76>
ST_32 : Operation 197 [1/2] (0.00ns)   --->   "call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:24]   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 198 [1/1] (1.76ns)   --->   "br label %1" [proximal.cpp:26]   --->   Operation 198 'br' <Predicate = true> <Delay = 1.76>

State 33 <SV = 8> <Delay = 8.36>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i15 [ 0, %P2S.exit ], [ %add_ln26, %for_x_end ]" [proximal.cpp:26]   --->   Operation 199 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%y_0 = phi i8 [ 0, %P2S.exit ], [ %select_ln32_1, %for_x_end ]" [proximal.cpp:32]   --->   Operation 200 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ 0, %P2S.exit ], [ %x, %for_x_end ]"   --->   Operation 201 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (2.31ns)   --->   "%icmp_ln26 = icmp eq i15 %indvar_flatten11, -16384" [proximal.cpp:26]   --->   Operation 202 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 203 [1/1] (1.94ns)   --->   "%add_ln26 = add i15 %indvar_flatten11, 1" [proximal.cpp:26]   --->   Operation 203 'add' 'add_ln26' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %3, label %for_x_begin" [proximal.cpp:26]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (1.91ns)   --->   "%y = add i8 1, %y_0" [proximal.cpp:26]   --->   Operation 205 'add' 'y' <Predicate = (!icmp_ln26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 206 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp eq i8 %x_0, -128" [proximal.cpp:28]   --->   Operation 206 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 207 [1/1] (1.24ns)   --->   "%select_ln32 = select i1 %icmp_ln28, i8 0, i8 %x_0" [proximal.cpp:32]   --->   Operation 207 'select' 'select_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 208 [1/1] (1.24ns)   --->   "%select_ln32_1 = select i1 %icmp_ln28, i8 %y, i8 %y_0" [proximal.cpp:32]   --->   Operation 208 'select' 'select_ln32_1' <Predicate = (!icmp_ln26)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln32_1, i7 0)" [proximal.cpp:33]   --->   Operation 209 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i15 %tmp_17 to i16" [proximal.cpp:29]   --->   Operation 210 'zext' 'zext_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i8 %select_ln32 to i16" [proximal.cpp:33]   --->   Operation 211 'zext' 'zext_ln1044' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 212 [1/1] (1.94ns)   --->   "%add_ln1044 = add i16 %zext_ln29, %zext_ln1044" [proximal.cpp:33]   --->   Operation 212 'add' 'add_ln1044' <Predicate = (!icmp_ln26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i16 %add_ln1044 to i64" [proximal.cpp:33]   --->   Operation 213 'zext' 'zext_ln1044_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%coe_a_M_real_addr = getelementptr [16384 x float]* %coe_a_M_real, i64 0, i64 %zext_ln1044_1" [proximal.cpp:33]   --->   Operation 214 'getelementptr' 'coe_a_M_real_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%coe_a_M_imag_addr = getelementptr [16384 x float]* %coe_a_M_imag, i64 0, i64 %zext_ln1044_1" [proximal.cpp:34]   --->   Operation 215 'getelementptr' 'coe_a_M_imag_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%coe_b_addr = getelementptr [16384 x float]* %coe_b, i64 0, i64 %zext_ln1044_1" [proximal.cpp:32]   --->   Operation 216 'getelementptr' 'coe_b_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%fft_result_M_real_a_1 = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1044_1" [proximal.cpp:33]   --->   Operation 217 'getelementptr' 'fft_result_M_real_a_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (0.00ns)   --->   "%fft_result_M_imag_a_1 = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1044_1" [proximal.cpp:34]   --->   Operation 218 'getelementptr' 'fft_result_M_imag_a_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 219 [2/2] (3.25ns)   --->   "%coe_b_load = load float* %coe_b_addr, align 4" [proximal.cpp:32]   --->   Operation 219 'load' 'coe_b_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_33 : Operation 220 [1/1] (1.91ns)   --->   "%x = add i8 %select_ln32, 1" [proximal.cpp:28]   --->   Operation 220 'add' 'x' <Predicate = (!icmp_ln26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 9> <Delay = 8.68>
ST_34 : Operation 221 [1/2] (3.25ns)   --->   "%coe_b_load = load float* %coe_b_addr, align 4" [proximal.cpp:32]   --->   Operation 221 'load' 'coe_b_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_34 : Operation 222 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp oeq float %coe_b_load, 0.000000e+00" [proximal.cpp:32]   --->   Operation 222 'fcmp' 'tmp_15' <Predicate = (!icmp_ln26)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 8.17>
ST_35 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 223 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 224 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 224 'speclooptripcount' 'empty_94' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:29]   --->   Operation 225 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:29]   --->   Operation 226 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %coe_b_load to i32" [proximal.cpp:32]   --->   Operation 227 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [proximal.cpp:32]   --->   Operation 228 'partselect' 'tmp_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [proximal.cpp:32]   --->   Operation 229 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 230 [1/1] (1.55ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp_14, -1" [proximal.cpp:32]   --->   Operation 230 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [1/1] (2.44ns)   --->   "%icmp_ln32_1 = icmp eq i23 %trunc_ln32, 0" [proximal.cpp:32]   --->   Operation 231 'icmp' 'icmp_ln32_1' <Predicate = (!icmp_ln26)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_1, %icmp_ln32" [proximal.cpp:32]   --->   Operation 232 'or' 'or_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 233 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp oeq float %coe_b_load, 0.000000e+00" [proximal.cpp:32]   --->   Operation 233 'fcmp' 'tmp_15' <Predicate = (!icmp_ln26)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 234 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, %tmp_15" [proximal.cpp:32]   --->   Operation 234 'and' 'and_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 235 [1/1] (1.76ns)   --->   "br i1 %and_ln32, label %for_x_end, label %2" [proximal.cpp:32]   --->   Operation 235 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_35 : Operation 236 [2/2] (3.25ns)   --->   "%fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8" [proximal.cpp:33]   --->   Operation 236 'load' 'fft_result_M_real_l' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_35 : Operation 237 [2/2] (3.25ns)   --->   "%fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:34]   --->   Operation 237 'load' 'fft_result_M_imag_l' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 36 <SV = 11> <Delay = 7.69>
ST_36 : Operation 238 [1/2] (3.25ns)   --->   "%fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8" [proximal.cpp:33]   --->   Operation 238 'load' 'fft_result_M_real_l' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 239 [2/2] (4.43ns)   --->   "%tmp_1 = fpext float %fft_result_M_real_l to double" [proximal.cpp:33]   --->   Operation 239 'fpext' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 240 [2/2] (3.25ns)   --->   "%coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4" [proximal.cpp:33]   --->   Operation 240 'load' 'coe_a_M_real_load' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 241 [1/2] (3.25ns)   --->   "%fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:34]   --->   Operation 241 'load' 'fft_result_M_imag_l' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_36 : Operation 242 [2/2] (4.43ns)   --->   "%tmp_8 = fpext float %fft_result_M_imag_l to double" [proximal.cpp:34]   --->   Operation 242 'fpext' 'tmp_8' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 243 [2/2] (3.25ns)   --->   "%coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4" [proximal.cpp:34]   --->   Operation 243 'load' 'coe_a_M_imag_load' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 37 <SV = 12> <Delay = 4.43>
ST_37 : Operation 244 [1/2] (4.43ns)   --->   "%tmp_1 = fpext float %fft_result_M_real_l to double" [proximal.cpp:33]   --->   Operation 244 'fpext' 'tmp_1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 245 [1/2] (3.25ns)   --->   "%coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4" [proximal.cpp:33]   --->   Operation 245 'load' 'coe_a_M_real_load' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_37 : Operation 246 [1/2] (4.43ns)   --->   "%tmp_8 = fpext float %fft_result_M_imag_l to double" [proximal.cpp:34]   --->   Operation 246 'fpext' 'tmp_8' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 247 [1/2] (3.25ns)   --->   "%coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4" [proximal.cpp:34]   --->   Operation 247 'load' 'coe_a_M_imag_load' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 38 <SV = 13> <Delay = 7.78>
ST_38 : Operation 248 [6/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 248 'dmul' 'tmp_2' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 249 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000" [proximal.cpp:33]   --->   Operation 249 'fmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 250 [6/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 2.550000e+02" [proximal.cpp:34]   --->   Operation 250 'dmul' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 251 [4/4] (5.70ns)   --->   "%tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000" [proximal.cpp:34]   --->   Operation 251 'fmul' 'tmp_10' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 7.78>
ST_39 : Operation 252 [5/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 252 'dmul' 'tmp_2' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 253 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000" [proximal.cpp:33]   --->   Operation 253 'fmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 254 [5/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 2.550000e+02" [proximal.cpp:34]   --->   Operation 254 'dmul' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 255 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000" [proximal.cpp:34]   --->   Operation 255 'fmul' 'tmp_10' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 7.78>
ST_40 : Operation 256 [4/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 256 'dmul' 'tmp_2' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 257 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000" [proximal.cpp:33]   --->   Operation 257 'fmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 258 [4/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 2.550000e+02" [proximal.cpp:34]   --->   Operation 258 'dmul' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 259 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000" [proximal.cpp:34]   --->   Operation 259 'fmul' 'tmp_10' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 7.78>
ST_41 : Operation 260 [3/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 260 'dmul' 'tmp_2' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 261 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000" [proximal.cpp:33]   --->   Operation 261 'fmul' 'tmp_3' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 262 [3/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 2.550000e+02" [proximal.cpp:34]   --->   Operation 262 'dmul' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 263 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000" [proximal.cpp:34]   --->   Operation 263 'fmul' 'tmp_10' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 7.78>
ST_42 : Operation 264 [2/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 264 'dmul' 'tmp_2' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 265 [2/2] (4.43ns)   --->   "%tmp_4 = fpext float %tmp_3 to double" [proximal.cpp:33]   --->   Operation 265 'fpext' 'tmp_4' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 266 [2/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 2.550000e+02" [proximal.cpp:34]   --->   Operation 266 'dmul' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 267 [2/2] (4.43ns)   --->   "%tmp_11 = fpext float %tmp_10 to double" [proximal.cpp:34]   --->   Operation 267 'fpext' 'tmp_11' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 18> <Delay = 7.78>
ST_43 : Operation 268 [1/6] (7.78ns)   --->   "%tmp_2 = fmul double %tmp_1, 2.550000e+02" [proximal.cpp:33]   --->   Operation 268 'dmul' 'tmp_2' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 269 [1/2] (4.43ns)   --->   "%tmp_4 = fpext float %tmp_3 to double" [proximal.cpp:33]   --->   Operation 269 'fpext' 'tmp_4' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 270 [1/6] (7.78ns)   --->   "%tmp_9 = fmul double %tmp_8, 2.550000e+02" [proximal.cpp:34]   --->   Operation 270 'dmul' 'tmp_9' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 271 [1/2] (4.43ns)   --->   "%tmp_11 = fpext float %tmp_10 to double" [proximal.cpp:34]   --->   Operation 271 'fpext' 'tmp_11' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 19> <Delay = 8.23>
ST_44 : Operation 272 [5/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_2, %tmp_4" [proximal.cpp:33]   --->   Operation 272 'dadd' 'tmp_5' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 273 [5/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_9, %tmp_11" [proximal.cpp:34]   --->   Operation 273 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 20> <Delay = 8.23>
ST_45 : Operation 274 [4/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_2, %tmp_4" [proximal.cpp:33]   --->   Operation 274 'dadd' 'tmp_5' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 275 [4/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_9, %tmp_11" [proximal.cpp:34]   --->   Operation 275 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 21> <Delay = 8.23>
ST_46 : Operation 276 [3/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_2, %tmp_4" [proximal.cpp:33]   --->   Operation 276 'dadd' 'tmp_5' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 277 [3/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_9, %tmp_11" [proximal.cpp:34]   --->   Operation 277 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 22> <Delay = 8.23>
ST_47 : Operation 278 [2/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_2, %tmp_4" [proximal.cpp:33]   --->   Operation 278 'dadd' 'tmp_5' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 279 [2/2] (4.43ns)   --->   "%tmp_6 = fpext float %coe_b_load to double" [proximal.cpp:33]   --->   Operation 279 'fpext' 'tmp_6' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 280 [2/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_9, %tmp_11" [proximal.cpp:34]   --->   Operation 280 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 8.23>
ST_48 : Operation 281 [1/5] (8.23ns)   --->   "%tmp_5 = fadd double %tmp_2, %tmp_4" [proximal.cpp:33]   --->   Operation 281 'dadd' 'tmp_5' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 282 [1/2] (4.43ns)   --->   "%tmp_6 = fpext float %coe_b_load to double" [proximal.cpp:33]   --->   Operation 282 'fpext' 'tmp_6' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 283 [1/5] (8.23ns)   --->   "%tmp_12 = fadd double %tmp_9, %tmp_11" [proximal.cpp:34]   --->   Operation 283 'dadd' 'tmp_12' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 24> <Delay = 8.62>
ST_49 : Operation 284 [31/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 284 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 285 [31/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 285 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 25> <Delay = 8.62>
ST_50 : Operation 286 [30/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 286 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 287 [30/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 287 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 8.62>
ST_51 : Operation 288 [29/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 288 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 289 [29/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 289 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 27> <Delay = 8.62>
ST_52 : Operation 290 [28/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 290 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 291 [28/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 291 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 28> <Delay = 8.62>
ST_53 : Operation 292 [27/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 292 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 293 [27/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 293 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 29> <Delay = 8.62>
ST_54 : Operation 294 [26/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 294 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 295 [26/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 295 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 30> <Delay = 8.62>
ST_55 : Operation 296 [25/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 296 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 297 [25/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 297 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 31> <Delay = 8.62>
ST_56 : Operation 298 [24/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 298 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 299 [24/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 299 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 32> <Delay = 8.62>
ST_57 : Operation 300 [23/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 300 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 301 [23/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 301 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 33> <Delay = 8.62>
ST_58 : Operation 302 [22/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 302 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 303 [22/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 303 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 34> <Delay = 8.62>
ST_59 : Operation 304 [21/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 304 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 305 [21/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 305 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 35> <Delay = 8.62>
ST_60 : Operation 306 [20/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 306 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 307 [20/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 307 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 36> <Delay = 8.62>
ST_61 : Operation 308 [19/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 308 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 309 [19/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 309 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 37> <Delay = 8.62>
ST_62 : Operation 310 [18/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 310 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 311 [18/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 311 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 38> <Delay = 8.62>
ST_63 : Operation 312 [17/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 312 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 313 [17/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 313 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 39> <Delay = 8.62>
ST_64 : Operation 314 [16/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 314 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 315 [16/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 315 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 40> <Delay = 8.62>
ST_65 : Operation 316 [15/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 316 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 317 [15/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 317 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 41> <Delay = 8.62>
ST_66 : Operation 318 [14/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 318 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 319 [14/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 319 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 42> <Delay = 8.62>
ST_67 : Operation 320 [13/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 320 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 321 [13/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 321 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 43> <Delay = 8.62>
ST_68 : Operation 322 [12/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 322 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 323 [12/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 323 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 44> <Delay = 8.62>
ST_69 : Operation 324 [11/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 324 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 325 [11/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 325 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 45> <Delay = 8.62>
ST_70 : Operation 326 [10/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 326 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 327 [10/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 327 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 46> <Delay = 8.62>
ST_71 : Operation 328 [9/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 328 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 329 [9/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 329 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 47> <Delay = 8.62>
ST_72 : Operation 330 [8/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 330 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 331 [8/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 331 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 48> <Delay = 8.62>
ST_73 : Operation 332 [7/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 332 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 333 [7/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 333 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 49> <Delay = 8.62>
ST_74 : Operation 334 [6/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 334 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 335 [6/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 335 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 50> <Delay = 8.62>
ST_75 : Operation 336 [5/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 336 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 337 [5/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 337 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 51> <Delay = 8.62>
ST_76 : Operation 338 [4/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 338 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 339 [4/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 339 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 52> <Delay = 8.62>
ST_77 : Operation 340 [3/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 340 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 341 [3/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 341 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 53> <Delay = 8.62>
ST_78 : Operation 342 [2/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 342 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 343 [2/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 343 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 54> <Delay = 8.62>
ST_79 : Operation 344 [1/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [proximal.cpp:33]   --->   Operation 344 'ddiv' 'tmp_7' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 345 [1/31] (8.62ns)   --->   "%tmp_13 = fdiv double %tmp_12, %tmp_6" [proximal.cpp:34]   --->   Operation 345 'ddiv' 'tmp_13' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 55> <Delay = 5.20>
ST_80 : Operation 346 [2/2] (5.20ns)   --->   "%input_data_re = fptrunc double %tmp_7 to float" [proximal.cpp:33]   --->   Operation 346 'fptrunc' 'input_data_re' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 347 [2/2] (5.20ns)   --->   "%input_data_im = fptrunc double %tmp_13 to float" [proximal.cpp:34]   --->   Operation 347 'fptrunc' 'input_data_im' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 56> <Delay = 5.20>
ST_81 : Operation 348 [1/2] (5.20ns)   --->   "%input_data_re = fptrunc double %tmp_7 to float" [proximal.cpp:33]   --->   Operation 348 'fptrunc' 'input_data_re' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 349 [1/2] (5.20ns)   --->   "%input_data_im = fptrunc double %tmp_13 to float" [proximal.cpp:34]   --->   Operation 349 'fptrunc' 'input_data_im' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 57> <Delay = 5.70>
ST_82 : Operation 350 [4/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 350 'fmul' 'phitmp' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 351 [4/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 351 'fmul' 'phitmp1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 58> <Delay = 5.70>
ST_83 : Operation 352 [3/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 352 'fmul' 'phitmp' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 353 [3/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 353 'fmul' 'phitmp1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 59> <Delay = 5.70>
ST_84 : Operation 354 [2/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 354 'fmul' 'phitmp' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 355 [2/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 355 'fmul' 'phitmp1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 60> <Delay = 5.70>
ST_85 : Operation 356 [1/4] (5.70ns)   --->   "%phitmp = fmul float %input_data_re, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 356 'fmul' 'phitmp' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 357 [1/4] (5.70ns)   --->   "%phitmp1 = fmul float %input_data_im, 0x3EE0000000000000" [proximal.cpp:35]   --->   Operation 357 'fmul' 'phitmp1' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 358 [1/1] (1.76ns)   --->   "br label %for_x_end" [proximal.cpp:35]   --->   Operation 358 'br' <Predicate = (!icmp_ln26 & !and_ln32)> <Delay = 1.76>

State 86 <SV = 61> <Delay = 3.25>
ST_86 : Operation 359 [1/1] (0.00ns)   --->   "%phi_ln41 = phi float [ %phitmp, %2 ], [ 0.000000e+00, %for_x_begin ]" [proximal.cpp:41]   --->   Operation 359 'phi' 'phi_ln41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 360 [1/1] (0.00ns)   --->   "%phi_ln41_1 = phi float [ %phitmp1, %2 ], [ 0.000000e+00, %for_x_begin ]" [proximal.cpp:41]   --->   Operation 360 'phi' 'phi_ln41_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:39]   --->   Operation 361 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 362 [1/1] (3.25ns)   --->   "store float %phi_ln41, float* %fft_result_M_real_a_1, align 8" [proximal.cpp:41]   --->   Operation 362 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_86 : Operation 363 [1/1] (3.25ns)   --->   "store float %phi_ln41_1, float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:41]   --->   Operation 363 'store' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_86 : Operation 364 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_s)" [proximal.cpp:45]   --->   Operation 364 'specregionend' 'empty_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 365 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 365 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 87 <SV = 9> <Delay = 1.76>
ST_87 : Operation 366 [2/2] (1.76ns)   --->   "call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)" [proximal.cpp:48]   --->   Operation 366 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 10> <Delay = 1.76>
ST_88 : Operation 367 [1/2] (0.00ns)   --->   "call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)" [proximal.cpp:48]   --->   Operation 367 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 368 [1/1] (1.76ns)   --->   "br label %4" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 368 'br' <Predicate = true> <Delay = 1.76>

State 89 <SV = 11> <Delay = 8.36>
ST_89 : Operation 369 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i15 [ 0, %3 ], [ %add_ln68, %for_x2 ]" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 369 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 370 [1/1] (0.00ns)   --->   "%y_0_i12 = phi i8 [ 0, %3 ], [ %select_ln75_1, %for_x2 ]" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 370 'phi' 'y_0_i12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 371 [1/1] (0.00ns)   --->   "%x_0_i13 = phi i8 [ 0, %3 ], [ %x_2, %for_x2 ]"   --->   Operation 371 'phi' 'x_0_i13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 372 [1/1] (2.31ns)   --->   "%icmp_ln68 = icmp eq i15 %indvar_flatten23, -16384" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 372 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 373 [1/1] (1.94ns)   --->   "%add_ln68 = add i15 %indvar_flatten23, 1" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 373 'add' 'add_ln68' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 374 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %S2P.exit, label %for_x2" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 375 [1/1] (1.91ns)   --->   "%y_2 = add i8 1, %y_0_i12" [proximal.cpp:68->proximal.cpp:50]   --->   Operation 375 'add' 'y_2' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 376 [1/1] (1.55ns)   --->   "%icmp_ln70 = icmp eq i8 %x_0_i13, -128" [proximal.cpp:70->proximal.cpp:50]   --->   Operation 376 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 377 [1/1] (1.24ns)   --->   "%select_ln75 = select i1 %icmp_ln70, i8 0, i8 %x_0_i13" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 377 'select' 'select_ln75' <Predicate = (!icmp_ln68)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 378 [1/1] (1.24ns)   --->   "%select_ln75_1 = select i1 %icmp_ln70, i8 %y_2, i8 %y_0_i12" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 378 'select' 'select_ln75_1' <Predicate = (!icmp_ln68)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_18 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln75_1, i7 0)" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 379 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i15 %tmp_18 to i16" [proximal.cpp:71->proximal.cpp:50]   --->   Operation 380 'zext' 'zext_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i8 %select_ln75 to i16" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 381 'zext' 'zext_ln321' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 382 [1/1] (1.94ns)   --->   "%add_ln321 = add i16 %zext_ln71, %zext_ln321" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 382 'add' 'add_ln321' <Predicate = (!icmp_ln68)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i16 %add_ln321 to i64" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 383 'zext' 'zext_ln321_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_M_real_addr_2 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln321_5" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 384 'getelementptr' 'tmp_M_real_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_89 : Operation 385 [2/2] (3.25ns)   --->   "%tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 385 'load' 'tmp_M_real_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_89 : Operation 386 [1/1] (1.91ns)   --->   "%x_2 = add i8 1, %select_ln75" [proximal.cpp:70->proximal.cpp:50]   --->   Operation 386 'add' 'x_2' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 12> <Delay = 3.25>
ST_90 : Operation 387 [1/2] (3.25ns)   --->   "%tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 387 'load' 'tmp_M_real_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 91 <SV = 13> <Delay = 5.70>
ST_91 : Operation 388 [4/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 388 'fmul' 'tmp_i1' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 14> <Delay = 5.70>
ST_92 : Operation 389 [3/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 389 'fmul' 'tmp_i1' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 15> <Delay = 5.70>
ST_93 : Operation 390 [2/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 390 'fmul' 'tmp_i1' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 16> <Delay = 5.70>
ST_94 : Operation 391 [1/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 391 'fmul' 'tmp_i1' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 17> <Delay = 5.70>
ST_95 : Operation 392 [4/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 392 'fmul' 'x_assign' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 18> <Delay = 5.70>
ST_96 : Operation 393 [3/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 393 'fmul' 'x_assign' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 19> <Delay = 5.70>
ST_97 : Operation 394 [2/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 394 'fmul' 'x_assign' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 20> <Delay = 5.70>
ST_98 : Operation 395 [1/4] (5.70ns)   --->   "%x_assign = fmul float %tmp_i1, 7.812500e-03" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 395 'fmul' 'x_assign' <Predicate = (!icmp_ln68)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 21> <Delay = 7.30>
ST_99 : Operation 396 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 396 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 397 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 397 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 398 'partselect' 'tmp_V' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 399 'trunc' 'tmp_V_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 400 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 400 'bitconcatenate' 'mantissa_V' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 401 'zext' 'zext_ln682' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 402 'zext' 'zext_ln339' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 403 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 403 'add' 'add_ln339' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 404 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 404 'bitselect' 'isNeg' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 405 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 405 'sub' 'sub_ln1311' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 406 'sext' 'sext_ln1311' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 407 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 407 'select' 'ush' <Predicate = (!icmp_ln68)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 408 'sext' 'sext_ln1311_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 409 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 410 'zext' 'zext_ln1287' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 411 'lshr' 'r_V' <Predicate = (!icmp_ln68)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 412 'shl' 'r_V_1' <Predicate = (!icmp_ln68)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 413 'bitselect' 'tmp_25' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln59 = zext i1 %tmp_25 to i8" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 414 'zext' 'zext_ln59' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i79.i32.i32(i79 %r_V_1, i32 24, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 415 'partselect' 'tmp_19' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_99 : Operation 416 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i8 %zext_ln59, i8 %tmp_19" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 416 'select' 'select_ln1312' <Predicate = (!icmp_ln68)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 100 <SV = 22> <Delay = 6.41>
ST_100 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 417 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 418 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 418 'speclooptripcount' 'empty_95' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:71->proximal.cpp:50]   --->   Operation 419 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_15_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:71->proximal.cpp:50]   --->   Operation 420 'specregionbegin' 'tmp_15_i' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:74->proximal.cpp:50]   --->   Operation 421 'specpipeline' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 422 [1/1] (0.00ns)   --->   "%x_io_V_addr_1 = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln321_5" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 422 'getelementptr' 'x_io_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 423 [1/1] (1.91ns)   --->   "%sub_ln59 = sub i8 0, %select_ln1312" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 423 'sub' 'sub_ln59' <Predicate = (!icmp_ln68 & p_Result_s)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 424 [1/1] (1.24ns)   --->   "%select_ln59 = select i1 %p_Result_s, i8 %sub_ln59, i8 %select_ln1312" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50]   --->   Operation 424 'select' 'select_ln59' <Predicate = (!icmp_ln68)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 425 [1/1] (3.25ns)   --->   "store i8 %select_ln59, i8* %x_io_V_addr_1, align 1" [proximal.cpp:75->proximal.cpp:50]   --->   Operation 425 'store' <Predicate = (!icmp_ln68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_100 : Operation 426 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_15_i)" [proximal.cpp:77->proximal.cpp:50]   --->   Operation 426 'specregionend' 'empty_96' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_100 : Operation 427 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 427 'br' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 101 <SV = 12> <Delay = 0.00>
ST_101 : Operation 428 [1/1] (0.00ns)   --->   "ret void" [proximal.cpp:51]   --->   Operation 428 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln13', proximal.cpp:13) with incoming values : ('add_ln13', proximal.cpp:13) [11]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_ln13', proximal.cpp:13) with incoming values : ('add_ln13', proximal.cpp:13) [11]  (0 ns)
	'add' operation ('add_ln13', proximal.cpp:13) [12]  (1.87 ns)

 <State 3>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln13', proximal.cpp:13) [24]  (1.49 ns)
	blocking operation 1.96 ns on control path)

 <State 4>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_ln13_2', proximal.cpp:13) with incoming values : ('add_ln13_2', proximal.cpp:13) [33]  (0 ns)
	'add' operation ('add_ln13_2', proximal.cpp:13) [34]  (1.87 ns)

 <State 5>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln13_2', proximal.cpp:13) [46]  (1.49 ns)
	blocking operation 1.96 ns on control path)

 <State 6>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0_i', proximal.cpp:59->proximal.cpp:22) with incoming values : ('select_ln59_2', proximal.cpp:59->proximal.cpp:22) [56]  (0 ns)
	'add' operation ('y', proximal.cpp:54->proximal.cpp:22) [62]  (1.92 ns)
	'select' operation ('select_ln59_2', proximal.cpp:59->proximal.cpp:22) [67]  (1.25 ns)
	'add' operation ('add_ln555', proximal.cpp:59->proximal.cpp:22) [74]  (1.94 ns)
	'getelementptr' operation ('x_io_V_addr', proximal.cpp:59->proximal.cpp:22) [76]  (0 ns)
	'load' operation ('x_io_V_load', proximal.cpp:59->proximal.cpp:22) on array 'x_io_V' [79]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_io_V_load', proximal.cpp:59->proximal.cpp:22) on array 'x_io_V' [79]  (3.25 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:59->proximal.cpp:22) [81]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:59->proximal.cpp:22) [81]  (6.41 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:59->proximal.cpp:22) [81]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:59->proximal.cpp:22) [81]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:59->proximal.cpp:22) [81]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', proximal.cpp:59->proximal.cpp:22) [81]  (6.41 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('__r', proximal.cpp:59->proximal.cpp:22) [82]  (6.08 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_M_real_addr_1', proximal.cpp:59->proximal.cpp:22) [77]  (0 ns)
	'store' operation ('store_ln59', proximal.cpp:59->proximal.cpp:22) of variable '__r', proximal.cpp:59->proximal.cpp:22 on array 'data_out._M_real', proximal.cpp:13 [83]  (3.25 ns)

 <State 31>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln24', proximal.cpp:24) to 'fft_top_2D' [89]  (1.77 ns)

 <State 32>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', proximal.cpp:26) with incoming values : ('add_ln26', proximal.cpp:26) [92]  (1.77 ns)

 <State 33>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0', proximal.cpp:32) with incoming values : ('select_ln32_1', proximal.cpp:32) [93]  (0 ns)
	'add' operation ('y', proximal.cpp:26) [99]  (1.92 ns)
	'select' operation ('select_ln32_1', proximal.cpp:32) [104]  (1.25 ns)
	'add' operation ('add_ln1044', proximal.cpp:33) [110]  (1.94 ns)
	'getelementptr' operation ('coe_b_addr', proximal.cpp:32) [114]  (0 ns)
	'load' operation ('coe_b_load', proximal.cpp:32) on array 'coe_b' [117]  (3.25 ns)

 <State 34>: 8.69ns
The critical path consists of the following:
	'load' operation ('coe_b_load', proximal.cpp:32) on array 'coe_b' [117]  (3.25 ns)
	'fcmp' operation ('tmp_15', proximal.cpp:32) [124]  (5.43 ns)

 <State 35>: 8.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', proximal.cpp:32) [124]  (5.43 ns)
	'and' operation ('and_ln32', proximal.cpp:32) [125]  (0.978 ns)
	multiplexor before 'phi' operation ('__r', proximal.cpp:41) with incoming values : ('phitmp', proximal.cpp:35) [151]  (1.77 ns)

 <State 36>: 7.69ns
The critical path consists of the following:
	'load' operation ('fft_result_M_real_l', proximal.cpp:33) on array 'fft_result._M_real', proximal.cpp:13 [128]  (3.25 ns)
	'fpext' operation ('tmp_1', proximal.cpp:33) [129]  (4.44 ns)

 <State 37>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_1', proximal.cpp:33) [129]  (4.44 ns)

 <State 38>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', proximal.cpp:33) [130]  (7.79 ns)

 <State 39>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', proximal.cpp:33) [130]  (7.79 ns)

 <State 40>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', proximal.cpp:33) [130]  (7.79 ns)

 <State 41>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', proximal.cpp:33) [130]  (7.79 ns)

 <State 42>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', proximal.cpp:33) [130]  (7.79 ns)

 <State 43>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2', proximal.cpp:33) [130]  (7.79 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_5', proximal.cpp:33) [134]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_5', proximal.cpp:33) [134]  (8.23 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_5', proximal.cpp:33) [134]  (8.23 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_5', proximal.cpp:33) [134]  (8.23 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_5', proximal.cpp:33) [134]  (8.23 ns)

 <State 49>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 50>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 51>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 52>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 53>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 54>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 55>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 56>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 57>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 58>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 59>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 60>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 61>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 62>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 63>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 64>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 65>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 66>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 67>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 68>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 69>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 70>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 71>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 72>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 73>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 74>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 75>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 76>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 77>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 78>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 79>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_7', proximal.cpp:33) [136]  (8.62 ns)

 <State 80>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('input_data_re', proximal.cpp:33) [137]  (5.2 ns)

 <State 81>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('input_data_re', proximal.cpp:33) [137]  (5.2 ns)

 <State 82>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', proximal.cpp:35) [147]  (5.7 ns)

 <State 83>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', proximal.cpp:35) [147]  (5.7 ns)

 <State 84>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', proximal.cpp:35) [147]  (5.7 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', proximal.cpp:35) [147]  (5.7 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__r', proximal.cpp:41) with incoming values : ('phitmp', proximal.cpp:35) [151]  (0 ns)
	'store' operation ('store_ln41', proximal.cpp:41) of variable '__r', proximal.cpp:41 on array 'fft_result._M_real', proximal.cpp:13 [154]  (3.25 ns)

 <State 87>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln48', proximal.cpp:48) to 'fft_top_2D' [160]  (1.77 ns)

 <State 88>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten23', proximal.cpp:68->proximal.cpp:50) with incoming values : ('add_ln68', proximal.cpp:68->proximal.cpp:50) [163]  (1.77 ns)

 <State 89>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0_i12', proximal.cpp:75->proximal.cpp:50) with incoming values : ('select_ln75_1', proximal.cpp:75->proximal.cpp:50) [164]  (0 ns)
	'add' operation ('y', proximal.cpp:68->proximal.cpp:50) [170]  (1.92 ns)
	'select' operation ('select_ln75_1', proximal.cpp:75->proximal.cpp:50) [175]  (1.25 ns)
	'add' operation ('add_ln321', proximal.cpp:75->proximal.cpp:50) [182]  (1.94 ns)
	'getelementptr' operation ('tmp_M_real_addr_2', proximal.cpp:75->proximal.cpp:50) [185]  (0 ns)
	'load' operation ('tmp_M_real_load', proximal.cpp:75->proximal.cpp:50) on array 'data_out._M_real', proximal.cpp:13 [186]  (3.25 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp_M_real_load', proximal.cpp:75->proximal.cpp:50) on array 'data_out._M_real', proximal.cpp:13 [186]  (3.25 ns)

 <State 91>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:75->proximal.cpp:50) [187]  (5.7 ns)

 <State 92>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:75->proximal.cpp:50) [187]  (5.7 ns)

 <State 93>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:75->proximal.cpp:50) [187]  (5.7 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:75->proximal.cpp:50) [187]  (5.7 ns)

 <State 95>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', proximal.cpp:75->proximal.cpp:50) [188]  (5.7 ns)

 <State 96>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', proximal.cpp:75->proximal.cpp:50) [188]  (5.7 ns)

 <State 97>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', proximal.cpp:75->proximal.cpp:50) [188]  (5.7 ns)

 <State 98>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('x', proximal.cpp:75->proximal.cpp:50) [188]  (5.7 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50) [196]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50) [200]  (0.968 ns)
	'lshr' operation ('r.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50) [204]  (0 ns)
	'select' operation ('select_ln1312', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50) [209]  (4.42 ns)

 <State 100>: 6.42ns
The critical path consists of the following:
	'sub' operation ('sub_ln59', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50) [210]  (1.92 ns)
	'select' operation ('select_ln59', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50) [211]  (1.25 ns)
	'store' operation ('store_ln75', proximal.cpp:75->proximal.cpp:50) of variable 'select_ln59', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->proximal.cpp:75->proximal.cpp:50 on array 'x_io_V' [212]  (3.25 ns)

 <State 101>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
