#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7ff176f8bdc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7ff176f813b0 .scope module, "CPU_tb" "CPU_tb" 3 1;
 .timescale 0 0;
P_0x7ff176f87f10 .param/str "RAM_INIT_FILE" 0 3 24, "test/5-data/data_sb_5.mem";
P_0x7ff176f87f50 .param/str "ROM_INIT_FILE" 0 3 25, "test/1-binary/sb_5_instructions.mem";
v0x7ff176fb9140_0 .net "active", 0 0, v0x7ff176faf600_0;  1 drivers
v0x7ff176fb9200_0 .var "clk", 0 0;
v0x7ff176fb92d0_0 .var "clock_enable", 0 0;
v0x7ff176fb9360_0 .net "data_address", 31 0, L_0x7ff176fca640;  1 drivers
v0x7ff176fb93f0_0 .net "data_read", 0 0, v0x7ff176fafa30_0;  1 drivers
v0x7ff176fb9500_0 .net "data_readdata", 31 0, L_0x7ff176fbfcf0;  1 drivers
v0x7ff176fb9590_0 .net "data_write", 0 0, v0x7ff176fafb80_0;  1 drivers
v0x7ff176fb9660_0 .net "data_writedata", 31 0, v0x7ff176fafc10_0;  1 drivers
v0x7ff176fb9730_0 .net "instr_address", 31 0, v0x7ff176faff80_0;  1 drivers
v0x7ff176fb9840_0 .net "instr_readdata", 31 0, L_0x7ff176fbbfd0;  1 drivers
v0x7ff176fb9910_0 .net "register_v0", 31 0, L_0x7ff176fc88b0;  1 drivers
v0x7ff176fb99a0_0 .var "reset", 0 0;
S_0x7ff176f81df0 .scope module, "CPU" "mips_cpu_harvard" 3 98, 4 1 0, S_0x7ff176f813b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_readdata";
    .port_info 1 /INPUT 32 "instr_readdata";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clock_enable";
    .port_info 5 /OUTPUT 32 "register_v0";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 32 "data_writedata";
    .port_info 9 /OUTPUT 1 "active";
    .port_info 10 /OUTPUT 1 "data_read";
    .port_info 11 /OUTPUT 1 "data_write";
enum0x7ff176f53560 .enum4 (6)
   "R" 6'b000000,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "LW" 6'b100011,
   "XORI" 6'b001110,
   "BEQ" 6'b000100,
   "LUI" 6'b001111,
   "ORI" 6'b001101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "B0" 6'b000001,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111,
   "BNE" 6'b000101,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
enum0x7ff176f55d10 .enum4 (6)
   "JR" 6'b001000,
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "OR" 6'b100101,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "JALR" 6'b001001,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010
 ;
enum0x7ff176f581d0 .enum4 (3)
   "Branch" 3'b000,
   "Imm" 3'b001,
   "Load" 3'b100,
   "Store" 3'b101
 ;
enum0x7ff176f58870 .enum4 (5)
   "BLTZAL" 5'b10000,
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BGEZAL" 5'b10001
 ;
L_0x7ff176fc21c0 .functor OR 1, L_0x7ff176fc1d50, L_0x7ff176fc2020, C4<0>, C4<0>;
L_0x7ff176fc2760 .functor AND 1, L_0x7ff176fc2540, L_0x7ff176fc25e0, C4<1>, C4<1>;
L_0x7ff176fc3600 .functor OR 1, L_0x7ff176fc3420, L_0x7ff176fc31b0, C4<0>, C4<0>;
L_0x7ff176fc36f0 .functor AND 1, L_0x7ff176fc3030, L_0x7ff176fc3600, C4<1>, C4<1>;
L_0x7ff176fc34c0 .functor OR 1, L_0x7ff176fc36f0, L_0x7ff176fc37e0, C4<0>, C4<0>;
L_0x7ff176fc3e30 .functor AND 1, L_0x7ff176fc3c70, L_0x7ff176fc3fe0, C4<1>, C4<1>;
L_0x7ff176fc42e0 .functor AND 1, L_0x7ff176fc3e30, L_0x7ff176fc4240, C4<1>, C4<1>;
L_0x7ff176fc40c0 .functor AND 1, L_0x7ff176fc42e0, L_0x7ff176fc43d0, C4<1>, C4<1>;
L_0x7ff176fc1940 .functor AND 1, L_0x7ff176fc40c0, L_0x7ff176fc4640, C4<1>, C4<1>;
L_0x7ff176fc44b0 .functor AND 1, L_0x7ff176fc1940, L_0x7ff176fc4870, C4<1>, C4<1>;
L_0x7ff176fc4b50 .functor AND 1, L_0x7ff176fc44b0, L_0x7ff176fc4ab0, C4<1>, C4<1>;
L_0x7ff176fc4910 .functor AND 1, L_0x7ff176fc4b50, L_0x7ff176fc4ca0, C4<1>, C4<1>;
L_0x7ff176fc4f70 .functor OR 1, L_0x7ff176fc4910, L_0x7ff176fc4a00, C4<0>, C4<0>;
L_0x7ff176fc4d40 .functor OR 1, L_0x7ff176fc4f70, L_0x7ff176fc50d0, C4<0>, C4<0>;
L_0x7ff176fc5370 .functor OR 1, L_0x7ff176fc4d40, L_0x7ff176fc4e30, C4<0>, C4<0>;
L_0x7ff176fc5580 .functor OR 1, L_0x7ff176fc5170, L_0x7ff176fc5290, C4<0>, C4<0>;
L_0x7ff176fc5690 .functor AND 1, L_0x7ff176fc54e0, L_0x7ff176fc5580, C4<1>, C4<1>;
L_0x7ff176fc5a60 .functor OR 1, L_0x7ff176fc5370, L_0x7ff176fc5690, C4<0>, C4<0>;
L_0x7ff176fc5f30 .functor AND 1, L_0x7ff176fc5850, L_0x7ff176fbd700, C4<1>, C4<1>;
L_0x7ff176fc6120 .functor AND 1, L_0x7ff176fc5f30, L_0x7ff176fc6080, C4<1>, C4<1>;
L_0x7ff176fc63f0 .functor OR 1, L_0x7ff176fc66d0, L_0x7ff176fc6310, C4<0>, C4<0>;
L_0x7ff176fc32d0 .functor OR 1, L_0x7ff176fc63f0, L_0x7ff176fc5fe0, C4<0>, C4<0>;
L_0x7ff176fc6890 .functor OR 1, L_0x7ff176fc32d0, L_0x7ff176fc67b0, C4<0>, C4<0>;
L_0x7ff176fc6c90 .functor OR 1, L_0x7ff176fc6890, L_0x7ff176fc6980, C4<0>, C4<0>;
L_0x7ff176fc6e60 .functor OR 1, L_0x7ff176fc6c90, L_0x7ff176fc6d80, C4<0>, C4<0>;
L_0x7ff176fc6f90 .functor OR 1, L_0x7ff176fc6e60, L_0x7ff176fc6ed0, C4<0>, C4<0>;
L_0x7ff176fc7160 .functor OR 1, L_0x7ff176fc6f90, L_0x7ff176fc7080, C4<0>, C4<0>;
L_0x7ff176fc7370 .functor OR 1, L_0x7ff176fc7160, L_0x7ff176fc7260, C4<0>, C4<0>;
L_0x7ff176fc7560 .functor OR 1, L_0x7ff176fc7370, L_0x7ff176fc7460, C4<0>, C4<0>;
L_0x7ff176fc7790 .functor OR 1, L_0x7ff176fc7560, L_0x7ff176fc7670, C4<0>, C4<0>;
L_0x7ff176fc7980 .functor OR 1, L_0x7ff176fc7790, L_0x7ff176fc78a0, C4<0>, C4<0>;
L_0x7ff176fc7b60 .functor OR 1, L_0x7ff176fc7980, L_0x7ff176fc7a80, C4<0>, C4<0>;
L_0x7ff176fc81b0 .functor OR 1, L_0x7ff176fc7fd0, L_0x7ff176fc80b0, C4<0>, C4<0>;
L_0x7ff176fc86c0 .functor OR 1, L_0x7ff176fc81b0, L_0x7ff176fc7e90, C4<0>, C4<0>;
v0x7ff176fb0870_2 .array/port v0x7ff176fb0870, 2;
L_0x7ff176fc88b0 .functor BUFZ 32, v0x7ff176fb0870_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff176fa7dc0_0 .var "ALU_code", 3 0;
v0x7ff176fa7e90_0 .net "HI", 31 0, L_0x7ff176fc9450;  1 drivers
v0x7ff176fa7f20_0 .var/s "HI_reg", 31 0;
v0x7ff176fa7fb0_0 .net "I_type", 0 0, L_0x7ff176fc28b0;  1 drivers
v0x7ff176fa8040_0 .net "J_type", 0 0, L_0x7ff176fc2390;  1 drivers
v0x7ff176fa8120_0 .net "LO", 31 0, L_0x7ff176fbae30;  1 drivers
v0x7ff176fa81c0_0 .var/s "LO_reg", 31 0;
v0x7ff176fa8260_0 .net "MSB", 0 0, L_0x7ff176fc90f0;  1 drivers
v0x7ff176fa8300_0 .net "OP", 5 0, L_0x7ff176fc1170;  1 drivers
v0x7ff176fa8440_0 .net "OP_tail", 2 0, L_0x7ff176fc1670;  1 drivers
v0x7ff176fa84d0_0 .var "PC_next", 31 0;
v0x7ff176fa8560_0 .net "PC_upper", 3 0, L_0x7ff176fc19c0;  1 drivers
v0x7ff176fa8600_0 .net "R_type", 0 0, L_0x7ff176fc1e90;  1 drivers
v0x7ff176fa86a0_0 .net *"_ivl_1", 7 0, L_0x7ff176fc0ac0;  1 drivers
L_0x7ff176d74568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa8750_0 .net *"_ivl_101", 0 0, L_0x7ff176d74568;  1 drivers
L_0x7ff176d745b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa8800_0 .net/2u *"_ivl_102", 5 0, L_0x7ff176d745b0;  1 drivers
v0x7ff176fa88b0_0 .net *"_ivl_104", 0 0, L_0x7ff176fc2f10;  1 drivers
v0x7ff176fa8a50_0 .net *"_ivl_107", 4 0, L_0x7ff176fc2e00;  1 drivers
v0x7ff176fa8b00_0 .net *"_ivl_108", 5 0, L_0x7ff176fc3110;  1 drivers
L_0x7ff176d745f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa8bb0_0 .net *"_ivl_111", 0 0, L_0x7ff176d745f8;  1 drivers
L_0x7ff176d74640 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa8c60_0 .net/2u *"_ivl_112", 5 0, L_0x7ff176d74640;  1 drivers
v0x7ff176fa8d10_0 .net *"_ivl_114", 0 0, L_0x7ff176fc3030;  1 drivers
L_0x7ff176d74688 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa8db0_0 .net/2u *"_ivl_116", 5 0, L_0x7ff176d74688;  1 drivers
v0x7ff176fa8e60_0 .net *"_ivl_118", 0 0, L_0x7ff176fc3420;  1 drivers
L_0x7ff176d746d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa8f00_0 .net/2u *"_ivl_120", 5 0, L_0x7ff176d746d0;  1 drivers
v0x7ff176fa8fb0_0 .net *"_ivl_122", 0 0, L_0x7ff176fc31b0;  1 drivers
v0x7ff176fa9050_0 .net *"_ivl_125", 0 0, L_0x7ff176fc3600;  1 drivers
v0x7ff176fa90f0_0 .net *"_ivl_127", 0 0, L_0x7ff176fc36f0;  1 drivers
L_0x7ff176d74718 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa9190_0 .net/2u *"_ivl_128", 5 0, L_0x7ff176d74718;  1 drivers
v0x7ff176fa9240_0 .net *"_ivl_130", 0 0, L_0x7ff176fc37e0;  1 drivers
v0x7ff176fa92e0_0 .net *"_ivl_133", 0 0, L_0x7ff176fc34c0;  1 drivers
L_0x7ff176d74760 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa9380_0 .net/2u *"_ivl_134", 5 0, L_0x7ff176d74760;  1 drivers
v0x7ff176fa9430_0 .net *"_ivl_137", 4 0, L_0x7ff176fc3a10;  1 drivers
v0x7ff176fa8960_0 .net *"_ivl_138", 5 0, L_0x7ff176fc3ab0;  1 drivers
L_0x7ff176d747a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa96c0_0 .net *"_ivl_141", 0 0, L_0x7ff176d747a8;  1 drivers
v0x7ff176fa9750_0 .net *"_ivl_142", 5 0, L_0x7ff176fc3900;  1 drivers
L_0x7ff176d747f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa97f0_0 .net/2u *"_ivl_146", 5 0, L_0x7ff176d747f0;  1 drivers
v0x7ff176fa98a0_0 .net *"_ivl_148", 0 0, L_0x7ff176fc3c70;  1 drivers
v0x7ff176fa9940_0 .net *"_ivl_15", 2 0, L_0x7ff176fc1370;  1 drivers
L_0x7ff176d74838 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa99f0_0 .net/2u *"_ivl_150", 5 0, L_0x7ff176d74838;  1 drivers
v0x7ff176fa9aa0_0 .net *"_ivl_152", 0 0, L_0x7ff176fc3fe0;  1 drivers
v0x7ff176fa9b40_0 .net *"_ivl_155", 0 0, L_0x7ff176fc3e30;  1 drivers
L_0x7ff176d74880 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa9be0_0 .net/2u *"_ivl_156", 5 0, L_0x7ff176d74880;  1 drivers
v0x7ff176fa9c90_0 .net *"_ivl_158", 0 0, L_0x7ff176fc4240;  1 drivers
L_0x7ff176d74178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa9d30_0 .net/2u *"_ivl_16", 2 0, L_0x7ff176d74178;  1 drivers
v0x7ff176fa9de0_0 .net *"_ivl_161", 0 0, L_0x7ff176fc42e0;  1 drivers
L_0x7ff176d748c8 .functor BUFT 1, C4<011011>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa9e80_0 .net/2u *"_ivl_162", 5 0, L_0x7ff176d748c8;  1 drivers
v0x7ff176fa9f30_0 .net *"_ivl_164", 0 0, L_0x7ff176fc43d0;  1 drivers
v0x7ff176fa9fd0_0 .net *"_ivl_167", 0 0, L_0x7ff176fc40c0;  1 drivers
L_0x7ff176d74910 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7ff176faa070_0 .net/2u *"_ivl_168", 5 0, L_0x7ff176d74910;  1 drivers
v0x7ff176faa120_0 .net *"_ivl_170", 0 0, L_0x7ff176fc4640;  1 drivers
v0x7ff176faa1c0_0 .net *"_ivl_173", 0 0, L_0x7ff176fc1940;  1 drivers
L_0x7ff176d74958 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x7ff176faa260_0 .net/2u *"_ivl_174", 5 0, L_0x7ff176d74958;  1 drivers
v0x7ff176faa310_0 .net *"_ivl_176", 0 0, L_0x7ff176fc4870;  1 drivers
v0x7ff176faa3b0_0 .net *"_ivl_179", 0 0, L_0x7ff176fc44b0;  1 drivers
v0x7ff176faa450_0 .net *"_ivl_18", 0 0, L_0x7ff176fc1450;  1 drivers
L_0x7ff176d749a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7ff176faa4f0_0 .net/2u *"_ivl_180", 5 0, L_0x7ff176d749a0;  1 drivers
v0x7ff176faa5a0_0 .net *"_ivl_182", 0 0, L_0x7ff176fc4ab0;  1 drivers
v0x7ff176faa640_0 .net *"_ivl_185", 0 0, L_0x7ff176fc4b50;  1 drivers
L_0x7ff176d749e8 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0x7ff176faa6e0_0 .net/2u *"_ivl_186", 5 0, L_0x7ff176d749e8;  1 drivers
v0x7ff176faa790_0 .net *"_ivl_188", 0 0, L_0x7ff176fc4ca0;  1 drivers
v0x7ff176faa830_0 .net *"_ivl_191", 0 0, L_0x7ff176fc4910;  1 drivers
L_0x7ff176d74a30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7ff176faa8d0_0 .net/2u *"_ivl_192", 2 0, L_0x7ff176d74a30;  1 drivers
v0x7ff176faa980_0 .net *"_ivl_194", 0 0, L_0x7ff176fc4a00;  1 drivers
v0x7ff176faaa20_0 .net *"_ivl_197", 0 0, L_0x7ff176fc4f70;  1 drivers
L_0x7ff176d74a78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa94d0_0 .net/2u *"_ivl_198", 2 0, L_0x7ff176d74a78;  1 drivers
L_0x7ff176d741c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa9580_0 .net/2s *"_ivl_20", 1 0, L_0x7ff176d741c0;  1 drivers
v0x7ff176fa9630_0 .net *"_ivl_200", 0 0, L_0x7ff176fc50d0;  1 drivers
v0x7ff176faaac0_0 .net *"_ivl_203", 0 0, L_0x7ff176fc4d40;  1 drivers
L_0x7ff176d74ac0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7ff176faab60_0 .net/2u *"_ivl_204", 5 0, L_0x7ff176d74ac0;  1 drivers
v0x7ff176faac10_0 .net *"_ivl_206", 0 0, L_0x7ff176fc4e30;  1 drivers
v0x7ff176faacb0_0 .net *"_ivl_209", 0 0, L_0x7ff176fc5370;  1 drivers
L_0x7ff176d74b08 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x7ff176faad50_0 .net/2u *"_ivl_210", 5 0, L_0x7ff176d74b08;  1 drivers
v0x7ff176faae00_0 .net *"_ivl_212", 0 0, L_0x7ff176fc54e0;  1 drivers
L_0x7ff176d74b50 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x7ff176faaea0_0 .net/2u *"_ivl_214", 5 0, L_0x7ff176d74b50;  1 drivers
v0x7ff176faaf50_0 .net *"_ivl_216", 0 0, L_0x7ff176fc5170;  1 drivers
L_0x7ff176d74b98 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7ff176faaff0_0 .net/2u *"_ivl_218", 5 0, L_0x7ff176d74b98;  1 drivers
L_0x7ff176d74208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff176fab0a0_0 .net/2s *"_ivl_22", 1 0, L_0x7ff176d74208;  1 drivers
v0x7ff176fab150_0 .net *"_ivl_220", 0 0, L_0x7ff176fc5290;  1 drivers
v0x7ff176fab1f0_0 .net *"_ivl_223", 0 0, L_0x7ff176fc5580;  1 drivers
v0x7ff176fab290_0 .net *"_ivl_225", 0 0, L_0x7ff176fc5690;  1 drivers
v0x7ff176fab330_0 .net *"_ivl_227", 0 0, L_0x7ff176fc5a60;  1 drivers
L_0x7ff176d74be0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff176fab3d0_0 .net/2s *"_ivl_228", 1 0, L_0x7ff176d74be0;  1 drivers
L_0x7ff176d74c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff176fab480_0 .net/2s *"_ivl_230", 1 0, L_0x7ff176d74c28;  1 drivers
v0x7ff176fab530_0 .net *"_ivl_232", 1 0, L_0x7ff176fc5ad0;  1 drivers
L_0x7ff176d74c70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fab5e0_0 .net/2u *"_ivl_238", 5 0, L_0x7ff176d74c70;  1 drivers
v0x7ff176fab690_0 .net *"_ivl_24", 1 0, L_0x7ff176fbd5e0;  1 drivers
v0x7ff176fab740_0 .net *"_ivl_240", 0 0, L_0x7ff176fc5850;  1 drivers
v0x7ff176fab7e0_0 .net *"_ivl_243", 0 0, L_0x7ff176fc5f30;  1 drivers
v0x7ff176fab880_0 .net *"_ivl_245", 0 0, L_0x7ff176fc6080;  1 drivers
v0x7ff176fab920_0 .net *"_ivl_247", 0 0, L_0x7ff176fc6120;  1 drivers
L_0x7ff176d74cb8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fab9c0_0 .net/2u *"_ivl_248", 26 0, L_0x7ff176d74cb8;  1 drivers
v0x7ff176faba70_0 .net *"_ivl_250", 31 0, L_0x7ff176fc61d0;  1 drivers
v0x7ff176fabb20_0 .net *"_ivl_252", 31 0, L_0x7ff176fc5d30;  1 drivers
v0x7ff176fabbd0_0 .net *"_ivl_254", 6 0, L_0x7ff176fc5dd0;  1 drivers
L_0x7ff176d74d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fabc80_0 .net *"_ivl_257", 0 0, L_0x7ff176d74d00;  1 drivers
L_0x7ff176d74d48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fabd30_0 .net/2u *"_ivl_260", 5 0, L_0x7ff176d74d48;  1 drivers
v0x7ff176fabde0_0 .net *"_ivl_262", 0 0, L_0x7ff176fc66d0;  1 drivers
L_0x7ff176d74d90 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7ff176fabe80_0 .net/2u *"_ivl_264", 5 0, L_0x7ff176d74d90;  1 drivers
v0x7ff176fabf30_0 .net *"_ivl_266", 0 0, L_0x7ff176fc6310;  1 drivers
v0x7ff176fabfd0_0 .net *"_ivl_269", 0 0, L_0x7ff176fc63f0;  1 drivers
L_0x7ff176d74dd8 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7ff176fac070_0 .net/2u *"_ivl_270", 5 0, L_0x7ff176d74dd8;  1 drivers
v0x7ff176fac120_0 .net *"_ivl_272", 0 0, L_0x7ff176fc5fe0;  1 drivers
v0x7ff176fac1c0_0 .net *"_ivl_275", 0 0, L_0x7ff176fc32d0;  1 drivers
L_0x7ff176d74e20 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7ff176fac260_0 .net/2u *"_ivl_276", 5 0, L_0x7ff176d74e20;  1 drivers
v0x7ff176fac310_0 .net *"_ivl_278", 0 0, L_0x7ff176fc67b0;  1 drivers
v0x7ff176fac3b0_0 .net *"_ivl_281", 0 0, L_0x7ff176fc6890;  1 drivers
L_0x7ff176d74e68 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7ff176fac450_0 .net/2u *"_ivl_282", 5 0, L_0x7ff176d74e68;  1 drivers
v0x7ff176fac500_0 .net *"_ivl_284", 0 0, L_0x7ff176fc6980;  1 drivers
v0x7ff176fac5a0_0 .net *"_ivl_287", 0 0, L_0x7ff176fc6c90;  1 drivers
L_0x7ff176d74eb0 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fac640_0 .net/2u *"_ivl_288", 5 0, L_0x7ff176d74eb0;  1 drivers
v0x7ff176fac6f0_0 .net *"_ivl_290", 0 0, L_0x7ff176fc6d80;  1 drivers
v0x7ff176fac790_0 .net *"_ivl_293", 0 0, L_0x7ff176fc6e60;  1 drivers
L_0x7ff176d74ef8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7ff176fac830_0 .net/2u *"_ivl_294", 5 0, L_0x7ff176d74ef8;  1 drivers
v0x7ff176fac8e0_0 .net *"_ivl_296", 0 0, L_0x7ff176fc6ed0;  1 drivers
v0x7ff176fac980_0 .net *"_ivl_299", 0 0, L_0x7ff176fc6f90;  1 drivers
v0x7ff176faca20_0 .net *"_ivl_3", 7 0, L_0x7ff176fc0e70;  1 drivers
L_0x7ff176d74f40 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7ff176facad0_0 .net/2u *"_ivl_300", 5 0, L_0x7ff176d74f40;  1 drivers
v0x7ff176facb80_0 .net *"_ivl_302", 0 0, L_0x7ff176fc7080;  1 drivers
v0x7ff176facc20_0 .net *"_ivl_305", 0 0, L_0x7ff176fc7160;  1 drivers
L_0x7ff176d74f88 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0x7ff176faccc0_0 .net/2u *"_ivl_306", 5 0, L_0x7ff176d74f88;  1 drivers
v0x7ff176facd70_0 .net *"_ivl_308", 0 0, L_0x7ff176fc7260;  1 drivers
v0x7ff176face10_0 .net *"_ivl_311", 0 0, L_0x7ff176fc7370;  1 drivers
L_0x7ff176d74fd0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7ff176faceb0_0 .net/2u *"_ivl_312", 5 0, L_0x7ff176d74fd0;  1 drivers
v0x7ff176facf60_0 .net *"_ivl_314", 0 0, L_0x7ff176fc7460;  1 drivers
v0x7ff176fad000_0 .net *"_ivl_317", 0 0, L_0x7ff176fc7560;  1 drivers
L_0x7ff176d75018 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fad0a0_0 .net/2u *"_ivl_318", 5 0, L_0x7ff176d75018;  1 drivers
v0x7ff176fad150_0 .net *"_ivl_320", 0 0, L_0x7ff176fc7670;  1 drivers
v0x7ff176fad1f0_0 .net *"_ivl_323", 0 0, L_0x7ff176fc7790;  1 drivers
L_0x7ff176d75060 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7ff176fad290_0 .net/2u *"_ivl_324", 5 0, L_0x7ff176d75060;  1 drivers
v0x7ff176fad340_0 .net *"_ivl_326", 0 0, L_0x7ff176fc78a0;  1 drivers
v0x7ff176fad3e0_0 .net *"_ivl_329", 0 0, L_0x7ff176fc7980;  1 drivers
L_0x7ff176d750a8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7ff176fad480_0 .net/2u *"_ivl_330", 5 0, L_0x7ff176d750a8;  1 drivers
v0x7ff176fad530_0 .net *"_ivl_332", 0 0, L_0x7ff176fc7a80;  1 drivers
v0x7ff176fad5d0_0 .net *"_ivl_335", 0 0, L_0x7ff176fc7b60;  1 drivers
v0x7ff176fad670_0 .net *"_ivl_336", 31 0, L_0x7ff176fc7c70;  1 drivers
v0x7ff176fad720_0 .net *"_ivl_338", 6 0, L_0x7ff176fc7d30;  1 drivers
L_0x7ff176d74250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff176fad7d0_0 .net/2u *"_ivl_34", 31 0, L_0x7ff176d74250;  1 drivers
L_0x7ff176d750f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fad880_0 .net *"_ivl_341", 0 0, L_0x7ff176d750f0;  1 drivers
L_0x7ff176d75138 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x7ff176fad930_0 .net/2u *"_ivl_342", 5 0, L_0x7ff176d75138;  1 drivers
v0x7ff176fad9e0_0 .net *"_ivl_344", 0 0, L_0x7ff176fc7fd0;  1 drivers
L_0x7ff176d75180 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x7ff176fada80_0 .net/2u *"_ivl_346", 5 0, L_0x7ff176d75180;  1 drivers
v0x7ff176fadb30_0 .net *"_ivl_348", 0 0, L_0x7ff176fc80b0;  1 drivers
v0x7ff176fadbd0_0 .net *"_ivl_351", 0 0, L_0x7ff176fc81b0;  1 drivers
L_0x7ff176d751c8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x7ff176fadc70_0 .net/2u *"_ivl_352", 5 0, L_0x7ff176d751c8;  1 drivers
v0x7ff176fadd20_0 .net *"_ivl_354", 0 0, L_0x7ff176fc7e90;  1 drivers
v0x7ff176faddc0_0 .net *"_ivl_357", 0 0, L_0x7ff176fc86c0;  1 drivers
L_0x7ff176d75210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fade60_0 .net/2u *"_ivl_358", 15 0, L_0x7ff176d75210;  1 drivers
v0x7ff176fadf10_0 .net *"_ivl_360", 31 0, L_0x7ff176fc87b0;  1 drivers
v0x7ff176fadfc0_0 .net *"_ivl_363", 0 0, L_0x7ff176fc8260;  1 drivers
v0x7ff176fae070_0 .net *"_ivl_364", 15 0, L_0x7ff176fc8380;  1 drivers
v0x7ff176fae120_0 .net *"_ivl_366", 31 0, L_0x7ff176fc8bf0;  1 drivers
v0x7ff176fae1d0_0 .net *"_ivl_368", 31 0, L_0x7ff176fc8ef0;  1 drivers
v0x7ff176fae280_0 .net/s *"_ivl_377", 17 0, L_0x7ff176fc85b0;  1 drivers
L_0x7ff176d75258 .functor BUFT 1, C4<000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff176fae330_0 .net/2s *"_ivl_379", 17 0, L_0x7ff176d75258;  1 drivers
v0x7ff176fae3e0_0 .net *"_ivl_384", 0 0, L_0x7ff176fc9510;  1 drivers
v0x7ff176fae490_0 .net *"_ivl_385", 14 0, L_0x7ff176fc95b0;  1 drivers
L_0x7ff176d752a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fae540_0 .net/2u *"_ivl_389", 0 0, L_0x7ff176d752a0;  1 drivers
L_0x7ff176d74298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fae5f0_0 .net/2u *"_ivl_44", 5 0, L_0x7ff176d74298;  1 drivers
v0x7ff176fae6a0_0 .net *"_ivl_46", 0 0, L_0x7ff176fc1c30;  1 drivers
L_0x7ff176d742e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff176fae740_0 .net/2s *"_ivl_48", 1 0, L_0x7ff176d742e0;  1 drivers
v0x7ff176fae7f0_0 .net *"_ivl_5", 7 0, L_0x7ff176fc0f10;  1 drivers
L_0x7ff176d74328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff176fae8a0_0 .net/2s *"_ivl_50", 1 0, L_0x7ff176d74328;  1 drivers
v0x7ff176fae950_0 .net *"_ivl_52", 1 0, L_0x7ff176fc1df0;  1 drivers
L_0x7ff176d74370 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x7ff176faea00_0 .net/2u *"_ivl_56", 5 0, L_0x7ff176d74370;  1 drivers
v0x7ff176faeab0_0 .net *"_ivl_58", 0 0, L_0x7ff176fc1d50;  1 drivers
L_0x7ff176d743b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x7ff176faeb50_0 .net/2u *"_ivl_60", 5 0, L_0x7ff176d743b8;  1 drivers
v0x7ff176faec00_0 .net *"_ivl_62", 0 0, L_0x7ff176fc2020;  1 drivers
v0x7ff176faeca0_0 .net *"_ivl_65", 0 0, L_0x7ff176fc21c0;  1 drivers
L_0x7ff176d74400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff176faed40_0 .net/2s *"_ivl_66", 1 0, L_0x7ff176d74400;  1 drivers
L_0x7ff176d74448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff176faedf0_0 .net/2s *"_ivl_68", 1 0, L_0x7ff176d74448;  1 drivers
v0x7ff176faeea0_0 .net *"_ivl_7", 7 0, L_0x7ff176fc0fb0;  1 drivers
v0x7ff176faef50_0 .net *"_ivl_70", 1 0, L_0x7ff176fc2230;  1 drivers
v0x7ff176faf000_0 .net *"_ivl_75", 0 0, L_0x7ff176fc2540;  1 drivers
v0x7ff176faf0a0_0 .net *"_ivl_77", 0 0, L_0x7ff176fc25e0;  1 drivers
v0x7ff176faf140_0 .net *"_ivl_79", 0 0, L_0x7ff176fc2760;  1 drivers
L_0x7ff176d74490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7ff176faf1e0_0 .net/2s *"_ivl_80", 1 0, L_0x7ff176d74490;  1 drivers
L_0x7ff176d744d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff176faf290_0 .net/2s *"_ivl_82", 1 0, L_0x7ff176d744d8;  1 drivers
v0x7ff176faf340_0 .net *"_ivl_84", 1 0, L_0x7ff176fc27d0;  1 drivers
v0x7ff176faf3f0_0 .net *"_ivl_91", 4 0, L_0x7ff176fc2680;  1 drivers
L_0x7ff176d74520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176faf4a0_0 .net *"_ivl_95", 0 0, L_0x7ff176d74520;  1 drivers
v0x7ff176faf550_0 .net *"_ivl_97", 4 0, L_0x7ff176fc29d0;  1 drivers
v0x7ff176faf600_0 .var "active", 0 0;
v0x7ff176faf6a0_0 .net "astart", 15 0, L_0x7ff176fc2a80;  1 drivers
v0x7ff176faf760_0 .var "branch_to", 32 0;
v0x7ff176faf7f0_0 .net "clk", 0 0, v0x7ff176fb9200_0;  1 drivers
v0x7ff176faf880_0 .net "clock_enable", 0 0, v0x7ff176fb92d0_0;  1 drivers
v0x7ff176faf910_0 .net "data", 31 0, L_0x7ff176fcaf50;  1 drivers
v0x7ff176faf9a0_0 .net "data_address", 31 0, L_0x7ff176fca640;  alias, 1 drivers
v0x7ff176fafa30_0 .var "data_read", 0 0;
v0x7ff176fafac0_0 .net "data_readdata", 31 0, L_0x7ff176fbfcf0;  alias, 1 drivers
v0x7ff176fafb80_0 .var "data_write", 0 0;
v0x7ff176fafc10_0 .var "data_writedata", 31 0;
v0x7ff176fafcc0_0 .var "destination", 31 0;
v0x7ff176fafd70_0 .net "funct", 5 0, L_0x7ff176fc1290;  1 drivers
v0x7ff176fafe20_0 .net "funct_tail", 1 0, L_0x7ff176fc15d0;  1 drivers
v0x7ff176fafed0_0 .net "instr", 31 0, L_0x7ff176fc1050;  1 drivers
v0x7ff176faff80_0 .var "instr_address", 31 0;
v0x7ff176fb0030_0 .net "instr_address_next", 31 0, L_0x7ff176fc18a0;  1 drivers
v0x7ff176fb00e0_0 .net "instr_readdata", 31 0, L_0x7ff176fbbfd0;  alias, 1 drivers
v0x7ff176fb0190_0 .var "jump", 0 0;
v0x7ff176fb0230_0 .var "jump_now", 0 0;
v0x7ff176fb02d0_0 .var "jump_to", 31 0;
v0x7ff176fb0380_0 .net "offset", 17 0, L_0x7ff176fc8a40;  1 drivers
v0x7ff176fb0430_0 .net "op_1", 31 0, L_0x7ff176fc6570;  1 drivers
v0x7ff176fb0510_0 .net "op_2", 31 0, L_0x7ff176fc8fd0;  1 drivers
v0x7ff176fb05f0_0 .net "out", 31 0, v0x7ff176fa6260_0;  1 drivers
v0x7ff176fb0680_0 .net "reg_addr1", 5 0, L_0x7ff176fc2c60;  1 drivers
v0x7ff176fb0710_0 .net "reg_addr2", 5 0, L_0x7ff176fc2b60;  1 drivers
v0x7ff176fb07c0_0 .net "reg_addrw", 5 0, L_0x7ff176fc3d90;  1 drivers
v0x7ff176fb0870 .array "reg_file", 0 31, 31 0;
v0x7ff176fb0c10_0 .var "reg_write", 31 0;
v0x7ff176fb0cc0_0 .net "register_v0", 31 0, L_0x7ff176fc88b0;  alias, 1 drivers
v0x7ff176fb0d70_0 .net "reset", 0 0, v0x7ff176fb99a0_0;  1 drivers
v0x7ff176fb0e10_0 .var "reset_prev", 0 0;
v0x7ff176fb0eb0_0 .net "shamt", 4 0, L_0x7ff176fc57b0;  1 drivers
v0x7ff176fb0f60_0 .net "shift", 0 0, L_0x7ff176fbd700;  1 drivers
v0x7ff176fb1000_0 .net "shift_op2", 0 0, L_0x7ff176fc1b90;  1 drivers
v0x7ff176fb10a0_0 .net "sign_ext_address", 32 0, L_0x7ff176fc96d0;  1 drivers
v0x7ff176fb1150_0 .net "sign_ext_offset", 32 0, L_0x7ff176fc9790;  1 drivers
v0x7ff176fb1200_0 .var "stall", 0 0;
v0x7ff176fb12b0_0 .var "stall_prev", 0 0;
v0x7ff176fb1340_0 .net "subtype", 2 0, L_0x7ff176fc1780;  1 drivers
v0x7ff176fb13f0_0 .net "target", 25 0, L_0x7ff176fc1a60;  1 drivers
v0x7ff176fb14a0_0 .net "write_enable", 0 0, L_0x7ff176fc5c50;  1 drivers
E_0x7ff176f943b0 .event posedge, v0x7ff176fa7150_0;
E_0x7ff176f9ac30/0 .event edge, v0x7ff176fb0d70_0, v0x7ff176fa7c40_0, v0x7ff176faff80_0, v0x7ff176fb0230_0;
E_0x7ff176f9ac30/1 .event edge, v0x7ff176fa67a0_0, v0x7ff176fafd70_0, v0x7ff176fa60c0_0, v0x7ff176fa8560_0;
E_0x7ff176f9ac30/2 .event edge, v0x7ff176fb13f0_0, v0x7ff176fb10a0_0, v0x7ff176fb1150_0, v0x7ff176fa8600_0;
E_0x7ff176f9ac30/3 .event edge, v0x7ff176fa8040_0, v0x7ff176fb0710_0, v0x7ff176fa8260_0, v0x7ff176fa61b0_0;
E_0x7ff176f9ac30 .event/or E_0x7ff176f9ac30/0, E_0x7ff176f9ac30/1, E_0x7ff176f9ac30/2, E_0x7ff176f9ac30/3;
E_0x7ff176f9aaf0/0 .event edge, v0x7ff176fa67a0_0, v0x7ff176fb0030_0, v0x7ff176fb0710_0, v0x7ff176fa6cd0_0;
E_0x7ff176f9aaf0/1 .event edge, v0x7ff176fafd70_0, v0x7ff176fa7f20_0, v0x7ff176fa81c0_0, v0x7ff176fa6260_0;
E_0x7ff176f9aaf0/2 .event edge, v0x7ff176fb1340_0, v0x7ff176fa71f0_0;
E_0x7ff176f9aaf0 .event/or E_0x7ff176f9aaf0/0, E_0x7ff176f9aaf0/1, E_0x7ff176f9aaf0/2;
E_0x7ff176f9b150 .event edge, v0x7ff176fa67a0_0, v0x7ff176fb12b0_0, v0x7ff176fb0d70_0;
E_0x7ff176f82d50/0 .event edge, v0x7ff176fa67a0_0, v0x7ff176fb0f60_0, v0x7ff176fafe20_0, v0x7ff176fafd70_0;
E_0x7ff176f82d50/1 .event edge, v0x7ff176fa8440_0;
E_0x7ff176f82d50 .event/or E_0x7ff176f82d50/0, E_0x7ff176f82d50/1;
L_0x7ff176fc0ac0 .part L_0x7ff176fbbfd0, 0, 8;
L_0x7ff176fc0e70 .part L_0x7ff176fbbfd0, 8, 8;
L_0x7ff176fc0f10 .part L_0x7ff176fbbfd0, 16, 8;
L_0x7ff176fc0fb0 .part L_0x7ff176fbbfd0, 24, 8;
L_0x7ff176fc1050 .concat [ 8 8 8 8], L_0x7ff176fc0fb0, L_0x7ff176fc0f10, L_0x7ff176fc0e70, L_0x7ff176fc0ac0;
L_0x7ff176fc1170 .part L_0x7ff176fc1050, 26, 6;
L_0x7ff176fc1290 .part L_0x7ff176fc1050, 0, 6;
L_0x7ff176fc1370 .part L_0x7ff176fc1290, 3, 3;
L_0x7ff176fc1450 .cmp/eq 3, L_0x7ff176fc1370, L_0x7ff176d74178;
L_0x7ff176fbd5e0 .functor MUXZ 2, L_0x7ff176d74208, L_0x7ff176d741c0, L_0x7ff176fc1450, C4<>;
L_0x7ff176fbd700 .part L_0x7ff176fbd5e0, 0, 1;
L_0x7ff176fc15d0 .part L_0x7ff176fc1290, 0, 2;
L_0x7ff176fc1670 .part L_0x7ff176fc1170, 0, 3;
L_0x7ff176fc1780 .part L_0x7ff176fc1050, 29, 3;
L_0x7ff176fc18a0 .arith/sum 32, v0x7ff176faff80_0, L_0x7ff176d74250;
L_0x7ff176fc19c0 .part L_0x7ff176fc18a0, 28, 4;
L_0x7ff176fc1a60 .part L_0x7ff176fc1050, 0, 26;
L_0x7ff176fc1b90 .part L_0x7ff176fc1290, 2, 1;
L_0x7ff176fc1c30 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74298;
L_0x7ff176fc1df0 .functor MUXZ 2, L_0x7ff176d74328, L_0x7ff176d742e0, L_0x7ff176fc1c30, C4<>;
L_0x7ff176fc1e90 .part L_0x7ff176fc1df0, 0, 1;
L_0x7ff176fc1d50 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74370;
L_0x7ff176fc2020 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d743b8;
L_0x7ff176fc2230 .functor MUXZ 2, L_0x7ff176d74448, L_0x7ff176d74400, L_0x7ff176fc21c0, C4<>;
L_0x7ff176fc2390 .part L_0x7ff176fc2230, 0, 1;
L_0x7ff176fc2540 .reduce/nor L_0x7ff176fc2390;
L_0x7ff176fc25e0 .reduce/nor L_0x7ff176fc1e90;
L_0x7ff176fc27d0 .functor MUXZ 2, L_0x7ff176d744d8, L_0x7ff176d74490, L_0x7ff176fc2760, C4<>;
L_0x7ff176fc28b0 .part L_0x7ff176fc27d0, 0, 1;
L_0x7ff176fc2a80 .part L_0x7ff176fc1050, 0, 16;
L_0x7ff176fc2680 .part L_0x7ff176fc1050, 21, 5;
L_0x7ff176fc2c60 .concat [ 5 1 0 0], L_0x7ff176fc2680, L_0x7ff176d74520;
L_0x7ff176fc29d0 .part L_0x7ff176fc1050, 16, 5;
L_0x7ff176fc2b60 .concat [ 5 1 0 0], L_0x7ff176fc29d0, L_0x7ff176d74568;
L_0x7ff176fc2f10 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d745b0;
L_0x7ff176fc2e00 .part L_0x7ff176fc1050, 11, 5;
L_0x7ff176fc3110 .concat [ 5 1 0 0], L_0x7ff176fc2e00, L_0x7ff176d745f8;
L_0x7ff176fc3030 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74640;
L_0x7ff176fc3420 .cmp/eq 6, L_0x7ff176fc2b60, L_0x7ff176d74688;
L_0x7ff176fc31b0 .cmp/eq 6, L_0x7ff176fc2b60, L_0x7ff176d746d0;
L_0x7ff176fc37e0 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74718;
L_0x7ff176fc3a10 .part L_0x7ff176fc1050, 16, 5;
L_0x7ff176fc3ab0 .concat [ 5 1 0 0], L_0x7ff176fc3a10, L_0x7ff176d747a8;
L_0x7ff176fc3900 .functor MUXZ 6, L_0x7ff176fc3ab0, L_0x7ff176d74760, L_0x7ff176fc34c0, C4<>;
L_0x7ff176fc3d90 .functor MUXZ 6, L_0x7ff176fc3900, L_0x7ff176fc3110, L_0x7ff176fc2f10, C4<>;
L_0x7ff176fc3c70 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d747f0;
L_0x7ff176fc3fe0 .cmp/ne 6, L_0x7ff176fc1290, L_0x7ff176d74838;
L_0x7ff176fc4240 .cmp/ne 6, L_0x7ff176fc1290, L_0x7ff176d74880;
L_0x7ff176fc43d0 .cmp/ne 6, L_0x7ff176fc1290, L_0x7ff176d748c8;
L_0x7ff176fc4640 .cmp/ne 6, L_0x7ff176fc1290, L_0x7ff176d74910;
L_0x7ff176fc4870 .cmp/ne 6, L_0x7ff176fc1290, L_0x7ff176d74958;
L_0x7ff176fc4ab0 .cmp/ne 6, L_0x7ff176fc1290, L_0x7ff176d749a0;
L_0x7ff176fc4ca0 .cmp/ne 6, L_0x7ff176fc1290, L_0x7ff176d749e8;
L_0x7ff176fc4a00 .cmp/eq 3, L_0x7ff176fc1780, L_0x7ff176d74a30;
L_0x7ff176fc50d0 .cmp/eq 3, L_0x7ff176fc1780, L_0x7ff176d74a78;
L_0x7ff176fc4e30 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74ac0;
L_0x7ff176fc54e0 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74b08;
L_0x7ff176fc5170 .cmp/eq 6, L_0x7ff176fc2b60, L_0x7ff176d74b50;
L_0x7ff176fc5290 .cmp/eq 6, L_0x7ff176fc2b60, L_0x7ff176d74b98;
L_0x7ff176fc5ad0 .functor MUXZ 2, L_0x7ff176d74c28, L_0x7ff176d74be0, L_0x7ff176fc5a60, C4<>;
L_0x7ff176fc5c50 .part L_0x7ff176fc5ad0, 0, 1;
L_0x7ff176fc57b0 .part L_0x7ff176fc1050, 6, 5;
L_0x7ff176fc5850 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74c70;
L_0x7ff176fc6080 .reduce/nor L_0x7ff176fc1b90;
L_0x7ff176fc61d0 .concat [ 5 27 0 0], L_0x7ff176fc57b0, L_0x7ff176d74cb8;
L_0x7ff176fc5d30 .array/port v0x7ff176fb0870, L_0x7ff176fc5dd0;
L_0x7ff176fc5dd0 .concat [ 6 1 0 0], L_0x7ff176fc2c60, L_0x7ff176d74d00;
L_0x7ff176fc6570 .functor MUXZ 32, L_0x7ff176fc5d30, L_0x7ff176fc61d0, L_0x7ff176fc6120, C4<>;
L_0x7ff176fc66d0 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74d48;
L_0x7ff176fc6310 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74d90;
L_0x7ff176fc5fe0 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74dd8;
L_0x7ff176fc67b0 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74e20;
L_0x7ff176fc6980 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74e68;
L_0x7ff176fc6d80 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74eb0;
L_0x7ff176fc6ed0 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74ef8;
L_0x7ff176fc7080 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74f40;
L_0x7ff176fc7260 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74f88;
L_0x7ff176fc7460 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d74fd0;
L_0x7ff176fc7670 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d75018;
L_0x7ff176fc78a0 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d75060;
L_0x7ff176fc7a80 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d750a8;
L_0x7ff176fc7c70 .array/port v0x7ff176fb0870, L_0x7ff176fc7d30;
L_0x7ff176fc7d30 .concat [ 6 1 0 0], L_0x7ff176fc2b60, L_0x7ff176d750f0;
L_0x7ff176fc7fd0 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d75138;
L_0x7ff176fc80b0 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d75180;
L_0x7ff176fc7e90 .cmp/eq 6, L_0x7ff176fc1170, L_0x7ff176d751c8;
L_0x7ff176fc87b0 .concat [ 16 16 0 0], L_0x7ff176fc2a80, L_0x7ff176d75210;
L_0x7ff176fc8260 .part L_0x7ff176fc2a80, 15, 1;
LS_0x7ff176fc8380_0_0 .concat [ 1 1 1 1], L_0x7ff176fc8260, L_0x7ff176fc8260, L_0x7ff176fc8260, L_0x7ff176fc8260;
LS_0x7ff176fc8380_0_4 .concat [ 1 1 1 1], L_0x7ff176fc8260, L_0x7ff176fc8260, L_0x7ff176fc8260, L_0x7ff176fc8260;
LS_0x7ff176fc8380_0_8 .concat [ 1 1 1 1], L_0x7ff176fc8260, L_0x7ff176fc8260, L_0x7ff176fc8260, L_0x7ff176fc8260;
LS_0x7ff176fc8380_0_12 .concat [ 1 1 1 1], L_0x7ff176fc8260, L_0x7ff176fc8260, L_0x7ff176fc8260, L_0x7ff176fc8260;
L_0x7ff176fc8380 .concat [ 4 4 4 4], LS_0x7ff176fc8380_0_0, LS_0x7ff176fc8380_0_4, LS_0x7ff176fc8380_0_8, LS_0x7ff176fc8380_0_12;
L_0x7ff176fc8bf0 .concat [ 16 16 0 0], L_0x7ff176fc2a80, L_0x7ff176fc8380;
L_0x7ff176fc8ef0 .functor MUXZ 32, L_0x7ff176fc8bf0, L_0x7ff176fc87b0, L_0x7ff176fc86c0, C4<>;
L_0x7ff176fc8fd0 .functor MUXZ 32, L_0x7ff176fc8ef0, L_0x7ff176fc7c70, L_0x7ff176fc7b60, C4<>;
L_0x7ff176fc90f0 .part L_0x7ff176fc6570, 31, 1;
L_0x7ff176fc85b0 .extend/s 18, L_0x7ff176fc2a80;
L_0x7ff176fc8a40 .arith/mult 18, L_0x7ff176fc85b0, L_0x7ff176d75258;
L_0x7ff176fc9510 .part L_0x7ff176fc8a40, 17, 1;
LS_0x7ff176fc95b0_0_0 .concat [ 1 1 1 1], L_0x7ff176fc9510, L_0x7ff176fc9510, L_0x7ff176fc9510, L_0x7ff176fc9510;
LS_0x7ff176fc95b0_0_4 .concat [ 1 1 1 1], L_0x7ff176fc9510, L_0x7ff176fc9510, L_0x7ff176fc9510, L_0x7ff176fc9510;
LS_0x7ff176fc95b0_0_8 .concat [ 1 1 1 1], L_0x7ff176fc9510, L_0x7ff176fc9510, L_0x7ff176fc9510, L_0x7ff176fc9510;
LS_0x7ff176fc95b0_0_12 .concat [ 1 1 1 0], L_0x7ff176fc9510, L_0x7ff176fc9510, L_0x7ff176fc9510;
L_0x7ff176fc95b0 .concat [ 4 4 4 3], LS_0x7ff176fc95b0_0_0, LS_0x7ff176fc95b0_0_4, LS_0x7ff176fc95b0_0_8, LS_0x7ff176fc95b0_0_12;
L_0x7ff176fc9790 .concat [ 18 15 0 0], L_0x7ff176fc8a40, L_0x7ff176fc95b0;
L_0x7ff176fc96d0 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d752a0;
S_0x7ff176f71d10 .scope begin, "$unm_blk_41" "$unm_blk_41" 4 334, 4 334 0, S_0x7ff176f81df0;
 .timescale 0 0;
v0x7ff176f9e610_0 .var/2s "i", 31 0;
S_0x7ff176fa5b00 .scope module, "ALU" "mips_cpu_alu" 4 347, 5 1 0, S_0x7ff176f81df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "low";
    .port_info 4 /OUTPUT 32 "high";
    .port_info 5 /OUTPUT 32 "out";
v0x7ff176fa5de0_0 .net "alu_control", 3 0, v0x7ff176fa7dc0_0;  1 drivers
v0x7ff176fa5ea0_0 .var "divmult_out", 63 0;
v0x7ff176fa5f50_0 .net "high", 0 31, L_0x7ff176fc9450;  alias, 1 drivers
v0x7ff176fa6010_0 .net "low", 0 31, L_0x7ff176fbae30;  alias, 1 drivers
v0x7ff176fa60c0_0 .net "op1", 31 0, L_0x7ff176fc6570;  alias, 1 drivers
v0x7ff176fa61b0_0 .net "op2", 31 0, L_0x7ff176fc8fd0;  alias, 1 drivers
v0x7ff176fa6260_0 .var "out", 0 31;
E_0x7ff176fa5d90 .event edge, v0x7ff176fa5de0_0, v0x7ff176fa60c0_0, v0x7ff176fa61b0_0;
L_0x7ff176fbae30 .part v0x7ff176fa5ea0_0, 0, 32;
L_0x7ff176fc9450 .part v0x7ff176fa5ea0_0, 32, 32;
S_0x7ff176fa63a0 .scope module, "ls" "mips_cpu_loadstore" 4 350, 6 1 0, S_0x7ff176f81df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op_1";
    .port_info 1 /INPUT 16 "astart";
    .port_info 2 /INPUT 32 "read_data";
    .port_info 3 /INPUT 32 "op_2";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 6 "OP";
    .port_info 6 /INPUT 1 "stall";
    .port_info 7 /OUTPUT 32 "data";
    .port_info 8 /OUTPUT 32 "data_address";
enum0x7ff176f59620 .enum4 (6)
   "SW" 6'b101011,
   "LW" 6'b100011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "LWL" 6'b100010,
   "LWR" 6'b100110
 ;
L_0x7ff176fcaf50 .functor BUFZ 32, v0x7ff176fa74e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff176fa67a0_0 .net "OP", 5 0, L_0x7ff176fc1170;  alias, 1 drivers
v0x7ff176fa6860_0 .net *"_ivl_1", 0 0, L_0x7ff176fc9e30;  1 drivers
v0x7ff176fa6910_0 .net *"_ivl_11", 29 0, L_0x7ff176fca5a0;  1 drivers
L_0x7ff176d752e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff176fa69d0_0 .net/2u *"_ivl_12", 1 0, L_0x7ff176d752e8;  1 drivers
v0x7ff176fa6a80_0 .net *"_ivl_2", 15 0, L_0x7ff176fc9ed0;  1 drivers
v0x7ff176fa6b70_0 .net *"_ivl_4", 31 0, L_0x7ff176fca0c0;  1 drivers
v0x7ff176fa6c20_0 .net "address", 31 0, L_0x7ff176fca000;  1 drivers
v0x7ff176fa6cd0_0 .net "astart", 15 0, L_0x7ff176fc2a80;  alias, 1 drivers
v0x7ff176fa6d80_0 .net "byte0", 7 0, L_0x7ff176fca8e0;  1 drivers
v0x7ff176fa6e90_0 .net "byte1", 7 0, L_0x7ff176fca980;  1 drivers
v0x7ff176fa6f40_0 .net "byte2", 7 0, L_0x7ff176fcaa20;  1 drivers
v0x7ff176fa6ff0_0 .net "byte3", 7 0, L_0x7ff176fcaac0;  1 drivers
v0x7ff176fa70a0_0 .net "byte_enable", 1 0, L_0x7ff176fca4c0;  1 drivers
v0x7ff176fa7150_0 .net "clk", 0 0, v0x7ff176fb9200_0;  alias, 1 drivers
v0x7ff176fa71f0_0 .net "data", 31 0, L_0x7ff176fcaf50;  alias, 1 drivers
v0x7ff176fa72a0_0 .net "data_address", 31 0, L_0x7ff176fca640;  alias, 1 drivers
v0x7ff176fa7350_0 .var "data_prev", 31 0;
v0x7ff176fa74e0_0 .var "data_temp", 31 0;
v0x7ff176fa7570_0 .net "op_1", 31 0, L_0x7ff176fc6570;  alias, 1 drivers
v0x7ff176fa7630_0 .net "op_2", 31 0, L_0x7ff176fc8fd0;  alias, 1 drivers
v0x7ff176fa76c0_0 .net "op_2_b0", 7 0, L_0x7ff176fcac60;  1 drivers
v0x7ff176fa7750_0 .net "op_2_b1", 7 0, L_0x7ff176fcad00;  1 drivers
v0x7ff176fa77e0_0 .net "op_2_b2", 7 0, L_0x7ff176fcae10;  1 drivers
v0x7ff176fa7870_0 .net "op_2_b3", 7 0, L_0x7ff176fcaeb0;  1 drivers
v0x7ff176fa7910_0 .net "read_data", 31 0, L_0x7ff176fbfcf0;  alias, 1 drivers
v0x7ff176fa79c0_0 .net "sign0", 0 0, L_0x7ff176fcafd0;  1 drivers
v0x7ff176fa7a60_0 .net "sign1", 0 0, L_0x7ff176fcb070;  1 drivers
v0x7ff176fa7b00_0 .net "sign2", 0 0, L_0x7ff176fcb1a0;  1 drivers
v0x7ff176fa7ba0_0 .net "sign3", 0 0, L_0x7ff176fcb240;  1 drivers
v0x7ff176fa7c40_0 .net "stall", 0 0, v0x7ff176fb1200_0;  1 drivers
E_0x7ff176fa5cd0/0 .event edge, v0x7ff176fa67a0_0, v0x7ff176fa7870_0, v0x7ff176fa77e0_0, v0x7ff176fa7750_0;
E_0x7ff176fa5cd0/1 .event edge, v0x7ff176fa76c0_0, v0x7ff176fa7c40_0, v0x7ff176fa70a0_0, v0x7ff176fa6ff0_0;
E_0x7ff176fa5cd0/2 .event edge, v0x7ff176fa6f40_0, v0x7ff176fa6e90_0, v0x7ff176fa6d80_0, v0x7ff176fa7350_0;
E_0x7ff176fa5cd0 .event/or E_0x7ff176fa5cd0/0, E_0x7ff176fa5cd0/1, E_0x7ff176fa5cd0/2;
E_0x7ff176fa66f0/0 .event edge, v0x7ff176fa67a0_0, v0x7ff176fa70a0_0, v0x7ff176fa6d80_0, v0x7ff176fa6e90_0;
E_0x7ff176fa66f0/1 .event edge, v0x7ff176fa6f40_0, v0x7ff176fa6ff0_0, v0x7ff176fa7870_0, v0x7ff176fa77e0_0;
E_0x7ff176fa66f0/2 .event edge, v0x7ff176fa7750_0, v0x7ff176fa79c0_0, v0x7ff176fa7a60_0, v0x7ff176fa7b00_0;
E_0x7ff176fa66f0/3 .event edge, v0x7ff176fa7ba0_0, v0x7ff176fa76c0_0;
E_0x7ff176fa66f0 .event/or E_0x7ff176fa66f0/0, E_0x7ff176fa66f0/1, E_0x7ff176fa66f0/2, E_0x7ff176fa66f0/3;
L_0x7ff176fc9e30 .part L_0x7ff176fc2a80, 15, 1;
LS_0x7ff176fc9ed0_0_0 .concat [ 1 1 1 1], L_0x7ff176fc9e30, L_0x7ff176fc9e30, L_0x7ff176fc9e30, L_0x7ff176fc9e30;
LS_0x7ff176fc9ed0_0_4 .concat [ 1 1 1 1], L_0x7ff176fc9e30, L_0x7ff176fc9e30, L_0x7ff176fc9e30, L_0x7ff176fc9e30;
LS_0x7ff176fc9ed0_0_8 .concat [ 1 1 1 1], L_0x7ff176fc9e30, L_0x7ff176fc9e30, L_0x7ff176fc9e30, L_0x7ff176fc9e30;
LS_0x7ff176fc9ed0_0_12 .concat [ 1 1 1 1], L_0x7ff176fc9e30, L_0x7ff176fc9e30, L_0x7ff176fc9e30, L_0x7ff176fc9e30;
L_0x7ff176fc9ed0 .concat [ 4 4 4 4], LS_0x7ff176fc9ed0_0_0, LS_0x7ff176fc9ed0_0_4, LS_0x7ff176fc9ed0_0_8, LS_0x7ff176fc9ed0_0_12;
L_0x7ff176fca0c0 .concat [ 16 16 0 0], L_0x7ff176fc2a80, L_0x7ff176fc9ed0;
L_0x7ff176fca000 .arith/sum 32, L_0x7ff176fc6570, L_0x7ff176fca0c0;
L_0x7ff176fca4c0 .part L_0x7ff176fca000, 0, 2;
L_0x7ff176fca5a0 .part L_0x7ff176fca000, 2, 30;
L_0x7ff176fca640 .concat [ 2 30 0 0], L_0x7ff176d752e8, L_0x7ff176fca5a0;
L_0x7ff176fca8e0 .part L_0x7ff176fbfcf0, 0, 8;
L_0x7ff176fca980 .part L_0x7ff176fbfcf0, 8, 8;
L_0x7ff176fcaa20 .part L_0x7ff176fbfcf0, 16, 8;
L_0x7ff176fcaac0 .part L_0x7ff176fbfcf0, 24, 8;
L_0x7ff176fcac60 .part L_0x7ff176fc8fd0, 24, 8;
L_0x7ff176fcad00 .part L_0x7ff176fc8fd0, 16, 8;
L_0x7ff176fcae10 .part L_0x7ff176fc8fd0, 8, 8;
L_0x7ff176fcaeb0 .part L_0x7ff176fc8fd0, 0, 8;
L_0x7ff176fcafd0 .part L_0x7ff176fca8e0, 7, 1;
L_0x7ff176fcb070 .part L_0x7ff176fca980, 7, 1;
L_0x7ff176fcb1a0 .part L_0x7ff176fcaa20, 7, 1;
L_0x7ff176fcb240 .part L_0x7ff176fcaac0, 7, 1;
S_0x7ff176fb1660 .scope module, "MEM" "ROM_module" 3 84, 7 1 0, S_0x7ff176f813b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x7ff176f9b4e0 .param/str "ROM_INIT_FILE" 0 7 11, "test/1-binary/sb_5_instructions.mem";
v0x7ff176fb18d0 .array "PRE_RESET_V", -1077936128 -1077936136, 7 0;
v0x7ff176fb1960 .array "ROM_RESET_V", -1077933128 -1077936128, 7 0;
v0x7ff176fb1a00_0 .net *"_ivl_10", 7 0, L_0x7ff176fb9c80;  1 drivers
L_0x7ff176d73560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb1ac0_0 .net *"_ivl_101", 0 0, L_0x7ff176d73560;  1 drivers
L_0x7ff176d735a8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb1b70_0 .net/2u *"_ivl_102", 32 0, L_0x7ff176d735a8;  1 drivers
v0x7ff176fb1c60_0 .net *"_ivl_104", 32 0, L_0x7ff176fbbb60;  1 drivers
L_0x7ff176d735f0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb1d10_0 .net/2u *"_ivl_106", 32 0, L_0x7ff176d735f0;  1 drivers
v0x7ff176fb1dc0_0 .net *"_ivl_108", 32 0, L_0x7ff176fbba80;  1 drivers
v0x7ff176fb1e70_0 .net *"_ivl_110", 7 0, L_0x7ff176fbbe30;  1 drivers
v0x7ff176fb1f80_0 .net *"_ivl_115", 32 0, L_0x7ff176fbc130;  1 drivers
L_0x7ff176d73638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb2030_0 .net *"_ivl_118", 0 0, L_0x7ff176d73638;  1 drivers
L_0x7ff176d73680 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb20e0_0 .net/2u *"_ivl_119", 32 0, L_0x7ff176d73680;  1 drivers
v0x7ff176fb2190_0 .net *"_ivl_12", 32 0, L_0x7ff176fb9d40;  1 drivers
v0x7ff176fb2240_0 .net *"_ivl_121", 0 0, L_0x7ff176fbbf10;  1 drivers
v0x7ff176fb22e0_0 .net *"_ivl_123", 7 0, L_0x7ff176fbc360;  1 drivers
v0x7ff176fb2390_0 .net *"_ivl_125", 32 0, L_0x7ff176fbc1d0;  1 drivers
L_0x7ff176d736c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb2440_0 .net *"_ivl_128", 0 0, L_0x7ff176d736c8;  1 drivers
L_0x7ff176d73710 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb25d0_0 .net/2u *"_ivl_129", 32 0, L_0x7ff176d73710;  1 drivers
v0x7ff176fb2660_0 .net *"_ivl_131", 32 0, L_0x7ff176fbc520;  1 drivers
L_0x7ff176d73758 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb2710_0 .net/2u *"_ivl_133", 32 0, L_0x7ff176d73758;  1 drivers
v0x7ff176fb27c0_0 .net *"_ivl_135", 32 0, L_0x7ff176fbc400;  1 drivers
v0x7ff176fb2870_0 .net *"_ivl_137", 7 0, L_0x7ff176fbc7d0;  1 drivers
v0x7ff176fb2920_0 .net *"_ivl_139", 32 0, L_0x7ff176fbc660;  1 drivers
L_0x7ff176d737a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb29d0_0 .net *"_ivl_142", 0 0, L_0x7ff176d737a0;  1 drivers
L_0x7ff176d737e8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb2a80_0 .net/2u *"_ivl_143", 32 0, L_0x7ff176d737e8;  1 drivers
v0x7ff176fb2b30_0 .net *"_ivl_145", 32 0, L_0x7ff176fbc9b0;  1 drivers
L_0x7ff176d73830 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb2be0_0 .net/2u *"_ivl_147", 32 0, L_0x7ff176d73830;  1 drivers
v0x7ff176fb2c90_0 .net *"_ivl_149", 32 0, L_0x7ff176fbc870;  1 drivers
L_0x7ff176d73098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb2d40_0 .net *"_ivl_15", 0 0, L_0x7ff176d73098;  1 drivers
v0x7ff176fb2df0_0 .net *"_ivl_151", 7 0, L_0x7ff176fbcc40;  1 drivers
L_0x7ff176d730e0 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb2ea0_0 .net/2u *"_ivl_16", 32 0, L_0x7ff176d730e0;  1 drivers
v0x7ff176fb2f50_0 .net *"_ivl_18", 32 0, L_0x7ff176fb9ee0;  1 drivers
v0x7ff176fb3000_0 .net *"_ivl_2", 32 0, L_0x7ff176fb9a30;  1 drivers
v0x7ff176fb24f0_0 .net *"_ivl_20", 7 0, L_0x7ff176fba090;  1 drivers
v0x7ff176fb3290_0 .net *"_ivl_22", 32 0, L_0x7ff176fba130;  1 drivers
L_0x7ff176d73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb3320_0 .net *"_ivl_25", 0 0, L_0x7ff176d73128;  1 drivers
L_0x7ff176d73170 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb33c0_0 .net/2u *"_ivl_26", 32 0, L_0x7ff176d73170;  1 drivers
v0x7ff176fb3470_0 .net *"_ivl_28", 32 0, L_0x7ff176fba290;  1 drivers
v0x7ff176fb3520_0 .net *"_ivl_30", 7 0, L_0x7ff176fba410;  1 drivers
v0x7ff176fb35d0_0 .net *"_ivl_34", 32 0, L_0x7ff176fba580;  1 drivers
L_0x7ff176d731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb3680_0 .net *"_ivl_37", 0 0, L_0x7ff176d731b8;  1 drivers
L_0x7ff176d73200 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb3730_0 .net/2u *"_ivl_38", 32 0, L_0x7ff176d73200;  1 drivers
v0x7ff176fb37e0_0 .net *"_ivl_40", 0 0, L_0x7ff176fba660;  1 drivers
v0x7ff176fb3880_0 .net *"_ivl_42", 7 0, L_0x7ff176fba7e0;  1 drivers
v0x7ff176fb3930_0 .net *"_ivl_44", 32 0, L_0x7ff176fba880;  1 drivers
L_0x7ff176d73248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb39e0_0 .net *"_ivl_47", 0 0, L_0x7ff176d73248;  1 drivers
L_0x7ff176d73290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb3a90_0 .net/2u *"_ivl_48", 32 0, L_0x7ff176d73290;  1 drivers
L_0x7ff176d73008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb3b40_0 .net *"_ivl_5", 0 0, L_0x7ff176d73008;  1 drivers
v0x7ff176fb3bf0_0 .net *"_ivl_50", 32 0, L_0x7ff176fbaa10;  1 drivers
L_0x7ff176d732d8 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb3ca0_0 .net/2u *"_ivl_52", 32 0, L_0x7ff176d732d8;  1 drivers
v0x7ff176fb3d50_0 .net *"_ivl_54", 32 0, L_0x7ff176fbaab0;  1 drivers
v0x7ff176fb3e00_0 .net *"_ivl_56", 7 0, L_0x7ff176fbacb0;  1 drivers
v0x7ff176fb3eb0_0 .net *"_ivl_58", 32 0, L_0x7ff176fbad50;  1 drivers
L_0x7ff176d73050 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb3f60_0 .net/2u *"_ivl_6", 32 0, L_0x7ff176d73050;  1 drivers
L_0x7ff176d73320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb4010_0 .net *"_ivl_61", 0 0, L_0x7ff176d73320;  1 drivers
L_0x7ff176d73368 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb40c0_0 .net/2u *"_ivl_62", 32 0, L_0x7ff176d73368;  1 drivers
v0x7ff176fb4170_0 .net *"_ivl_64", 32 0, L_0x7ff176fbaf80;  1 drivers
L_0x7ff176d733b0 .functor BUFT 1, C4<010111111101111111111111111111000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb4220_0 .net/2u *"_ivl_66", 32 0, L_0x7ff176d733b0;  1 drivers
v0x7ff176fb42d0_0 .net *"_ivl_68", 32 0, L_0x7ff176fbb020;  1 drivers
v0x7ff176fb4380_0 .net *"_ivl_70", 7 0, L_0x7ff176fbb200;  1 drivers
v0x7ff176fb4430_0 .net *"_ivl_74", 32 0, L_0x7ff176fbb2a0;  1 drivers
L_0x7ff176d733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb44e0_0 .net *"_ivl_77", 0 0, L_0x7ff176d733f8;  1 drivers
L_0x7ff176d73440 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb4590_0 .net/2u *"_ivl_78", 32 0, L_0x7ff176d73440;  1 drivers
v0x7ff176fb4640_0 .net *"_ivl_8", 0 0, L_0x7ff176fb9b40;  1 drivers
v0x7ff176fb46e0_0 .net *"_ivl_80", 0 0, L_0x7ff176fbb160;  1 drivers
v0x7ff176fb30a0_0 .net *"_ivl_82", 7 0, L_0x7ff176fbb4b0;  1 drivers
v0x7ff176fb3150_0 .net *"_ivl_84", 32 0, L_0x7ff176fbb340;  1 drivers
L_0x7ff176d73488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb3200_0 .net *"_ivl_87", 0 0, L_0x7ff176d73488;  1 drivers
L_0x7ff176d734d0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb4790_0 .net/2u *"_ivl_88", 32 0, L_0x7ff176d734d0;  1 drivers
v0x7ff176fb4840_0 .net *"_ivl_90", 32 0, L_0x7ff176fbb750;  1 drivers
L_0x7ff176d73518 .functor BUFT 1, C4<010111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb48f0_0 .net/2u *"_ivl_92", 32 0, L_0x7ff176d73518;  1 drivers
v0x7ff176fb49a0_0 .net *"_ivl_94", 32 0, L_0x7ff176fbb550;  1 drivers
v0x7ff176fb4a50_0 .net *"_ivl_96", 7 0, L_0x7ff176fbb9e0;  1 drivers
v0x7ff176fb4b00_0 .net *"_ivl_98", 32 0, L_0x7ff176fbb830;  1 drivers
v0x7ff176fb4bb0_0 .net "addr", 31 0, v0x7ff176faff80_0;  alias, 1 drivers
v0x7ff176fb4c70_0 .net "instruction", 31 0, L_0x7ff176fbbfd0;  alias, 1 drivers
L_0x7ff176fb9a30 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d73008;
L_0x7ff176fb9b40 .cmp/ge 33, L_0x7ff176fb9a30, L_0x7ff176d73050;
L_0x7ff176fb9c80 .array/port v0x7ff176fb1960, L_0x7ff176fb9ee0;
L_0x7ff176fb9d40 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d73098;
L_0x7ff176fb9ee0 .arith/sub 33, L_0x7ff176fb9d40, L_0x7ff176d730e0;
L_0x7ff176fba090 .array/port v0x7ff176fb18d0, L_0x7ff176fba290;
L_0x7ff176fba130 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d73128;
L_0x7ff176fba290 .arith/sub 33, L_0x7ff176fba130, L_0x7ff176d73170;
L_0x7ff176fba410 .functor MUXZ 8, L_0x7ff176fba090, L_0x7ff176fb9c80, L_0x7ff176fb9b40, C4<>;
L_0x7ff176fba580 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d731b8;
L_0x7ff176fba660 .cmp/ge 33, L_0x7ff176fba580, L_0x7ff176d73200;
L_0x7ff176fba7e0 .array/port v0x7ff176fb1960, L_0x7ff176fbaab0;
L_0x7ff176fba880 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d73248;
L_0x7ff176fbaa10 .arith/sum 33, L_0x7ff176fba880, L_0x7ff176d73290;
L_0x7ff176fbaab0 .arith/sub 33, L_0x7ff176fbaa10, L_0x7ff176d732d8;
L_0x7ff176fbacb0 .array/port v0x7ff176fb18d0, L_0x7ff176fbb020;
L_0x7ff176fbad50 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d73320;
L_0x7ff176fbaf80 .arith/sum 33, L_0x7ff176fbad50, L_0x7ff176d73368;
L_0x7ff176fbb020 .arith/sub 33, L_0x7ff176fbaf80, L_0x7ff176d733b0;
L_0x7ff176fbb200 .functor MUXZ 8, L_0x7ff176fbacb0, L_0x7ff176fba7e0, L_0x7ff176fba660, C4<>;
L_0x7ff176fbb2a0 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d733f8;
L_0x7ff176fbb160 .cmp/ge 33, L_0x7ff176fbb2a0, L_0x7ff176d73440;
L_0x7ff176fbb4b0 .array/port v0x7ff176fb1960, L_0x7ff176fbb550;
L_0x7ff176fbb340 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d73488;
L_0x7ff176fbb750 .arith/sum 33, L_0x7ff176fbb340, L_0x7ff176d734d0;
L_0x7ff176fbb550 .arith/sub 33, L_0x7ff176fbb750, L_0x7ff176d73518;
L_0x7ff176fbb9e0 .array/port v0x7ff176fb18d0, L_0x7ff176fbba80;
L_0x7ff176fbb830 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d73560;
L_0x7ff176fbbb60 .arith/sum 33, L_0x7ff176fbb830, L_0x7ff176d735a8;
L_0x7ff176fbba80 .arith/sub 33, L_0x7ff176fbbb60, L_0x7ff176d735f0;
L_0x7ff176fbbe30 .functor MUXZ 8, L_0x7ff176fbb9e0, L_0x7ff176fbb4b0, L_0x7ff176fbb160, C4<>;
L_0x7ff176fbbfd0 .concat8 [ 8 8 8 8], L_0x7ff176fba410, L_0x7ff176fbb200, L_0x7ff176fbbe30, L_0x7ff176fbcc40;
L_0x7ff176fbc130 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d73638;
L_0x7ff176fbbf10 .cmp/ge 33, L_0x7ff176fbc130, L_0x7ff176d73680;
L_0x7ff176fbc360 .array/port v0x7ff176fb1960, L_0x7ff176fbc400;
L_0x7ff176fbc1d0 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d736c8;
L_0x7ff176fbc520 .arith/sum 33, L_0x7ff176fbc1d0, L_0x7ff176d73710;
L_0x7ff176fbc400 .arith/sub 33, L_0x7ff176fbc520, L_0x7ff176d73758;
L_0x7ff176fbc7d0 .array/port v0x7ff176fb18d0, L_0x7ff176fbc870;
L_0x7ff176fbc660 .concat [ 32 1 0 0], v0x7ff176faff80_0, L_0x7ff176d737a0;
L_0x7ff176fbc9b0 .arith/sum 33, L_0x7ff176fbc660, L_0x7ff176d737e8;
L_0x7ff176fbc870 .arith/sub 33, L_0x7ff176fbc9b0, L_0x7ff176d73830;
L_0x7ff176fbcc40 .functor MUXZ 8, L_0x7ff176fbc7d0, L_0x7ff176fbc360, L_0x7ff176fbbf10, C4<>;
S_0x7ff176fb4d00 .scope module, "ramx" "RAM_module" 3 90, 8 1 0, S_0x7ff176f813b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "data_in";
    .port_info 2 /INPUT 1 "data_read";
    .port_info 3 /INPUT 1 "data_write";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x7ff176fb4ec0 .param/str "RAM_INIT_FILE" 0 8 17, "test/5-data/data_sb_5.mem";
L_0x7ff176fbcb90 .functor AND 1, v0x7ff176fafa30_0, L_0x7ff176fbd140, C4<1>, C4<1>;
L_0x7ff176fbe170 .functor AND 1, v0x7ff176fafa30_0, L_0x7ff176fbdfc0, C4<1>, C4<1>;
L_0x7ff176fbf060 .functor AND 1, v0x7ff176fafa30_0, L_0x7ff176fbeed0, C4<1>, C4<1>;
L_0x7ff176fbfb70 .functor AND 1, v0x7ff176fafa30_0, L_0x7ff176fbfad0, C4<1>, C4<1>;
v0x7ff176fb5080 .array "RAM", 1000 0, 7 0;
v0x7ff176fb5120 .array "RAM_big", -1356857244 -1356857344, 7 0;
v0x7ff176fb51c0_0 .net *"_ivl_101", 0 0, L_0x7ff176fbf060;  1 drivers
v0x7ff176fb5250_0 .net *"_ivl_102", 32 0, L_0x7ff176fbe850;  1 drivers
L_0x7ff176d73cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb5300_0 .net *"_ivl_105", 0 0, L_0x7ff176d73cf8;  1 drivers
L_0x7ff176d73d40 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb53f0_0 .net/2u *"_ivl_106", 32 0, L_0x7ff176d73d40;  1 drivers
v0x7ff176fb54a0_0 .net *"_ivl_108", 0 0, L_0x7ff176fbf110;  1 drivers
v0x7ff176fb5540_0 .net *"_ivl_11", 0 0, L_0x7ff176fbd140;  1 drivers
v0x7ff176fb55e0_0 .net *"_ivl_110", 7 0, L_0x7ff176fbf330;  1 drivers
v0x7ff176fb56f0_0 .net *"_ivl_112", 32 0, L_0x7ff176fbef70;  1 drivers
L_0x7ff176d73d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb57a0_0 .net *"_ivl_115", 0 0, L_0x7ff176d73d88;  1 drivers
L_0x7ff176d73dd0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb5850_0 .net/2u *"_ivl_116", 32 0, L_0x7ff176d73dd0;  1 drivers
v0x7ff176fb5900_0 .net *"_ivl_118", 32 0, L_0x7ff176fbf270;  1 drivers
v0x7ff176fb59b0_0 .net *"_ivl_120", 7 0, L_0x7ff176fbf5c0;  1 drivers
v0x7ff176fb5a60_0 .net *"_ivl_122", 32 0, L_0x7ff176fbf3d0;  1 drivers
L_0x7ff176d73e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb5b10_0 .net *"_ivl_125", 0 0, L_0x7ff176d73e18;  1 drivers
L_0x7ff176d73e60 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb5bc0_0 .net/2u *"_ivl_126", 32 0, L_0x7ff176d73e60;  1 drivers
v0x7ff176fb5d50_0 .net *"_ivl_128", 32 0, L_0x7ff176fbf780;  1 drivers
v0x7ff176fb5de0_0 .net *"_ivl_13", 0 0, L_0x7ff176fbcb90;  1 drivers
L_0x7ff176d73ea8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb5e80_0 .net/2u *"_ivl_130", 32 0, L_0x7ff176d73ea8;  1 drivers
v0x7ff176fb5f30_0 .net *"_ivl_132", 32 0, L_0x7ff176fbf660;  1 drivers
v0x7ff176fb5fe0_0 .net *"_ivl_134", 7 0, L_0x7ff176fbfa30;  1 drivers
L_0x7ff176d73ef0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb6090_0 .net/2u *"_ivl_136", 7 0, L_0x7ff176d73ef0;  1 drivers
v0x7ff176fb6140_0 .net *"_ivl_138", 7 0, L_0x7ff176fbfc10;  1 drivers
v0x7ff176fb61f0_0 .net *"_ivl_14", 32 0, L_0x7ff176fbd1e0;  1 drivers
v0x7ff176fb62a0_0 .net *"_ivl_144", 0 0, L_0x7ff176fbfad0;  1 drivers
v0x7ff176fb6340_0 .net *"_ivl_146", 0 0, L_0x7ff176fbfb70;  1 drivers
v0x7ff176fb63e0_0 .net *"_ivl_147", 32 0, L_0x7ff176fc0020;  1 drivers
L_0x7ff176d73f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb6490_0 .net *"_ivl_150", 0 0, L_0x7ff176d73f38;  1 drivers
L_0x7ff176d73f80 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb6540_0 .net/2u *"_ivl_151", 32 0, L_0x7ff176d73f80;  1 drivers
v0x7ff176fb65f0_0 .net *"_ivl_153", 0 0, L_0x7ff176fbfed0;  1 drivers
v0x7ff176fb6690_0 .net *"_ivl_155", 7 0, L_0x7ff176fc0260;  1 drivers
v0x7ff176fb6740_0 .net *"_ivl_157", 32 0, L_0x7ff176fc00c0;  1 drivers
L_0x7ff176d73fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb5c70_0 .net *"_ivl_160", 0 0, L_0x7ff176d73fc8;  1 drivers
L_0x7ff176d74010 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb69d0_0 .net/2u *"_ivl_161", 32 0, L_0x7ff176d74010;  1 drivers
v0x7ff176fb6a60_0 .net *"_ivl_163", 32 0, L_0x7ff176fc0470;  1 drivers
v0x7ff176fb6b00_0 .net *"_ivl_165", 7 0, L_0x7ff176fc0300;  1 drivers
v0x7ff176fb6bb0_0 .net *"_ivl_167", 32 0, L_0x7ff176fc03a0;  1 drivers
L_0x7ff176d73878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb6c60_0 .net *"_ivl_17", 0 0, L_0x7ff176d73878;  1 drivers
L_0x7ff176d74058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb6d10_0 .net *"_ivl_170", 0 0, L_0x7ff176d74058;  1 drivers
L_0x7ff176d740a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb6dc0_0 .net/2u *"_ivl_171", 32 0, L_0x7ff176d740a0;  1 drivers
v0x7ff176fb6e70_0 .net *"_ivl_173", 32 0, L_0x7ff176fc0720;  1 drivers
L_0x7ff176d740e8 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb6f20_0 .net/2u *"_ivl_175", 32 0, L_0x7ff176d740e8;  1 drivers
v0x7ff176fb6fd0_0 .net *"_ivl_177", 32 0, L_0x7ff176fc0880;  1 drivers
v0x7ff176fb7080_0 .net *"_ivl_179", 7 0, L_0x7ff176fc0550;  1 drivers
L_0x7ff176d738c0 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb7130_0 .net/2u *"_ivl_18", 32 0, L_0x7ff176d738c0;  1 drivers
L_0x7ff176d74130 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb71e0_0 .net/2u *"_ivl_181", 7 0, L_0x7ff176d74130;  1 drivers
v0x7ff176fb7290_0 .net *"_ivl_183", 7 0, L_0x7ff176fc0ba0;  1 drivers
v0x7ff176fb7340_0 .net *"_ivl_20", 0 0, L_0x7ff176fbd300;  1 drivers
v0x7ff176fb73e0_0 .net *"_ivl_22", 7 0, L_0x7ff176fbd460;  1 drivers
v0x7ff176fb7490_0 .net *"_ivl_24", 32 0, L_0x7ff176fbd500;  1 drivers
L_0x7ff176d73908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb7540_0 .net *"_ivl_27", 0 0, L_0x7ff176d73908;  1 drivers
L_0x7ff176d73950 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb75f0_0 .net/2u *"_ivl_28", 32 0, L_0x7ff176d73950;  1 drivers
v0x7ff176fb76a0_0 .net *"_ivl_30", 32 0, L_0x7ff176fbb650;  1 drivers
v0x7ff176fb7750_0 .net *"_ivl_32", 7 0, L_0x7ff176fbd870;  1 drivers
v0x7ff176fb7800_0 .net *"_ivl_34", 32 0, L_0x7ff176fbd970;  1 drivers
L_0x7ff176d73998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb78b0_0 .net *"_ivl_37", 0 0, L_0x7ff176d73998;  1 drivers
L_0x7ff176d739e0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb7960_0 .net/2u *"_ivl_38", 32 0, L_0x7ff176d739e0;  1 drivers
v0x7ff176fb7a10_0 .net *"_ivl_40", 32 0, L_0x7ff176fbda10;  1 drivers
L_0x7ff176d73a28 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb7ac0_0 .net/2u *"_ivl_42", 32 0, L_0x7ff176d73a28;  1 drivers
v0x7ff176fb7b70_0 .net *"_ivl_44", 32 0, L_0x7ff176fbdbe0;  1 drivers
v0x7ff176fb7c20_0 .net *"_ivl_46", 7 0, L_0x7ff176fbdd00;  1 drivers
L_0x7ff176d73a70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb7cd0_0 .net/2u *"_ivl_48", 7 0, L_0x7ff176d73a70;  1 drivers
v0x7ff176fb7d80_0 .net *"_ivl_50", 7 0, L_0x7ff176fbde60;  1 drivers
v0x7ff176fb7e30_0 .net *"_ivl_55", 0 0, L_0x7ff176fbdfc0;  1 drivers
v0x7ff176fb67e0_0 .net *"_ivl_57", 0 0, L_0x7ff176fbe170;  1 drivers
v0x7ff176fb6880_0 .net *"_ivl_58", 32 0, L_0x7ff176fbe1e0;  1 drivers
L_0x7ff176d73ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb6930_0 .net *"_ivl_61", 0 0, L_0x7ff176d73ab8;  1 drivers
L_0x7ff176d73b00 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb7ed0_0 .net/2u *"_ivl_62", 32 0, L_0x7ff176d73b00;  1 drivers
v0x7ff176fb7f80_0 .net *"_ivl_64", 0 0, L_0x7ff176fbe280;  1 drivers
v0x7ff176fb8020_0 .net *"_ivl_66", 7 0, L_0x7ff176fbe440;  1 drivers
v0x7ff176fb80d0_0 .net *"_ivl_68", 32 0, L_0x7ff176fbe4e0;  1 drivers
L_0x7ff176d73b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb8180_0 .net *"_ivl_71", 0 0, L_0x7ff176d73b48;  1 drivers
L_0x7ff176d73b90 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb8230_0 .net/2u *"_ivl_72", 32 0, L_0x7ff176d73b90;  1 drivers
v0x7ff176fb82e0_0 .net *"_ivl_74", 32 0, L_0x7ff176fbe3a0;  1 drivers
v0x7ff176fb8390_0 .net *"_ivl_76", 7 0, L_0x7ff176fbe770;  1 drivers
v0x7ff176fb8440_0 .net *"_ivl_78", 32 0, L_0x7ff176fbe680;  1 drivers
L_0x7ff176d73bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb84f0_0 .net *"_ivl_81", 0 0, L_0x7ff176d73bd8;  1 drivers
L_0x7ff176d73c20 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb85a0_0 .net/2u *"_ivl_82", 32 0, L_0x7ff176d73c20;  1 drivers
v0x7ff176fb8650_0 .net *"_ivl_84", 32 0, L_0x7ff176fbe930;  1 drivers
L_0x7ff176d73c68 .functor BUFT 1, C4<010101111001000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb8700_0 .net/2u *"_ivl_86", 32 0, L_0x7ff176d73c68;  1 drivers
v0x7ff176fb87b0_0 .net *"_ivl_88", 32 0, L_0x7ff176fbea90;  1 drivers
v0x7ff176fb8860_0 .net *"_ivl_90", 7 0, L_0x7ff176fbec10;  1 drivers
L_0x7ff176d73cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ff176fb8910_0 .net/2u *"_ivl_92", 7 0, L_0x7ff176d73cb0;  1 drivers
v0x7ff176fb89c0_0 .net *"_ivl_94", 7 0, L_0x7ff176fbed70;  1 drivers
v0x7ff176fb8a70_0 .net *"_ivl_99", 0 0, L_0x7ff176fbeed0;  1 drivers
v0x7ff176fb8b10_0 .net "addr", 31 0, L_0x7ff176fca640;  alias, 1 drivers
v0x7ff176fb8bf0_0 .net "byte0_in", 7 0, L_0x7ff176fbce40;  1 drivers
v0x7ff176fb8c80_0 .net "byte1_in", 7 0, L_0x7ff176fbcee0;  1 drivers
v0x7ff176fb8d10_0 .net "byte2_in", 7 0, L_0x7ff176fbd000;  1 drivers
v0x7ff176fb8da0_0 .net "byte3_in", 7 0, L_0x7ff176fbd0a0;  1 drivers
v0x7ff176fb8e30_0 .net "data_in", 31 0, v0x7ff176fafc10_0;  alias, 1 drivers
v0x7ff176fb8ed0_0 .net "data_out", 31 0, L_0x7ff176fbfcf0;  alias, 1 drivers
v0x7ff176fb8fa0_0 .net "data_read", 0 0, v0x7ff176fafa30_0;  alias, 1 drivers
v0x7ff176fb9030_0 .net "data_write", 0 0, v0x7ff176fafb80_0;  alias, 1 drivers
E_0x7ff176fb5010/0 .event edge, v0x7ff176fafa30_0, v0x7ff176fafb80_0, v0x7ff176fa72a0_0, v0x7ff176fb8bf0_0;
E_0x7ff176fb5010/1 .event edge, v0x7ff176fb8c80_0, v0x7ff176fb8d10_0, v0x7ff176fb8da0_0;
E_0x7ff176fb5010 .event/or E_0x7ff176fb5010/0, E_0x7ff176fb5010/1;
L_0x7ff176fbce40 .part v0x7ff176fafc10_0, 0, 8;
L_0x7ff176fbcee0 .part v0x7ff176fafc10_0, 8, 8;
L_0x7ff176fbd000 .part v0x7ff176fafc10_0, 16, 8;
L_0x7ff176fbd0a0 .part v0x7ff176fafc10_0, 24, 8;
L_0x7ff176fbd140 .reduce/nor v0x7ff176fafb80_0;
L_0x7ff176fbd1e0 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73878;
L_0x7ff176fbd300 .cmp/gt 33, L_0x7ff176d738c0, L_0x7ff176fbd1e0;
L_0x7ff176fbd460 .array/port v0x7ff176fb5080, L_0x7ff176fbb650;
L_0x7ff176fbd500 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73908;
L_0x7ff176fbb650 .arith/sum 33, L_0x7ff176fbd500, L_0x7ff176d73950;
L_0x7ff176fbd870 .array/port v0x7ff176fb5120, L_0x7ff176fbdbe0;
L_0x7ff176fbd970 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73998;
L_0x7ff176fbda10 .arith/sum 33, L_0x7ff176fbd970, L_0x7ff176d739e0;
L_0x7ff176fbdbe0 .arith/sub 33, L_0x7ff176fbda10, L_0x7ff176d73a28;
L_0x7ff176fbdd00 .functor MUXZ 8, L_0x7ff176fbd870, L_0x7ff176fbd460, L_0x7ff176fbd300, C4<>;
L_0x7ff176fbde60 .functor MUXZ 8, L_0x7ff176d73a70, L_0x7ff176fbdd00, L_0x7ff176fbcb90, C4<>;
L_0x7ff176fbdfc0 .reduce/nor v0x7ff176fafb80_0;
L_0x7ff176fbe1e0 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73ab8;
L_0x7ff176fbe280 .cmp/gt 33, L_0x7ff176d73b00, L_0x7ff176fbe1e0;
L_0x7ff176fbe440 .array/port v0x7ff176fb5080, L_0x7ff176fbe3a0;
L_0x7ff176fbe4e0 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73b48;
L_0x7ff176fbe3a0 .arith/sum 33, L_0x7ff176fbe4e0, L_0x7ff176d73b90;
L_0x7ff176fbe770 .array/port v0x7ff176fb5120, L_0x7ff176fbea90;
L_0x7ff176fbe680 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73bd8;
L_0x7ff176fbe930 .arith/sum 33, L_0x7ff176fbe680, L_0x7ff176d73c20;
L_0x7ff176fbea90 .arith/sub 33, L_0x7ff176fbe930, L_0x7ff176d73c68;
L_0x7ff176fbec10 .functor MUXZ 8, L_0x7ff176fbe770, L_0x7ff176fbe440, L_0x7ff176fbe280, C4<>;
L_0x7ff176fbed70 .functor MUXZ 8, L_0x7ff176d73cb0, L_0x7ff176fbec10, L_0x7ff176fbe170, C4<>;
L_0x7ff176fbeed0 .reduce/nor v0x7ff176fafb80_0;
L_0x7ff176fbe850 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73cf8;
L_0x7ff176fbf110 .cmp/gt 33, L_0x7ff176d73d40, L_0x7ff176fbe850;
L_0x7ff176fbf330 .array/port v0x7ff176fb5080, L_0x7ff176fbf270;
L_0x7ff176fbef70 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73d88;
L_0x7ff176fbf270 .arith/sum 33, L_0x7ff176fbef70, L_0x7ff176d73dd0;
L_0x7ff176fbf5c0 .array/port v0x7ff176fb5120, L_0x7ff176fbf660;
L_0x7ff176fbf3d0 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73e18;
L_0x7ff176fbf780 .arith/sum 33, L_0x7ff176fbf3d0, L_0x7ff176d73e60;
L_0x7ff176fbf660 .arith/sub 33, L_0x7ff176fbf780, L_0x7ff176d73ea8;
L_0x7ff176fbfa30 .functor MUXZ 8, L_0x7ff176fbf5c0, L_0x7ff176fbf330, L_0x7ff176fbf110, C4<>;
L_0x7ff176fbfc10 .functor MUXZ 8, L_0x7ff176d73ef0, L_0x7ff176fbfa30, L_0x7ff176fbf060, C4<>;
L_0x7ff176fbfcf0 .concat8 [ 8 8 8 8], L_0x7ff176fbde60, L_0x7ff176fbed70, L_0x7ff176fbfc10, L_0x7ff176fc0ba0;
L_0x7ff176fbfad0 .reduce/nor v0x7ff176fafb80_0;
L_0x7ff176fc0020 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73f38;
L_0x7ff176fbfed0 .cmp/gt 33, L_0x7ff176d73f80, L_0x7ff176fc0020;
L_0x7ff176fc0260 .array/port v0x7ff176fb5080, L_0x7ff176fc0470;
L_0x7ff176fc00c0 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d73fc8;
L_0x7ff176fc0470 .arith/sum 33, L_0x7ff176fc00c0, L_0x7ff176d74010;
L_0x7ff176fc0300 .array/port v0x7ff176fb5120, L_0x7ff176fc0880;
L_0x7ff176fc03a0 .concat [ 32 1 0 0], L_0x7ff176fca640, L_0x7ff176d74058;
L_0x7ff176fc0720 .arith/sum 33, L_0x7ff176fc03a0, L_0x7ff176d740a0;
L_0x7ff176fc0880 .arith/sub 33, L_0x7ff176fc0720, L_0x7ff176d740e8;
L_0x7ff176fc0550 .functor MUXZ 8, L_0x7ff176fc0300, L_0x7ff176fc0260, L_0x7ff176fbfed0, C4<>;
L_0x7ff176fc0ba0 .functor MUXZ 8, L_0x7ff176d74130, L_0x7ff176fc0550, L_0x7ff176fbfb70, C4<>;
    .scope S_0x7ff176fb1660;
T_0 ;
    %vpi_call/w 7 23 "$readmemh", P_0x7ff176f9b4e0, v0x7ff176fb1960, 33'sb010111111110000000000000000000000 {0 0 0};
    %vpi_call/w 7 24 "$readmemh", "pre_reset_v.mem", v0x7ff176fb18d0, 33'sb010111111101111111111111111111000 {0 0 0};
    %vpi_call/w 7 25 "$display", "Instruction = %h", &A<v0x7ff176fb1960, 0> {0 0 0};
    %vpi_call/w 7 26 "$display", "Instruction r = %h", &A<v0x7ff176fb1960, 0> {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7ff176fb4d00;
T_1 ;
Ewait_0 .event/or E_0x7ff176fb5010, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7ff176fb8fa0_0;
    %nor/r;
    %load/vec4 v0x7ff176fb9030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ff176fb8b10_0;
    %pad/u 33;
    %cmpi/u 2938109952, 0, 33;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7ff176fb8bf0_0;
    %ix/getv 4, v0x7ff176fb8b10_0;
    %store/vec4a v0x7ff176fb5080, 4, 0;
    %load/vec4 v0x7ff176fb8c80_0;
    %load/vec4 v0x7ff176fb8b10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff176fb5080, 4, 0;
    %load/vec4 v0x7ff176fb8d10_0;
    %load/vec4 v0x7ff176fb8b10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff176fb5080, 4, 0;
    %load/vec4 v0x7ff176fb8da0_0;
    %load/vec4 v0x7ff176fb8b10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff176fb5080, 4, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ff176fb8bf0_0;
    %load/vec4 v0x7ff176fb8b10_0;
    %pad/u 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff176fb5120, 4, 0;
    %load/vec4 v0x7ff176fb8c80_0;
    %load/vec4 v0x7ff176fb8b10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff176fb5120, 4, 0;
    %load/vec4 v0x7ff176fb8d10_0;
    %load/vec4 v0x7ff176fb8b10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff176fb5120, 4, 0;
    %load/vec4 v0x7ff176fb8da0_0;
    %load/vec4 v0x7ff176fb8b10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %subi 2938109952, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff176fb5120, 4, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff176fb4d00;
T_2 ;
    %vpi_call/w 8 56 "$readmemh", P_0x7ff176fb4ec0, v0x7ff176fb5080, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ff176fa5b00;
T_3 ;
Ewait_1 .event/or E_0x7ff176fa5d90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7ff176fa5de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.1 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %pad/s 64;
    %load/vec4 v0x7ff176fa61b0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7ff176fa5ea0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %pad/u 64;
    %load/vec4 v0x7ff176fa61b0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7ff176fa5ea0_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %div/s;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff176fa5ea0_0, 4, 32;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %mod/s;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff176fa5ea0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %div;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff176fa5ea0_0, 4, 32;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %mod;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff176fa5ea0_0, 4, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %add;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %and;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %or;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %xor;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x7ff176fa61b0_0;
    %ix/getv 4, v0x7ff176fa60c0_0;
    %shiftl 4;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x7ff176fa61b0_0;
    %ix/getv 4, v0x7ff176fa60c0_0;
    %shiftr 4;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x7ff176fa61b0_0;
    %ix/getv 4, v0x7ff176fa60c0_0;
    %shiftr/s 4;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x7ff176fa60c0_0;
    %load/vec4 v0x7ff176fa61b0_0;
    %sub;
    %store/vec4 v0x7ff176fa6260_0, 0, 32;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ff176fa63a0;
T_4 ;
Ewait_2 .event/or E_0x7ff176fa66f0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7ff176fa67a0_0;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7ff176fa70a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x7ff176fa6d80_0;
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x7ff176fa6e90_0;
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa7870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x7ff176fa6f40_0;
    %load/vec4 v0x7ff176fa6ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa77e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa7870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7ff176fa6ff0_0;
    %load/vec4 v0x7ff176fa7750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa77e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa7870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7ff176fa70a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7ff176fa79c0_0;
    %replicate 24;
    %load/vec4 v0x7ff176fa6d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7ff176fa7a60_0;
    %replicate 24;
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7ff176fa7b00_0;
    %replicate 24;
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x7ff176fa7ba0_0;
    %replicate 24;
    %load/vec4 v0x7ff176fa6ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7ff176fa70a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff176fa6d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7ff176fa6ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7ff176fa70a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.23 ;
    %load/vec4 v0x7ff176fa76c0_0;
    %load/vec4 v0x7ff176fa7750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa77e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.27;
T_4.24 ;
    %load/vec4 v0x7ff176fa76c0_0;
    %load/vec4 v0x7ff176fa7750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x7ff176fa76c0_0;
    %load/vec4 v0x7ff176fa6d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x7ff176fa6d80_0;
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7ff176fa6d80_0;
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7ff176fa7b00_0;
    %replicate 16;
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ff176fa63a0;
T_5 ;
Ewait_3 .event/or E_0x7ff176fa5cd0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7ff176fa67a0_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7ff176fa7870_0;
    %load/vec4 v0x7ff176fa77e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa7750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa76c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7ff176fa7c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7ff176fa70a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7ff176fa6ff0_0;
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa7870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa7350_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7ff176fa6ff0_0;
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa7870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa7350_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7ff176fa6ff0_0;
    %load/vec4 v0x7ff176fa7870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa7350_0, 0, 32;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7ff176fa7870_0;
    %load/vec4 v0x7ff176fa6f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa7350_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7ff176fa7350_0;
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7ff176fa7c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x7ff176fa7870_0;
    %load/vec4 v0x7ff176fa77e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff176fa6d80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa7350_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x7ff176fa7350_0;
    %store/vec4 v0x7ff176fa74e0_0, 0, 32;
T_5.12 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ff176f81df0;
T_6 ;
Ewait_4 .event/or E_0x7ff176f82d50, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7ff176fa8300_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7ff176fb0f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7ff176fafe20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7ff176fafd70_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7ff176fa8440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff176fa7dc0_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ff176f81df0;
T_7 ;
Ewait_5 .event/or E_0x7ff176f9b150, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff176fb12b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7ff176fb1200_0, 0, 1;
    %load/vec4 v0x7ff176fb0d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7ff176fa8300_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff176fb1200_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %load/vec4 v0x7ff176fa8300_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 10;
    %flag_mov 9, 4;
    %load/vec4 v0x7ff176fa8300_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7ff176fa8300_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7ff176fa8300_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7ff176fa8300_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x7ff176fa8300_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %store/vec4 v0x7ff176fafa30_0, 0, 1;
    %load/vec4 v0x7ff176fb0d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff176fb1200_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.8, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 9;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 9;
 ; End of false expr.
    %blend;
T_7.9;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %store/vec4 v0x7ff176fafb80_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ff176f81df0;
T_8 ;
    %wait E_0x7ff176f943b0;
    %load/vec4 v0x7ff176fb1200_0;
    %assign/vec4 v0x7ff176fb12b0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ff176f81df0;
T_9 ;
Ewait_6 .event/or E_0x7ff176f9aaf0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x7ff176fa8300_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0x7ff176fb1340_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7ff176faf910_0;
    %store/vec4 v0x7ff176fb0c10_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7ff176fb1340_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7ff176faf910_0;
    %store/vec4 v0x7ff176fafc10_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7ff176fb05f0_0;
    %store/vec4 v0x7ff176fb0c10_0, 0, 32;
T_9.9 ;
T_9.7 ;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7ff176fb0030_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff176fb0c10_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7ff176fb0710_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff176fb0710_0;
    %cmpi/e 16, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x7ff176fb0030_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff176fb0c10_0, 0, 32;
T_9.10 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7ff176faf6a0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7ff176fb0c10_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7ff176fafd70_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x7ff176fb0030_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff176fb0c10_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7ff176fafd70_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x7ff176fafd70_0;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_9.16, 4;
    %load/vec4 v0x7ff176fa7f20_0;
    %store/vec4 v0x7ff176fb0c10_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x7ff176fafd70_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x7ff176fa81c0_0;
    %store/vec4 v0x7ff176fb0c10_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x7ff176fb05f0_0;
    %store/vec4 v0x7ff176fb0c10_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ff176f81df0;
T_10 ;
    %wait E_0x7ff176f943b0;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7ff176fa7e90_0;
    %assign/vec4 v0x7ff176fa7f20_0, 0;
    %load/vec4 v0x7ff176fa8120_0;
    %assign/vec4 v0x7ff176fa81c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7ff176fb0430_0;
    %assign/vec4 v0x7ff176fa81c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7ff176fb0430_0;
    %assign/vec4 v0x7ff176fa7f20_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff176f81df0;
T_11 ;
Ewait_7 .event/or E_0x7ff176f9ac30, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x7ff176fb0d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x7ff176fa84d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff176fb0190_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ff176fb1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7ff176faff80_0;
    %store/vec4 v0x7ff176fa84d0_0, 0, 32;
    %load/vec4 v0x7ff176fb0230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff176fb0190_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff176fb0190_0, 0, 1;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_11.6, 8;
    %load/vec4 v0x7ff176fb0430_0;
    %jmp/1 T_11.7, 8;
T_11.6 ; End of true expr.
    %load/vec4 v0x7ff176fa8560_0;
    %load/vec4 v0x7ff176fb13f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %jmp/0 T_11.7, 8;
 ; End of false expr.
    %blend;
T_11.7;
    %store/vec4 v0x7ff176fb02d0_0, 0, 32;
    %load/vec4 v0x7ff176fb10a0_0;
    %load/vec4 v0x7ff176fb1150_0;
    %add;
    %addi 4, 0, 33;
    %store/vec4 v0x7ff176faf760_0, 0, 33;
    %load/vec4 v0x7ff176fa8600_0;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff176fa8040_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fb0710_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fb0710_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff176fa8260_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ff176fb0710_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fb0710_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7ff176fa8260_0;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fb0430_0;
    %load/vec4 v0x7ff176fb0510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 7, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ff176fb0430_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fb0430_0;
    %load/vec4 v0x7ff176fb0510_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7ff176fa8300_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fb0430_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %pad/s 1;
    %store/vec4 v0x7ff176fb0190_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ff176f81df0;
T_12 ;
    %wait E_0x7ff176f943b0;
    %load/vec4 v0x7ff176fb1200_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7ff176fafcc0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7ff176fa8040_0;
    %flag_set/vec4 9;
    %load/vec4 v0x7ff176fa8600_0;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff176fafd70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %jmp/0 T_12.2, 10;
    %load/vec4 v0x7ff176fb02d0_0;
    %jmp/1 T_12.3, 10;
T_12.2 ; End of true expr.
    %load/vec4 v0x7ff176faf760_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_12.3, 10;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x7ff176fafcc0_0, 0;
    %load/vec4 v0x7ff176fb0190_0;
    %assign/vec4 v0x7ff176fb0230_0, 0;
    %load/vec4 v0x7ff176fb0230_0;
    %load/vec4 v0x7ff176fb1200_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ff176fb0d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x7ff176fafcc0_0;
    %assign/vec4 v0x7ff176faff80_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7ff176fb0d70_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff176fb1200_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0x7ff176fa84d0_0;
    %jmp/1 T_12.7, 9;
T_12.6 ; End of true expr.
    %load/vec4 v0x7ff176fb0030_0;
    %jmp/0 T_12.7, 9;
 ; End of false expr.
    %blend;
T_12.7;
    %assign/vec4 v0x7ff176faff80_0, 0;
T_12.5 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff176f81df0;
T_13 ;
    %wait E_0x7ff176f943b0;
    %load/vec4 v0x7ff176fb0d70_0;
    %assign/vec4 v0x7ff176fb0e10_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ff176f81df0;
T_14 ;
    %wait E_0x7ff176f943b0;
    %load/vec4 v0x7ff176fb0d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x7ff176faff80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_14.2, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x7ff176faf600_0;
    %pad/u 2;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/u 1;
    %assign/vec4 v0x7ff176faf600_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ff176f81df0;
T_15 ;
    %wait E_0x7ff176f943b0;
    %load/vec4 v0x7ff176fb0d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_1, S_0x7ff176f71d10;
    %jmp t_0;
    .scope S_0x7ff176f71d10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff176f9e610_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7ff176f9e610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7ff176f9e610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff176fb0870, 0, 4;
    %load/vec4 v0x7ff176f9e610_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7ff176f9e610_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0x7ff176f81df0;
t_0 %join;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7ff176fb14a0_0;
    %load/vec4 v0x7ff176faf880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7ff176fb0c10_0;
    %load/vec4 v0x7ff176fb07c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff176fb0870, 0, 4;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff176f813b0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff176fb9200_0, 0, 1;
    %pushi/vec4 100000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7ff176fb9200_0;
    %nor/r;
    %store/vec4 v0x7ff176fb9200_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
    .scope S_0x7ff176f813b0;
T_17 ;
    %vpi_call/w 3 39 "$dumpfile", "CPU_TB.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff176f813b0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff176fb92d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff176fb99a0_0, 0, 1;
    %vpi_call/w 3 60 "$display", "ROM MODULE RESULTS:" {0 0 0};
    %wait E_0x7ff176f943b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff176fb99a0_0, 0, 1;
    %vpi_call/w 3 65 "$display", "CPU started" {0 0 0};
    %pushi/vec4 500, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7ff176f943b0;
    %load/vec4 v0x7ff176fb9140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %vpi_call/w 3 71 "$display", "RESULT = %h", v0x7ff176fb9910_0 {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_17.2 ;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 78 "$fatal" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/CPU_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_loadstore.v";
    "test/ROM.v";
    "test/RAM.v";
