<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DigitalProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="demux1_3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="demux1_3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demux1_3.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="demux1_3.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="demux1_3.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux1_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="demux1_3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="demux1_3.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="demux1_3_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demux1to3.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="demux1to3.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="demux1to3.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="demux1to3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="demux1to3.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_sch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main_sch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main_sch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main_sch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main_sch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="main_sch.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main_sch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_sch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main_sch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main_sch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main_sch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main_sch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main_sch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main_sch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_sch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main_sch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main_sch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main_sch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main_sch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main_sch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main_sch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_sch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="main_sch.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main_sch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main_sch.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_sch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_sch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_sch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_sch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_sch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_sch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_sch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_sch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_sch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_sch_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_sch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_sch_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_sch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="move_12bits_7seg_decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="move_12bits_7seg_decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="move_12bits_7seg_decoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="move_12bits_to_7seg.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="move_12bits_to_7seg.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="move_12bits_to_7seg.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="move_12bits_to_7seg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="move_12bits_to_7seg.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_12bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_12bits.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg_12bits.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="serial_gen.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="serial_gen.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="serial_gen.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="serial_gen.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="serial_gen.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="serial_gen.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="serial_gen.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="serial_gen.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="serial_gen.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="serial_gen.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="serial_gen.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="serial_gen.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="serial_gen.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="serial_gen.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="serial_gen.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="serial_gen.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="serial_gen.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="serial_gen.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="serial_gen.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="serial_gen.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="serial_gen.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="serial_gen.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="serial_gen.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="serial_gen_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="serial_gen_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="serial_gen_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="serial_gen_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="serial_gen_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="serial_gen_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="serial_gen_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="serial_gen_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="serial_gen_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="serial_gen_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="serial_gen_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="serial_gen_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="serial_gen_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="serial_gen_usage.xml"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="serial_gen_used.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="serial_gen_used.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="serial_gen_used.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="serial_gen_used.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="serial_gen_used.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="serial_gen_used_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="serial_gen_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="serial_rx.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="serial_rx.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="serial_rx.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="serial_rx.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="serial_rx.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_register12.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="shift_register12.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="shift_register12.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="shift_register12.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="shift_register12.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1608061583" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1608061583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608061586" xil_pn:in_ck="5662684883647506830" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1887912176925941200" xil_pn:start_ts="1608061583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="main_sch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1608061586" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8712400369261469305" xil_pn:start_ts="1608061586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608061586" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1608061586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608061586" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6547130128974955086" xil_pn:start_ts="1608061586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608061586" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1608061586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608061586" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="290360942690944337" xil_pn:start_ts="1608061586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608061604" xil_pn:in_ck="-1250176129867085312" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-316403991537980977" xil_pn:start_ts="1608061586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main_sch.jhd"/>
      <outfile xil_pn:name="main_sch.lso"/>
      <outfile xil_pn:name="main_sch.ngc"/>
      <outfile xil_pn:name="main_sch.ngr"/>
      <outfile xil_pn:name="main_sch.prj"/>
      <outfile xil_pn:name="main_sch.stx"/>
      <outfile xil_pn:name="main_sch.syr"/>
      <outfile xil_pn:name="main_sch.xst"/>
      <outfile xil_pn:name="main_sch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1608061604" xil_pn:in_ck="5662684883647509006" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893915696185924" xil_pn:start_ts="1608061604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608061613" xil_pn:in_ck="-8934784654621653387" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6478483222062769320" xil_pn:start_ts="1608061604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main_sch.bld"/>
      <outfile xil_pn:name="main_sch.ngd"/>
      <outfile xil_pn:name="main_sch_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1608061627" xil_pn:in_ck="3291523078770875831" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1608061613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="main_sch.pcf"/>
      <outfile xil_pn:name="main_sch_map.map"/>
      <outfile xil_pn:name="main_sch_map.mrp"/>
      <outfile xil_pn:name="main_sch_map.ncd"/>
      <outfile xil_pn:name="main_sch_map.ngm"/>
      <outfile xil_pn:name="main_sch_map.xrpt"/>
      <outfile xil_pn:name="main_sch_summary.xml"/>
      <outfile xil_pn:name="main_sch_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1608061647" xil_pn:in_ck="-3957469738687226199" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1608061627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="main_sch.ncd"/>
      <outfile xil_pn:name="main_sch.pad"/>
      <outfile xil_pn:name="main_sch.par"/>
      <outfile xil_pn:name="main_sch.ptwx"/>
      <outfile xil_pn:name="main_sch.unroutes"/>
      <outfile xil_pn:name="main_sch.xpi"/>
      <outfile xil_pn:name="main_sch_pad.csv"/>
      <outfile xil_pn:name="main_sch_pad.txt"/>
      <outfile xil_pn:name="main_sch_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1608061662" xil_pn:in_ck="4124826040685198753" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1608061647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main_sch.bgn"/>
      <outfile xil_pn:name="main_sch.bit"/>
      <outfile xil_pn:name="main_sch.drc"/>
      <outfile xil_pn:name="main_sch.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1608061647" xil_pn:in_ck="-5714363316311990353" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1608061639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="main_sch.twr"/>
      <outfile xil_pn:name="main_sch.twx"/>
    </transform>
  </transforms>

</generated_project>
