<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - trace.lcov_info_final - /src/bloaty/third_party/capstone/arch/ARM/ARMDisassembler.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../index.html">top level</a> - <a href="index.html">src/bloaty/third_party/capstone/arch/ARM</a> - ARMDisassembler.c<span style="font-size: 80%;"> (source / <a href="ARMDisassembler.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">trace.lcov_info_final</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">336</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-07-14 15:12:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">17</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //===-- ARMDisassembler.cpp - Disassembler for ARM/Thumb ISA --------------===//</a>
<a name="2"><span class="lineNum">       2 </span>            : //</a>
<a name="3"><span class="lineNum">       3 </span>            : //                     The LLVM Compiler Infrastructure</a>
<a name="4"><span class="lineNum">       4 </span>            : //</a>
<a name="5"><span class="lineNum">       5 </span>            : // This file is distributed under the University of Illinois Open Source</a>
<a name="6"><span class="lineNum">       6 </span>            : // License. See LICENSE.TXT for details.</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : //===----------------------------------------------------------------------===//</a>
<a name="9"><span class="lineNum">       9 </span>            : </a>
<a name="10"><span class="lineNum">      10 </span>            : /* Capstone Disassembly Engine */</a>
<a name="11"><span class="lineNum">      11 </span>            : /* By Nguyen Anh Quynh &lt;aquynh@gmail.com&gt;, 2013-2015 */</a>
<a name="12"><span class="lineNum">      12 </span>            : </a>
<a name="13"><span class="lineNum">      13 </span>            : #ifdef CAPSTONE_HAS_ARM</a>
<a name="14"><span class="lineNum">      14 </span>            : </a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;stdio.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;string.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;stdlib.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;capstone/platform.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : </a>
<a name="20"><span class="lineNum">      20 </span>            : #include &quot;ARMAddressingModes.h&quot;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &quot;ARMBaseInfo.h&quot;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &quot;../../MCFixedLenDisassembler.h&quot;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &quot;../../MCInst.h&quot;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;../../MCInstrDesc.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;../../MCRegisterInfo.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;../../LEB128.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;../../MCDisassembler.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;../../cs_priv.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;../../utils.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;ARMDisassembler.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : //#define GET_REGINFO_ENUM</a>
<a name="34"><span class="lineNum">      34 </span>            : //#include &quot;X86GenRegisterInfo.inc&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : #define GET_SUBTARGETINFO_ENUM</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;ARMGenSubtargetInfo.inc&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : #define GET_INSTRINFO_MC_DESC</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;ARMGenInstrInfo.inc&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : #define GET_INSTRINFO_ENUM</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;ARMGenInstrInfo.inc&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 : static bool ITStatus_push_back(ARM_ITStatus *it, char v)</span></a>
<a name="46"><span class="lineNum">      46 </span>            : {</a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :         if (it-&gt;size &gt;= sizeof(it-&gt;ITStates)) {</span></a>
<a name="48"><span class="lineNum">      48 </span>            :                 // TODO: consider warning user.</a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :                 it-&gt;size = 0;</span></a>
<a name="50"><span class="lineNum">      50 </span>            :         }</a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         it-&gt;ITStates[it-&gt;size] = v;</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :         it-&gt;size++;</span></a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="55"><span class="lineNum">      55 </span>            : }</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            : // Returns true if the current instruction is in an IT block</a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 : static bool ITStatus_instrInITBlock(ARM_ITStatus *it)</span></a>
<a name="59"><span class="lineNum">      59 </span>            : {</a>
<a name="60"><span class="lineNum">      60 </span>            :         //return !ITStates.empty();</a>
<a name="61"><span class="lineNum">      61 </span><span class="lineNoCov">          0 :         return (it-&gt;size &gt; 0);</span></a>
<a name="62"><span class="lineNum">      62 </span>            : }</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : // Returns true if current instruction is the last instruction in an IT block</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 : static bool ITStatus_instrLastInITBlock(ARM_ITStatus *it)</span></a>
<a name="66"><span class="lineNum">      66 </span>            : {</a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :         return (it-&gt;size == 1);</span></a>
<a name="68"><span class="lineNum">      68 </span>            : }</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span>            : // Handles the condition code status of instructions in IT blocks</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            : // Returns the condition code for instruction in IT block</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 : static unsigned ITStatus_getITCC(ARM_ITStatus *it)</span></a>
<a name="74"><span class="lineNum">      74 </span>            : {</a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         unsigned CC = ARMCC_AL;</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :         if (ITStatus_instrInITBlock(it))</span></a>
<a name="77"><span class="lineNum">      77 </span>            :                 //CC = ITStates.back();</a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 CC = it-&gt;ITStates[it-&gt;size-1];</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         return CC;</span></a>
<a name="80"><span class="lineNum">      80 </span>            : }</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            : // Advances the IT block state to the next T or E</a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 : static void ITStatus_advanceITState(ARM_ITStatus *it)</span></a>
<a name="84"><span class="lineNum">      84 </span>            : {</a>
<a name="85"><span class="lineNum">      85 </span>            :         //ITStates.pop_back();</a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         it-&gt;size--;</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 : }</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            : // Called when decoding an IT instruction. Sets the IT state for the following</a>
<a name="90"><span class="lineNum">      90 </span>            : // instructions that for the IT block. Firstcond and Mask correspond to the </a>
<a name="91"><span class="lineNum">      91 </span>            : // fields in the IT instruction encoding.</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 : static void ITStatus_setITState(ARM_ITStatus *it, char Firstcond, char Mask)</span></a>
<a name="93"><span class="lineNum">      93 </span>            : {</a>
<a name="94"><span class="lineNum">      94 </span>            :         // (3 - the number of trailing zeros) is the number of then / else.</a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :         unsigned CondBit0 = Firstcond &amp; 1;</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :         unsigned NumTZ = CountTrailingZeros_32(Mask);</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         unsigned char CCBits = (unsigned char)Firstcond &amp; 0xf;</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :         unsigned Pos;</span></a>
<a name="99"><span class="lineNum">      99 </span>            :         //assert(NumTZ &lt;= 3 &amp;&amp; &quot;Invalid IT mask!&quot;);</a>
<a name="100"><span class="lineNum">     100 </span>            :         // push condition codes onto the stack the correct order for the pops</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         for (Pos = NumTZ+1; Pos &lt;= 3; ++Pos) {</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 bool T = ((Mask &gt;&gt; Pos) &amp; 1) == (int)CondBit0;</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 if (T)</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :                         ITStatus_push_back(it, CCBits);</span></a>
<a name="105"><span class="lineNum">     105 </span>            :                 else</a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :                         ITStatus_push_back(it, CCBits ^ 1);</span></a>
<a name="107"><span class="lineNum">     107 </span>            :         }</a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :         ITStatus_push_back(it, CCBits);</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 : }</span></a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span>            : /// ThumbDisassembler - Thumb disassembler for all Thumb platforms.</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 : static bool Check(DecodeStatus *Out, DecodeStatus In)</span></a>
<a name="114"><span class="lineNum">     114 </span>            : {</a>
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 :         switch (In) {</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 case MCDisassembler_Success:</span></a>
<a name="117"><span class="lineNum">     117 </span>            :                         // Out stays the same.</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :                         return true;</span></a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :                 case MCDisassembler_SoftFail:</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :                         *Out = In;</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :                         return true;</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 case MCDisassembler_Fail:</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :                         *Out = In;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :                         return false;</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 default:        // never reached</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :                         return false;</span></a>
<a name="127"><span class="lineNum">     127 </span>            :         }</a>
<a name="128"><span class="lineNum">     128 </span>            : }</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            : // Forward declare these because the autogenerated code will reference them.</a>
<a name="131"><span class="lineNum">     131 </span>            : // Definitions are further down.</a>
<a name="132"><span class="lineNum">     132 </span>            : static DecodeStatus DecodeGPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="133"><span class="lineNum">     133 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="134"><span class="lineNum">     134 </span>            : static DecodeStatus DecodeGPRnopcRegisterClass(MCInst *Inst,</a>
<a name="135"><span class="lineNum">     135 </span>            :                 unsigned RegNo, uint64_t Address, const void *Decoder);</a>
<a name="136"><span class="lineNum">     136 </span>            : static DecodeStatus DecodeGPRwithAPSRRegisterClass(MCInst *Inst,</a>
<a name="137"><span class="lineNum">     137 </span>            :                 unsigned RegNo, uint64_t Address, const void *Decoder);</a>
<a name="138"><span class="lineNum">     138 </span>            : static DecodeStatus DecodetGPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="139"><span class="lineNum">     139 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="140"><span class="lineNum">     140 </span>            : static DecodeStatus DecodetcGPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="141"><span class="lineNum">     141 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="142"><span class="lineNum">     142 </span>            : static DecodeStatus DecoderGPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="143"><span class="lineNum">     143 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="144"><span class="lineNum">     144 </span>            : static DecodeStatus DecodeGPRPairRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="145"><span class="lineNum">     145 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="146"><span class="lineNum">     146 </span>            : static DecodeStatus DecodeSPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="147"><span class="lineNum">     147 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="148"><span class="lineNum">     148 </span>            : static DecodeStatus DecodeDPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="149"><span class="lineNum">     149 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="150"><span class="lineNum">     150 </span>            : static DecodeStatus DecodeDPR_8RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="151"><span class="lineNum">     151 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="152"><span class="lineNum">     152 </span>            : static DecodeStatus DecodeDPR_VFP2RegisterClass(MCInst *Inst,</a>
<a name="153"><span class="lineNum">     153 </span>            :                 unsigned RegNo, uint64_t Address, const void *Decoder);</a>
<a name="154"><span class="lineNum">     154 </span>            : static DecodeStatus DecodeQPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="155"><span class="lineNum">     155 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="156"><span class="lineNum">     156 </span>            : static DecodeStatus DecodeDPairRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="157"><span class="lineNum">     157 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="158"><span class="lineNum">     158 </span>            : static DecodeStatus DecodeDPairSpacedRegisterClass(MCInst *Inst,</a>
<a name="159"><span class="lineNum">     159 </span>            :                 unsigned RegNo, uint64_t Address, const void *Decoder);</a>
<a name="160"><span class="lineNum">     160 </span>            : static DecodeStatus DecodePredicateOperand(MCInst *Inst, unsigned Val,</a>
<a name="161"><span class="lineNum">     161 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="162"><span class="lineNum">     162 </span>            : static DecodeStatus DecodeCCOutOperand(MCInst *Inst, unsigned Val,</a>
<a name="163"><span class="lineNum">     163 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="164"><span class="lineNum">     164 </span>            : static DecodeStatus DecodeRegListOperand(MCInst *Inst, unsigned Val,</a>
<a name="165"><span class="lineNum">     165 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="166"><span class="lineNum">     166 </span>            : static DecodeStatus DecodeSPRRegListOperand(MCInst *Inst, unsigned Val,</a>
<a name="167"><span class="lineNum">     167 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="168"><span class="lineNum">     168 </span>            : static DecodeStatus DecodeDPRRegListOperand(MCInst *Inst, unsigned Val,</a>
<a name="169"><span class="lineNum">     169 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="170"><span class="lineNum">     170 </span>            : static DecodeStatus DecodeBitfieldMaskOperand(MCInst *Inst, unsigned Insn,</a>
<a name="171"><span class="lineNum">     171 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="172"><span class="lineNum">     172 </span>            : static DecodeStatus DecodeCopMemInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="173"><span class="lineNum">     173 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="174"><span class="lineNum">     174 </span>            : static DecodeStatus DecodeAddrMode2IdxInstruction(MCInst *Inst,</a>
<a name="175"><span class="lineNum">     175 </span>            :                 unsigned Insn, uint64_t Address, const void *Decoder);</a>
<a name="176"><span class="lineNum">     176 </span>            : static DecodeStatus DecodeSORegMemOperand(MCInst *Inst, unsigned Insn,</a>
<a name="177"><span class="lineNum">     177 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="178"><span class="lineNum">     178 </span>            : static DecodeStatus DecodeAddrMode3Instruction(MCInst *Inst,unsigned Insn,</a>
<a name="179"><span class="lineNum">     179 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="180"><span class="lineNum">     180 </span>            : static DecodeStatus DecodeSORegImmOperand(MCInst *Inst, unsigned Insn,</a>
<a name="181"><span class="lineNum">     181 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="182"><span class="lineNum">     182 </span>            : static DecodeStatus DecodeSORegRegOperand(MCInst *Inst, unsigned Insn,</a>
<a name="183"><span class="lineNum">     183 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="184"><span class="lineNum">     184 </span>            : static DecodeStatus DecodeMemMultipleWritebackInstruction(MCInst * Inst,</a>
<a name="185"><span class="lineNum">     185 </span>            :                 unsigned Insn, uint64_t Adddress, const void *Decoder);</a>
<a name="186"><span class="lineNum">     186 </span>            : static DecodeStatus DecodeT2MOVTWInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="187"><span class="lineNum">     187 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="188"><span class="lineNum">     188 </span>            : static DecodeStatus DecodeArmMOVTWInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="189"><span class="lineNum">     189 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="190"><span class="lineNum">     190 </span>            : static DecodeStatus DecodeSMLAInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="191"><span class="lineNum">     191 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="192"><span class="lineNum">     192 </span>            : static DecodeStatus DecodeCPSInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="193"><span class="lineNum">     193 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="194"><span class="lineNum">     194 </span>            : static DecodeStatus DecodeT2CPSInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="195"><span class="lineNum">     195 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="196"><span class="lineNum">     196 </span>            : static DecodeStatus DecodeAddrModeImm12Operand(MCInst *Inst, unsigned Val,</a>
<a name="197"><span class="lineNum">     197 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="198"><span class="lineNum">     198 </span>            : static DecodeStatus DecodeAddrMode5Operand(MCInst *Inst, unsigned Val,</a>
<a name="199"><span class="lineNum">     199 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="200"><span class="lineNum">     200 </span>            : static DecodeStatus DecodeAddrMode7Operand(MCInst *Inst, unsigned Val,</a>
<a name="201"><span class="lineNum">     201 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="202"><span class="lineNum">     202 </span>            : static DecodeStatus DecodeT2BInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="203"><span class="lineNum">     203 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="204"><span class="lineNum">     204 </span>            : static DecodeStatus DecodeBranchImmInstruction(MCInst *Inst,unsigned Insn,</a>
<a name="205"><span class="lineNum">     205 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="206"><span class="lineNum">     206 </span>            : static DecodeStatus DecodeAddrMode6Operand(MCInst *Inst, unsigned Val,</a>
<a name="207"><span class="lineNum">     207 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="208"><span class="lineNum">     208 </span>            : static DecodeStatus DecodeVLDST1Instruction(MCInst *Inst, unsigned Val,</a>
<a name="209"><span class="lineNum">     209 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="210"><span class="lineNum">     210 </span>            : static DecodeStatus DecodeVLDST2Instruction(MCInst *Inst, unsigned Val,</a>
<a name="211"><span class="lineNum">     211 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="212"><span class="lineNum">     212 </span>            : static DecodeStatus DecodeVLDST3Instruction(MCInst *Inst, unsigned Val,</a>
<a name="213"><span class="lineNum">     213 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="214"><span class="lineNum">     214 </span>            : static DecodeStatus DecodeVLDST4Instruction(MCInst *Inst, unsigned Val,</a>
<a name="215"><span class="lineNum">     215 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="216"><span class="lineNum">     216 </span>            : static DecodeStatus DecodeVLDInstruction(MCInst *Inst, unsigned Val,</a>
<a name="217"><span class="lineNum">     217 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="218"><span class="lineNum">     218 </span>            : static DecodeStatus DecodeVSTInstruction(MCInst *Inst, unsigned Val,</a>
<a name="219"><span class="lineNum">     219 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="220"><span class="lineNum">     220 </span>            : static DecodeStatus DecodeVLD1DupInstruction(MCInst *Inst, unsigned Val,</a>
<a name="221"><span class="lineNum">     221 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="222"><span class="lineNum">     222 </span>            : static DecodeStatus DecodeVLD2DupInstruction(MCInst *Inst, unsigned Val,</a>
<a name="223"><span class="lineNum">     223 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="224"><span class="lineNum">     224 </span>            : static DecodeStatus DecodeVLD3DupInstruction(MCInst *Inst, unsigned Val,</a>
<a name="225"><span class="lineNum">     225 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="226"><span class="lineNum">     226 </span>            : static DecodeStatus DecodeVLD4DupInstruction(MCInst *Inst, unsigned Val,</a>
<a name="227"><span class="lineNum">     227 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="228"><span class="lineNum">     228 </span>            : static DecodeStatus DecodeNEONModImmInstruction(MCInst *Inst,unsigned Val,</a>
<a name="229"><span class="lineNum">     229 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="230"><span class="lineNum">     230 </span>            : static DecodeStatus DecodeVSHLMaxInstruction(MCInst *Inst, unsigned Val,</a>
<a name="231"><span class="lineNum">     231 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="232"><span class="lineNum">     232 </span>            : static DecodeStatus DecodeShiftRight8Imm(MCInst *Inst, unsigned Val,</a>
<a name="233"><span class="lineNum">     233 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="234"><span class="lineNum">     234 </span>            : static DecodeStatus DecodeShiftRight16Imm(MCInst *Inst, unsigned Val,</a>
<a name="235"><span class="lineNum">     235 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="236"><span class="lineNum">     236 </span>            : static DecodeStatus DecodeShiftRight32Imm(MCInst *Inst, unsigned Val,</a>
<a name="237"><span class="lineNum">     237 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="238"><span class="lineNum">     238 </span>            : static DecodeStatus DecodeShiftRight64Imm(MCInst *Inst, unsigned Val,</a>
<a name="239"><span class="lineNum">     239 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="240"><span class="lineNum">     240 </span>            : static DecodeStatus DecodeTBLInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="241"><span class="lineNum">     241 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="242"><span class="lineNum">     242 </span>            : static DecodeStatus DecodePostIdxReg(MCInst *Inst, unsigned Insn,</a>
<a name="243"><span class="lineNum">     243 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="244"><span class="lineNum">     244 </span>            : static DecodeStatus DecodeCoprocessor(MCInst *Inst, unsigned Insn,</a>
<a name="245"><span class="lineNum">     245 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="246"><span class="lineNum">     246 </span>            : static DecodeStatus DecodeMemBarrierOption(MCInst *Inst, unsigned Insn,</a>
<a name="247"><span class="lineNum">     247 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="248"><span class="lineNum">     248 </span>            : static DecodeStatus DecodeInstSyncBarrierOption(MCInst *Inst, unsigned Insn,</a>
<a name="249"><span class="lineNum">     249 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="250"><span class="lineNum">     250 </span>            : static DecodeStatus DecodeMSRMask(MCInst *Inst, unsigned Insn,</a>
<a name="251"><span class="lineNum">     251 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="252"><span class="lineNum">     252 </span>            : static DecodeStatus DecodeBankedReg(MCInst *Inst, unsigned Insn,</a>
<a name="253"><span class="lineNum">     253 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="254"><span class="lineNum">     254 </span>            : static DecodeStatus DecodeDoubleRegLoad(MCInst *Inst, unsigned Insn,</a>
<a name="255"><span class="lineNum">     255 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="256"><span class="lineNum">     256 </span>            : static DecodeStatus DecodeDoubleRegStore(MCInst *Inst, unsigned Insn,</a>
<a name="257"><span class="lineNum">     257 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="258"><span class="lineNum">     258 </span>            : static DecodeStatus DecodeLDRPreImm(MCInst *Inst, unsigned Insn,</a>
<a name="259"><span class="lineNum">     259 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="260"><span class="lineNum">     260 </span>            : static DecodeStatus DecodeLDRPreReg(MCInst *Inst, unsigned Insn,</a>
<a name="261"><span class="lineNum">     261 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="262"><span class="lineNum">     262 </span>            : static DecodeStatus DecodeSTRPreImm(MCInst *Inst, unsigned Insn,</a>
<a name="263"><span class="lineNum">     263 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="264"><span class="lineNum">     264 </span>            : static DecodeStatus DecodeSTRPreReg(MCInst *Inst, unsigned Insn,</a>
<a name="265"><span class="lineNum">     265 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="266"><span class="lineNum">     266 </span>            : static DecodeStatus DecodeVLD1LN(MCInst *Inst, unsigned Insn,</a>
<a name="267"><span class="lineNum">     267 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="268"><span class="lineNum">     268 </span>            : static DecodeStatus DecodeVLD2LN(MCInst *Inst, unsigned Insn,</a>
<a name="269"><span class="lineNum">     269 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="270"><span class="lineNum">     270 </span>            : static DecodeStatus DecodeVLD3LN(MCInst *Inst, unsigned Insn,</a>
<a name="271"><span class="lineNum">     271 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="272"><span class="lineNum">     272 </span>            : static DecodeStatus DecodeVLD4LN(MCInst *Inst, unsigned Insn,</a>
<a name="273"><span class="lineNum">     273 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="274"><span class="lineNum">     274 </span>            : static DecodeStatus DecodeVST1LN(MCInst *Inst, unsigned Insn,</a>
<a name="275"><span class="lineNum">     275 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="276"><span class="lineNum">     276 </span>            : static DecodeStatus DecodeVST2LN(MCInst *Inst, unsigned Insn,</a>
<a name="277"><span class="lineNum">     277 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="278"><span class="lineNum">     278 </span>            : static DecodeStatus DecodeVST3LN(MCInst *Inst, unsigned Insn,</a>
<a name="279"><span class="lineNum">     279 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="280"><span class="lineNum">     280 </span>            : static DecodeStatus DecodeVST4LN(MCInst *Inst, unsigned Insn,</a>
<a name="281"><span class="lineNum">     281 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="282"><span class="lineNum">     282 </span>            : static DecodeStatus DecodeVMOVSRR(MCInst *Inst, unsigned Insn,</a>
<a name="283"><span class="lineNum">     283 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="284"><span class="lineNum">     284 </span>            : static DecodeStatus DecodeVMOVRRS(MCInst *Inst, unsigned Insn,</a>
<a name="285"><span class="lineNum">     285 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="286"><span class="lineNum">     286 </span>            : static DecodeStatus DecodeSwap(MCInst *Inst, unsigned Insn,</a>
<a name="287"><span class="lineNum">     287 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="288"><span class="lineNum">     288 </span>            : static DecodeStatus DecodeVCVTD(MCInst *Inst, unsigned Insn,</a>
<a name="289"><span class="lineNum">     289 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="290"><span class="lineNum">     290 </span>            : static DecodeStatus DecodeVCVTQ(MCInst *Inst, unsigned Insn,</a>
<a name="291"><span class="lineNum">     291 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="292"><span class="lineNum">     292 </span>            : static DecodeStatus DecodeThumbAddSpecialReg(MCInst *Inst, uint16_t Insn,</a>
<a name="293"><span class="lineNum">     293 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="294"><span class="lineNum">     294 </span>            : static DecodeStatus DecodeThumbBROperand(MCInst *Inst, unsigned Val,</a>
<a name="295"><span class="lineNum">     295 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="296"><span class="lineNum">     296 </span>            : static DecodeStatus DecodeT2BROperand(MCInst *Inst, unsigned Val,</a>
<a name="297"><span class="lineNum">     297 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="298"><span class="lineNum">     298 </span>            : static DecodeStatus DecodeThumbCmpBROperand(MCInst *Inst, unsigned Val,</a>
<a name="299"><span class="lineNum">     299 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="300"><span class="lineNum">     300 </span>            : static DecodeStatus DecodeThumbAddrModeRR(MCInst *Inst, unsigned Val,</a>
<a name="301"><span class="lineNum">     301 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="302"><span class="lineNum">     302 </span>            : static DecodeStatus DecodeThumbAddrModeIS(MCInst *Inst, unsigned Val,</a>
<a name="303"><span class="lineNum">     303 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="304"><span class="lineNum">     304 </span>            : static DecodeStatus DecodeThumbAddrModePC(MCInst *Inst, unsigned Val,</a>
<a name="305"><span class="lineNum">     305 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="306"><span class="lineNum">     306 </span>            : static DecodeStatus DecodeThumbAddrModeSP(MCInst *Inst, unsigned Val,</a>
<a name="307"><span class="lineNum">     307 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="308"><span class="lineNum">     308 </span>            : static DecodeStatus DecodeT2AddrModeSOReg(MCInst *Inst, unsigned Val,</a>
<a name="309"><span class="lineNum">     309 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="310"><span class="lineNum">     310 </span>            : static DecodeStatus DecodeT2LoadShift(MCInst *Inst, unsigned Val,</a>
<a name="311"><span class="lineNum">     311 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="312"><span class="lineNum">     312 </span>            : static DecodeStatus DecodeT2LoadImm8(MCInst *Inst, unsigned Insn,</a>
<a name="313"><span class="lineNum">     313 </span>            :                 uint64_t Address, const void* Decoder);</a>
<a name="314"><span class="lineNum">     314 </span>            : static DecodeStatus DecodeT2LoadImm12(MCInst *Inst, unsigned Insn,</a>
<a name="315"><span class="lineNum">     315 </span>            :                 uint64_t Address, const void* Decoder);</a>
<a name="316"><span class="lineNum">     316 </span>            : static DecodeStatus DecodeT2LoadT(MCInst *Inst, unsigned Insn,</a>
<a name="317"><span class="lineNum">     317 </span>            :                 uint64_t Address, const void* Decoder);</a>
<a name="318"><span class="lineNum">     318 </span>            : static DecodeStatus DecodeT2LoadLabel(MCInst *Inst, unsigned Insn,</a>
<a name="319"><span class="lineNum">     319 </span>            :                 uint64_t Address, const void* Decoder);</a>
<a name="320"><span class="lineNum">     320 </span>            : static DecodeStatus DecodeT2Imm8S4(MCInst *Inst, unsigned Val,</a>
<a name="321"><span class="lineNum">     321 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="322"><span class="lineNum">     322 </span>            : static DecodeStatus DecodeT2AddrModeImm8s4(MCInst *Inst, unsigned Val,</a>
<a name="323"><span class="lineNum">     323 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="324"><span class="lineNum">     324 </span>            : static DecodeStatus DecodeT2AddrModeImm0_1020s4(MCInst *Inst,unsigned Val,</a>
<a name="325"><span class="lineNum">     325 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="326"><span class="lineNum">     326 </span>            : static DecodeStatus DecodeT2Imm8(MCInst *Inst, unsigned Val,</a>
<a name="327"><span class="lineNum">     327 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="328"><span class="lineNum">     328 </span>            : static DecodeStatus DecodeT2AddrModeImm8(MCInst *Inst, unsigned Val,</a>
<a name="329"><span class="lineNum">     329 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="330"><span class="lineNum">     330 </span>            : static DecodeStatus DecodeThumbAddSPImm(MCInst *Inst, uint16_t Val,</a>
<a name="331"><span class="lineNum">     331 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="332"><span class="lineNum">     332 </span>            : static DecodeStatus DecodeThumbAddSPReg(MCInst *Inst, uint16_t Insn,</a>
<a name="333"><span class="lineNum">     333 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="334"><span class="lineNum">     334 </span>            : static DecodeStatus DecodeThumbCPS(MCInst *Inst, uint16_t Insn,</a>
<a name="335"><span class="lineNum">     335 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="336"><span class="lineNum">     336 </span>            : static DecodeStatus DecodeQADDInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="337"><span class="lineNum">     337 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="338"><span class="lineNum">     338 </span>            : static DecodeStatus DecodeThumbBLXOffset(MCInst *Inst, unsigned Insn,</a>
<a name="339"><span class="lineNum">     339 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="340"><span class="lineNum">     340 </span>            : static DecodeStatus DecodeT2AddrModeImm12(MCInst *Inst, unsigned Val,</a>
<a name="341"><span class="lineNum">     341 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="342"><span class="lineNum">     342 </span>            : static DecodeStatus DecodeThumbTableBranch(MCInst *Inst, unsigned Val,</a>
<a name="343"><span class="lineNum">     343 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="344"><span class="lineNum">     344 </span>            : static DecodeStatus DecodeThumb2BCCInstruction(MCInst *Inst, unsigned Val,</a>
<a name="345"><span class="lineNum">     345 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="346"><span class="lineNum">     346 </span>            : static DecodeStatus DecodeT2SOImm(MCInst *Inst, unsigned Val,</a>
<a name="347"><span class="lineNum">     347 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="348"><span class="lineNum">     348 </span>            : static DecodeStatus DecodeThumbBCCTargetOperand(MCInst *Inst,unsigned Val,</a>
<a name="349"><span class="lineNum">     349 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="350"><span class="lineNum">     350 </span>            : static DecodeStatus DecodeThumbBLTargetOperand(MCInst *Inst, unsigned Val,</a>
<a name="351"><span class="lineNum">     351 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="352"><span class="lineNum">     352 </span>            : static DecodeStatus DecodeIT(MCInst *Inst, unsigned Val,</a>
<a name="353"><span class="lineNum">     353 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="354"><span class="lineNum">     354 </span>            : static DecodeStatus DecodeT2LDRDPreInstruction(MCInst *Inst,unsigned Insn,</a>
<a name="355"><span class="lineNum">     355 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="356"><span class="lineNum">     356 </span>            : static DecodeStatus DecodeT2STRDPreInstruction(MCInst *Inst,unsigned Insn,</a>
<a name="357"><span class="lineNum">     357 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="358"><span class="lineNum">     358 </span>            : static DecodeStatus DecodeT2Adr(MCInst *Inst, uint32_t Val,</a>
<a name="359"><span class="lineNum">     359 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="360"><span class="lineNum">     360 </span>            : static DecodeStatus DecodeT2LdStPre(MCInst *Inst, unsigned Val,</a>
<a name="361"><span class="lineNum">     361 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="362"><span class="lineNum">     362 </span>            : static DecodeStatus DecodeT2ShifterImmOperand(MCInst *Inst, uint32_t Val,</a>
<a name="363"><span class="lineNum">     363 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span>            : static DecodeStatus DecodeLDR(MCInst *Inst, unsigned Val,</a>
<a name="366"><span class="lineNum">     366 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="367"><span class="lineNum">     367 </span>            : static DecodeStatus DecodeMRRC2(MCInst *Inst, unsigned Val,</a>
<a name="368"><span class="lineNum">     368 </span>            :                 uint64_t Address, const void *Decoder);</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            : // Hacky: enable all features for disassembler</a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 : uint64_t ARM_getFeatureBits(unsigned int mode)</span></a>
<a name="372"><span class="lineNum">     372 </span>            : {</a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :         uint64_t Bits = (uint64_t)-1;   // everything by default</span></a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span>            :         // FIXME: ARM_FeatureVFPOnlySP is conflicting with everything else??</a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         Bits &amp;= (~ARM_FeatureVFPOnlySP);</span></a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            :         // FIXME: no Armv8 support?</a>
<a name="379"><span class="lineNum">     379 </span>            :         //Bits -= ARM_HasV7Ops;</a>
<a name="380"><span class="lineNum">     380 </span>            :         //Bits &amp;= ~ARM_FeatureMP;</a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 :         if ((mode &amp; CS_MODE_V8) == 0)</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :                 Bits &amp;= ~ARM_HasV8Ops;</span></a>
<a name="383"><span class="lineNum">     383 </span>            :         //Bits &amp;= ~ARM_HasV6Ops;</a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :         if ((mode &amp; CS_MODE_MCLASS) == 0)</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :                 Bits &amp;= (~ARM_FeatureMClass);</span></a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            :         // some features are mutually exclusive</a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :         if (mode &amp; CS_MODE_THUMB) {</span></a>
<a name="390"><span class="lineNum">     390 </span>            :                 //Bits &amp;= ~ARM_HasV6Ops;</a>
<a name="391"><span class="lineNum">     391 </span>            :                 //Bits &amp;= ~ARM_FeatureCRC;</a>
<a name="392"><span class="lineNum">     392 </span>            :                 //Bits &amp;= ~ARM_HasV5TEOps;</a>
<a name="393"><span class="lineNum">     393 </span>            :                 //Bits &amp;= ~ARM_HasV4TOps;</a>
<a name="394"><span class="lineNum">     394 </span>            :                 //Bits &amp;= ~ARM_HasV6T2Ops;</a>
<a name="395"><span class="lineNum">     395 </span>            :                 //Bits &amp;= ~ARM_FeatureDB;</a>
<a name="396"><span class="lineNum">     396 </span>            :                 //Bits &amp;= ~ARM_FeatureHWDivARM;</a>
<a name="397"><span class="lineNum">     397 </span>            :                 //Bits &amp;= ~ARM_FeatureNaClTrap;</a>
<a name="398"><span class="lineNum">     398 </span>            :                 //Bits &amp;= ~ARM_FeatureMClass;</a>
<a name="399"><span class="lineNum">     399 </span>            :                 // ArmV8</a>
<a name="400"><span class="lineNum">     400 </span>            :         } else {        // ARM mode</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 Bits &amp;= ~ARM_ModeThumb;</span></a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :                 Bits &amp;= ~ARM_FeatureThumb2;</span></a>
<a name="403"><span class="lineNum">     403 </span>            :         }</a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :         return Bits;</span></a>
<a name="406"><span class="lineNum">     406 </span>            : }</a>
<a name="407"><span class="lineNum">     407 </span>            : </a>
<a name="408"><span class="lineNum">     408 </span>            : #include &quot;ARMGenDisassemblerTables.inc&quot;</a>
<a name="409"><span class="lineNum">     409 </span>            : </a>
<a name="410"><span class="lineNum">     410 </span>            : static DecodeStatus DecodePredicateOperand(MCInst *Inst, unsigned Val,</a>
<a name="411"><span class="lineNum">     411 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="412"><span class="lineNum">     412 </span>            : {</a>
<a name="413"><span class="lineNum">     413 </span>            :         if (Val == 0xF) return MCDisassembler_Fail;</a>
<a name="414"><span class="lineNum">     414 </span>            :         // AL predicate is not allowed on Thumb1 branches.</a>
<a name="415"><span class="lineNum">     415 </span>            :         if (MCInst_getOpcode(Inst) == ARM_tBcc &amp;&amp; Val == 0xE)</a>
<a name="416"><span class="lineNum">     416 </span>            :                 return MCDisassembler_Fail;</a>
<a name="417"><span class="lineNum">     417 </span>            :         MCOperand_CreateImm0(Inst, Val);</a>
<a name="418"><span class="lineNum">     418 </span>            :         if (Val == ARMCC_AL) {</a>
<a name="419"><span class="lineNum">     419 </span>            :                 MCOperand_CreateReg0(Inst, 0);</a>
<a name="420"><span class="lineNum">     420 </span>            :         } else</a>
<a name="421"><span class="lineNum">     421 </span>            :                 MCOperand_CreateReg0(Inst, ARM_CPSR);</a>
<a name="422"><span class="lineNum">     422 </span>            :         return MCDisassembler_Success;</a>
<a name="423"><span class="lineNum">     423 </span>            : }</a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            : #define GET_REGINFO_MC_DESC</a>
<a name="426"><span class="lineNum">     426 </span>            : #include &quot;ARMGenRegisterInfo.inc&quot;</a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 : void ARM_init(MCRegisterInfo *MRI)</span></a>
<a name="428"><span class="lineNum">     428 </span>            : {</a>
<a name="429"><span class="lineNum">     429 </span>            :         /*</a>
<a name="430"><span class="lineNum">     430 </span>            :            InitMCRegisterInfo(ARMRegDesc, 289,</a>
<a name="431"><span class="lineNum">     431 </span>            :            RA, PC,</a>
<a name="432"><span class="lineNum">     432 </span>            :            ARMMCRegisterClasses, 100,</a>
<a name="433"><span class="lineNum">     433 </span>            :            ARMRegUnitRoots, 77, ARMRegDiffLists, ARMRegStrings,</a>
<a name="434"><span class="lineNum">     434 </span>            :            ARMSubRegIdxLists, 57,</a>
<a name="435"><span class="lineNum">     435 </span>            :            ARMSubRegIdxRanges, ARMRegEncodingTable);</a>
<a name="436"><span class="lineNum">     436 </span>            :          */</a>
<a name="437"><span class="lineNum">     437 </span>            : </a>
<a name="438"><span class="lineNum">     438 </span><span class="lineNoCov">          0 :         MCRegisterInfo_InitMCRegisterInfo(MRI, ARMRegDesc, 289,</span></a>
<a name="439"><span class="lineNum">     439 </span>            :                         0, 0, </a>
<a name="440"><span class="lineNum">     440 </span>            :                         ARMMCRegisterClasses, 100,</a>
<a name="441"><span class="lineNum">     441 </span>            :                         0, 0, ARMRegDiffLists, 0, </a>
<a name="442"><span class="lineNum">     442 </span>            :                         ARMSubRegIdxLists, 57,</a>
<a name="443"><span class="lineNum">     443 </span>            :                         0);</a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 : }</span></a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span>            : // Post-decoding checks</a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 : static DecodeStatus checkDecodedInstruction(MCInst *MI,</span></a>
<a name="448"><span class="lineNum">     448 </span>            :                 uint32_t Insn,</a>
<a name="449"><span class="lineNum">     449 </span>            :                 DecodeStatus Result)</a>
<a name="450"><span class="lineNum">     450 </span>            : {</a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :         switch (MCInst_getOpcode(MI)) {</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :                 case ARM_HVC: {</span></a>
<a name="453"><span class="lineNum">     453 </span>            :                           // HVC is undefined if condition = 0xf otherwise upredictable</a>
<a name="454"><span class="lineNum">     454 </span>            :                           // if condition != 0xe</a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :                           uint32_t Cond = (Insn &gt;&gt; 28) &amp; 0xF;</span></a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :                           if (Cond == 0xF)</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :                                   return MCDisassembler_Fail;</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :                           if (Cond != 0xE)</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :                                   return MCDisassembler_SoftFail;</span></a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :                           return Result;</span></a>
<a name="461"><span class="lineNum">     461 </span>            :                   }</a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 default:</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :                            return Result;</span></a>
<a name="464"><span class="lineNum">     464 </span>            :         }</a>
<a name="465"><span class="lineNum">     465 </span>            : }</a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span>            : static DecodeStatus _ARM_getInstruction(cs_struct *ud, MCInst *MI, const uint8_t *code, size_t code_len,</a>
<a name="468"><span class="lineNum">     468 </span>            :                 uint16_t *Size, uint64_t Address)</a>
<a name="469"><span class="lineNum">     469 </span>            : {</a>
<a name="470"><span class="lineNum">     470 </span>            :         uint32_t insn, i;</a>
<a name="471"><span class="lineNum">     471 </span>            :         DecodeStatus result;</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span>            :         if (code_len &lt; 4)</a>
<a name="474"><span class="lineNum">     474 </span>            :                 // not enough data</a>
<a name="475"><span class="lineNum">     475 </span>            :                 return MCDisassembler_Fail;</a>
<a name="476"><span class="lineNum">     476 </span>            : </a>
<a name="477"><span class="lineNum">     477 </span>            :         if (MI-&gt;flat_insn-&gt;detail) {</a>
<a name="478"><span class="lineNum">     478 </span>            :                 memset(MI-&gt;flat_insn-&gt;detail, 0, offsetof(cs_detail, arm)+sizeof(cs_arm));</a>
<a name="479"><span class="lineNum">     479 </span>            :                 for (i = 0; i &lt; ARR_SIZE(MI-&gt;flat_insn-&gt;detail-&gt;arm.operands); i++) {</a>
<a name="480"><span class="lineNum">     480 </span>            :                         MI-&gt;flat_insn-&gt;detail-&gt;arm.operands[i].vector_index = -1;</a>
<a name="481"><span class="lineNum">     481 </span>            :                         MI-&gt;flat_insn-&gt;detail-&gt;arm.operands[i].neon_lane = -1;</a>
<a name="482"><span class="lineNum">     482 </span>            :                 }</a>
<a name="483"><span class="lineNum">     483 </span>            :         }</a>
<a name="484"><span class="lineNum">     484 </span>            : </a>
<a name="485"><span class="lineNum">     485 </span>            :         if (MODE_IS_BIG_ENDIAN(ud-&gt;mode))</a>
<a name="486"><span class="lineNum">     486 </span>            :                 insn = (code[3] &lt;&lt; 0) |</a>
<a name="487"><span class="lineNum">     487 </span>            :                         (code[2] &lt;&lt; 8) |</a>
<a name="488"><span class="lineNum">     488 </span>            :                         (code[1] &lt;&lt;  16) |</a>
<a name="489"><span class="lineNum">     489 </span>            :                         ((uint32_t) code[0] &lt;&lt; 24);</a>
<a name="490"><span class="lineNum">     490 </span>            :         else</a>
<a name="491"><span class="lineNum">     491 </span>            :                 insn = ((uint32_t) code[3] &lt;&lt; 24) |</a>
<a name="492"><span class="lineNum">     492 </span>            :                         (code[2] &lt;&lt; 16) |</a>
<a name="493"><span class="lineNum">     493 </span>            :                         (code[1] &lt;&lt;  8) |</a>
<a name="494"><span class="lineNum">     494 </span>            :                         (code[0] &lt;&lt;  0);</a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span>            :         // Calling the auto-generated decoder function.</a>
<a name="497"><span class="lineNum">     497 </span>            :         result = decodeInstruction_4(DecoderTableARM32, MI, insn, Address, NULL, ud-&gt;mode);</a>
<a name="498"><span class="lineNum">     498 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="499"><span class="lineNum">     499 </span>            :                 result = checkDecodedInstruction(MI, insn, result);</a>
<a name="500"><span class="lineNum">     500 </span>            :                 if (result != MCDisassembler_Fail)</a>
<a name="501"><span class="lineNum">     501 </span>            :                         *Size = 4;</a>
<a name="502"><span class="lineNum">     502 </span>            :                 return result;</a>
<a name="503"><span class="lineNum">     503 </span>            :         }</a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span>            :         // VFP and NEON instructions, similarly, are shared between ARM</a>
<a name="506"><span class="lineNum">     506 </span>            :         // and Thumb modes.</a>
<a name="507"><span class="lineNum">     507 </span>            :         MCInst_clear(MI);</a>
<a name="508"><span class="lineNum">     508 </span>            :         result = decodeInstruction_4(DecoderTableVFP32, MI, insn, Address, NULL, ud-&gt;mode);</a>
<a name="509"><span class="lineNum">     509 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="510"><span class="lineNum">     510 </span>            :                 *Size = 4;</a>
<a name="511"><span class="lineNum">     511 </span>            :                 return result;</a>
<a name="512"><span class="lineNum">     512 </span>            :         }</a>
<a name="513"><span class="lineNum">     513 </span>            : </a>
<a name="514"><span class="lineNum">     514 </span>            :         MCInst_clear(MI);</a>
<a name="515"><span class="lineNum">     515 </span>            :         result = decodeInstruction_4(DecoderTableVFPV832, MI, insn, Address, NULL, ud-&gt;mode);</a>
<a name="516"><span class="lineNum">     516 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="517"><span class="lineNum">     517 </span>            :                 *Size = 4;</a>
<a name="518"><span class="lineNum">     518 </span>            :                 return result;</a>
<a name="519"><span class="lineNum">     519 </span>            :         }</a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span>            :         MCInst_clear(MI);</a>
<a name="522"><span class="lineNum">     522 </span>            :         result = decodeInstruction_4(DecoderTableNEONData32, MI, insn, Address, NULL, ud-&gt;mode);</a>
<a name="523"><span class="lineNum">     523 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="524"><span class="lineNum">     524 </span>            :                 *Size = 4;</a>
<a name="525"><span class="lineNum">     525 </span>            :                 // Add a fake predicate operand, because we share these instruction</a>
<a name="526"><span class="lineNum">     526 </span>            :                 // definitions with Thumb2 where these instructions are predicable.</a>
<a name="527"><span class="lineNum">     527 </span>            :                 if (!DecodePredicateOperand(MI, 0xE, Address, NULL))</a>
<a name="528"><span class="lineNum">     528 </span>            :                         return MCDisassembler_Fail;</a>
<a name="529"><span class="lineNum">     529 </span>            :                 return result;</a>
<a name="530"><span class="lineNum">     530 </span>            :         }</a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span>            :         MCInst_clear(MI);</a>
<a name="533"><span class="lineNum">     533 </span>            :         result = decodeInstruction_4(DecoderTableNEONLoadStore32, MI, insn, Address, NULL, ud-&gt;mode);</a>
<a name="534"><span class="lineNum">     534 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="535"><span class="lineNum">     535 </span>            :                 *Size = 4;</a>
<a name="536"><span class="lineNum">     536 </span>            :                 // Add a fake predicate operand, because we share these instruction</a>
<a name="537"><span class="lineNum">     537 </span>            :                 // definitions with Thumb2 where these instructions are predicable.</a>
<a name="538"><span class="lineNum">     538 </span>            :                 if (!DecodePredicateOperand(MI, 0xE, Address, NULL))</a>
<a name="539"><span class="lineNum">     539 </span>            :                         return MCDisassembler_Fail;</a>
<a name="540"><span class="lineNum">     540 </span>            :                 return result;</a>
<a name="541"><span class="lineNum">     541 </span>            :         }</a>
<a name="542"><span class="lineNum">     542 </span>            : </a>
<a name="543"><span class="lineNum">     543 </span>            :         MCInst_clear(MI);</a>
<a name="544"><span class="lineNum">     544 </span>            :         result = decodeInstruction_4(DecoderTableNEONDup32, MI, insn, Address, NULL, ud-&gt;mode);</a>
<a name="545"><span class="lineNum">     545 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="546"><span class="lineNum">     546 </span>            :                 *Size = 4;</a>
<a name="547"><span class="lineNum">     547 </span>            :                 // Add a fake predicate operand, because we share these instruction</a>
<a name="548"><span class="lineNum">     548 </span>            :                 // definitions with Thumb2 where these instructions are predicable.</a>
<a name="549"><span class="lineNum">     549 </span>            :                 if (!DecodePredicateOperand(MI, 0xE, Address, NULL))</a>
<a name="550"><span class="lineNum">     550 </span>            :                         return MCDisassembler_Fail;</a>
<a name="551"><span class="lineNum">     551 </span>            :                 return result;</a>
<a name="552"><span class="lineNum">     552 </span>            :         }</a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span>            :         MCInst_clear(MI);</a>
<a name="555"><span class="lineNum">     555 </span>            :         result = decodeInstruction_4(DecoderTablev8NEON32, MI, insn, Address, NULL, ud-&gt;mode);</a>
<a name="556"><span class="lineNum">     556 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="557"><span class="lineNum">     557 </span>            :                 *Size = 4;</a>
<a name="558"><span class="lineNum">     558 </span>            :                 return result;</a>
<a name="559"><span class="lineNum">     559 </span>            :         }</a>
<a name="560"><span class="lineNum">     560 </span>            : </a>
<a name="561"><span class="lineNum">     561 </span>            :         MCInst_clear(MI);</a>
<a name="562"><span class="lineNum">     562 </span>            :         result = decodeInstruction_4(DecoderTablev8Crypto32, MI, insn, Address, NULL, ud-&gt;mode);</a>
<a name="563"><span class="lineNum">     563 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="564"><span class="lineNum">     564 </span>            :                 *Size = 4;</a>
<a name="565"><span class="lineNum">     565 </span>            :                 return result;</a>
<a name="566"><span class="lineNum">     566 </span>            :         }</a>
<a name="567"><span class="lineNum">     567 </span>            : </a>
<a name="568"><span class="lineNum">     568 </span>            :         MCInst_clear(MI);</a>
<a name="569"><span class="lineNum">     569 </span>            :         *Size = 0;</a>
<a name="570"><span class="lineNum">     570 </span>            :         return MCDisassembler_Fail;</a>
<a name="571"><span class="lineNum">     571 </span>            : }</a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span>            : // Thumb1 instructions don't have explicit S bits.  Rather, they</a>
<a name="574"><span class="lineNum">     574 </span>            : // implicitly set CPSR.  Since it's not represented in the encoding, the</a>
<a name="575"><span class="lineNum">     575 </span>            : // auto-generated decoder won't inject the CPSR operand.  We need to fix</a>
<a name="576"><span class="lineNum">     576 </span>            : // that as a post-pass.</a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 : static void AddThumb1SBit(MCInst *MI, bool InITBlock)</span></a>
<a name="578"><span class="lineNum">     578 </span>            : {</a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :         const MCOperandInfo *OpInfo = ARMInsts[MCInst_getOpcode(MI)].OpInfo;</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :         unsigned short NumOps = ARMInsts[MCInst_getOpcode(MI)].NumOperands;</span></a>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :         unsigned i;</span></a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NumOps; ++i) {</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 :                 if (i == MCInst_getNumOperands(MI)) break;</span></a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 if (MCOperandInfo_isOptionalDef(&amp;OpInfo[i]) &amp;&amp; OpInfo[i].RegClass == ARM_CCRRegClassID) {</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :                         if (i &gt; 0 &amp;&amp; MCOperandInfo_isPredicate(&amp;OpInfo[i-1])) continue;</span></a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :                         MCInst_insert0(MI, i, MCOperand_CreateReg1(MI, InITBlock ? 0 : ARM_CPSR));</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="589"><span class="lineNum">     589 </span>            :                 }</a>
<a name="590"><span class="lineNum">     590 </span>            :         }</a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span>            :         //MI.insert(I, MCOperand_CreateReg0(Inst, InITBlock ? 0 : ARM_CPSR));</a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :         MCInst_insert0(MI, i, MCOperand_CreateReg1(MI, InITBlock ? 0 : ARM_CPSR));</span></a>
<a name="594"><span class="lineNum">     594 </span>            : }</a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span>            : // Most Thumb instructions don't have explicit predicates in the</a>
<a name="597"><span class="lineNum">     597 </span>            : // encoding, but rather get their predicates from IT context.  We need</a>
<a name="598"><span class="lineNum">     598 </span>            : // to fix up the predicate operands using this context information as a</a>
<a name="599"><span class="lineNum">     599 </span>            : // post-pass.</a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 : static DecodeStatus AddThumbPredicate(cs_struct *ud, MCInst *MI)</span></a>
<a name="601"><span class="lineNum">     601 </span>            : {</a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :         DecodeStatus S = MCDisassembler_Success;</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :         const MCOperandInfo *OpInfo;</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :         unsigned short NumOps;</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :         unsigned int i;</span></a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :         unsigned CC;</span></a>
<a name="607"><span class="lineNum">     607 </span>            : </a>
<a name="608"><span class="lineNum">     608 </span>            :         // A few instructions actually have predicates encoded in them.  Don't</a>
<a name="609"><span class="lineNum">     609 </span>            :         // try to overwrite it if we're seeing one of those.</a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :         switch (MCInst_getOpcode(MI)) {</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 case ARM_tBcc:</span></a>
<a name="612"><span class="lineNum">     612 </span>            :                 case ARM_t2Bcc:</a>
<a name="613"><span class="lineNum">     613 </span>            :                 case ARM_tCBZ:</a>
<a name="614"><span class="lineNum">     614 </span>            :                 case ARM_tCBNZ:</a>
<a name="615"><span class="lineNum">     615 </span>            :                 case ARM_tCPS:</a>
<a name="616"><span class="lineNum">     616 </span>            :                 case ARM_t2CPS3p:</a>
<a name="617"><span class="lineNum">     617 </span>            :                 case ARM_t2CPS2p:</a>
<a name="618"><span class="lineNum">     618 </span>            :                 case ARM_t2CPS1p:</a>
<a name="619"><span class="lineNum">     619 </span>            :                 case ARM_tMOVSr:</a>
<a name="620"><span class="lineNum">     620 </span>            :                 case ARM_tSETEND:</a>
<a name="621"><span class="lineNum">     621 </span>            :                         // Some instructions (mostly conditional branches) are not</a>
<a name="622"><span class="lineNum">     622 </span>            :                         // allowed in IT blocks.</a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :                         if (ITStatus_instrInITBlock(&amp;(ud-&gt;ITBlock)))</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :                                 S = MCDisassembler_SoftFail;</span></a>
<a name="625"><span class="lineNum">     625 </span>            :                         else</a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 :                                 return MCDisassembler_Success;</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :                 case ARM_tB:</span></a>
<a name="629"><span class="lineNum">     629 </span>            :                 case ARM_t2B:</a>
<a name="630"><span class="lineNum">     630 </span>            :                 case ARM_t2TBB:</a>
<a name="631"><span class="lineNum">     631 </span>            :                 case ARM_t2TBH:</a>
<a name="632"><span class="lineNum">     632 </span>            :                         // Some instructions (mostly unconditional branches) can</a>
<a name="633"><span class="lineNum">     633 </span>            :                         // only appears at the end of, or outside of, an IT.</a>
<a name="634"><span class="lineNum">     634 </span>            :                         //if (ITBlock.instrInITBlock() &amp;&amp; !ITBlock.instrLastInITBlock())</a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :                         if (ITStatus_instrInITBlock(&amp;(ud-&gt;ITBlock)) &amp;&amp; !ITStatus_instrLastInITBlock(&amp;(ud-&gt;ITBlock)))</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                                 S = MCDisassembler_SoftFail;</span></a>
<a name="637"><span class="lineNum">     637 </span>            :                         break;</a>
<a name="638"><span class="lineNum">     638 </span>            :                 default:</a>
<a name="639"><span class="lineNum">     639 </span>            :                         break;</a>
<a name="640"><span class="lineNum">     640 </span>            :         }</a>
<a name="641"><span class="lineNum">     641 </span>            : </a>
<a name="642"><span class="lineNum">     642 </span>            :         // If we're in an IT block, base the predicate on that.  Otherwise,</a>
<a name="643"><span class="lineNum">     643 </span>            :         // assume a predicate of AL.</a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         CC = ITStatus_getITCC(&amp;(ud-&gt;ITBlock));</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :         if (CC == 0xF) </span></a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 CC = ARMCC_AL;</span></a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         if (ITStatus_instrInITBlock(&amp;(ud-&gt;ITBlock)))</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 ITStatus_advanceITState(&amp;(ud-&gt;ITBlock));</span></a>
<a name="649"><span class="lineNum">     649 </span>            : </a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :         OpInfo = ARMInsts[MCInst_getOpcode(MI)].OpInfo;</span></a>
<a name="651"><span class="lineNum">     651 </span><span class="lineNoCov">          0 :         NumOps = ARMInsts[MCInst_getOpcode(MI)].NumOperands;</span></a>
<a name="652"><span class="lineNum">     652 </span>            : </a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NumOps; ++i) {</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :                 if (i == MCInst_getNumOperands(MI)) break;</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 :                 if (MCOperandInfo_isPredicate(&amp;OpInfo[i])) {</span></a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :                         MCInst_insert0(MI, i, MCOperand_CreateImm1(MI, CC));</span></a>
<a name="657"><span class="lineNum">     657 </span><span class="lineNoCov">          0 :                         if (CC == ARMCC_AL)</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 :                                 MCInst_insert0(MI, i+1, MCOperand_CreateReg1(MI, 0));</span></a>
<a name="659"><span class="lineNum">     659 </span>            :                         else</a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :                                 MCInst_insert0(MI, i+1, MCOperand_CreateReg1(MI, ARM_CPSR));</span></a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :                         return S;</span></a>
<a name="662"><span class="lineNum">     662 </span>            :                 }</a>
<a name="663"><span class="lineNum">     663 </span>            :         }</a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :         MCInst_insert0(MI, i, MCOperand_CreateImm1(MI, CC));</span></a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :         if (CC == ARMCC_AL)</span></a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :                 MCInst_insert0(MI, i+1, MCOperand_CreateReg1(MI, 0));</span></a>
<a name="668"><span class="lineNum">     668 </span>            :         else</a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :                 MCInst_insert0(MI, i+1, MCOperand_CreateReg1(MI, ARM_CPSR));</span></a>
<a name="670"><span class="lineNum">     670 </span>            : </a>
<a name="671"><span class="lineNum">     671 </span>            :         return S;</a>
<a name="672"><span class="lineNum">     672 </span>            : }</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span>            : // Thumb VFP instructions are a special case.  Because we share their</a>
<a name="675"><span class="lineNum">     675 </span>            : // encodings between ARM and Thumb modes, and they are predicable in ARM</a>
<a name="676"><span class="lineNum">     676 </span>            : // mode, the auto-generated decoder will give them an (incorrect)</a>
<a name="677"><span class="lineNum">     677 </span>            : // predicate operand.  We need to rewrite these operands based on the IT</a>
<a name="678"><span class="lineNum">     678 </span>            : // context as a post-pass.</a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 : static void UpdateThumbVFPPredicate(cs_struct *ud, MCInst *MI)</span></a>
<a name="680"><span class="lineNum">     680 </span>            : {</a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :         unsigned CC;</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :         unsigned short NumOps;</span></a>
<a name="683"><span class="lineNum">     683 </span><span class="lineNoCov">          0 :         const MCOperandInfo *OpInfo;</span></a>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 :         unsigned i;</span></a>
<a name="685"><span class="lineNum">     685 </span>            : </a>
<a name="686"><span class="lineNum">     686 </span><span class="lineNoCov">          0 :         CC = ITStatus_getITCC(&amp;(ud-&gt;ITBlock));</span></a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :         if (ITStatus_instrInITBlock(&amp;(ud-&gt;ITBlock)))</span></a>
<a name="688"><span class="lineNum">     688 </span><span class="lineNoCov">          0 :                 ITStatus_advanceITState(&amp;(ud-&gt;ITBlock));</span></a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 :         OpInfo = ARMInsts[MCInst_getOpcode(MI)].OpInfo;</span></a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 :         NumOps = ARMInsts[MCInst_getOpcode(MI)].NumOperands;</span></a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
<a name="693"><span class="lineNum">     693 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; NumOps; ++i) {</span></a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :                 if (MCOperandInfo_isPredicate(&amp;OpInfo[i])) {</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :                         MCOperand_setImm(MCInst_getOperand(MI, i), CC);</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :                         if (CC == ARMCC_AL)</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :                                 MCOperand_setReg(MCInst_getOperand(MI, i+1), 0);</span></a>
<a name="698"><span class="lineNum">     698 </span>            :                         else</a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :                                 MCOperand_setReg(MCInst_getOperand(MI, i+1), ARM_CPSR);</span></a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="701"><span class="lineNum">     701 </span>            :                 }</a>
<a name="702"><span class="lineNum">     702 </span>            :         }</a>
<a name="703"><span class="lineNum">     703 </span>            : }</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 : static DecodeStatus _Thumb_getInstruction(cs_struct *ud, MCInst *MI, const uint8_t *code, size_t code_len,</span></a>
<a name="706"><span class="lineNum">     706 </span>            :                 uint16_t *Size, uint64_t Address)</a>
<a name="707"><span class="lineNum">     707 </span>            : {</a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :         uint16_t insn16;</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         DecodeStatus result;</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :         bool InITBlock;</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :         unsigned Firstcond, Mask; </span></a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :         uint32_t NEONLdStInsn, insn32, NEONDataInsn, NEONCryptoInsn, NEONv8Insn;</span></a>
<a name="713"><span class="lineNum">     713 </span><span class="lineNoCov">          0 :         size_t i;</span></a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            :         // We want to read exactly 2 bytes of data.</a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :         if (code_len &lt; 2)</span></a>
<a name="717"><span class="lineNum">     717 </span>            :                 // not enough data</a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 return MCDisassembler_Fail;</span></a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :         if (MI-&gt;flat_insn-&gt;detail) {</span></a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :                 memset(MI-&gt;flat_insn-&gt;detail, 0, offsetof(cs_detail, arm)+sizeof(cs_arm));</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; ARR_SIZE(MI-&gt;flat_insn-&gt;detail-&gt;arm.operands); i++) {</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 :                         MI-&gt;flat_insn-&gt;detail-&gt;arm.operands[i].vector_index = -1;</span></a>
<a name="724"><span class="lineNum">     724 </span><span class="lineNoCov">          0 :                         MI-&gt;flat_insn-&gt;detail-&gt;arm.operands[i].neon_lane = -1;</span></a>
<a name="725"><span class="lineNum">     725 </span>            :                 }</a>
<a name="726"><span class="lineNum">     726 </span>            :         }</a>
<a name="727"><span class="lineNum">     727 </span>            : </a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :         if (MODE_IS_BIG_ENDIAN(ud-&gt;mode))</span></a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 insn16 = (code[0] &lt;&lt; 8) | code[1];</span></a>
<a name="730"><span class="lineNum">     730 </span>            :         else</a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 insn16 = (code[1] &lt;&lt; 8) | code[0];</span></a>
<a name="732"><span class="lineNum">     732 </span>            : </a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :         result = decodeInstruction_2(DecoderTableThumb16, MI, insn16, Address, NULL, ud-&gt;mode);</span></a>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 :         if (result != MCDisassembler_Fail) {</span></a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :                 *Size = 2;</span></a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :                 Check(&amp;result, AddThumbPredicate(ud, MI));</span></a>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 :                 return result;</span></a>
<a name="738"><span class="lineNum">     738 </span>            :         }</a>
<a name="739"><span class="lineNum">     739 </span>            : </a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :         MCInst_clear(MI);</span></a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :         result = decodeInstruction_2(DecoderTableThumbSBit16, MI, insn16, Address, NULL, ud-&gt;mode);</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :         if (result) {</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 *Size = 2;</span></a>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 :                 InITBlock = ITStatus_instrInITBlock(&amp;(ud-&gt;ITBlock));</span></a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :                 Check(&amp;result, AddThumbPredicate(ud, MI));</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 AddThumb1SBit(MI, InITBlock);</span></a>
<a name="747"><span class="lineNum">     747 </span><span class="lineNoCov">          0 :                 return result;</span></a>
<a name="748"><span class="lineNum">     748 </span>            :         }</a>
<a name="749"><span class="lineNum">     749 </span>            : </a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :         MCInst_clear(MI);</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :         result = decodeInstruction_2(DecoderTableThumb216, MI, insn16, Address, NULL, ud-&gt;mode);</span></a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 :         if (result != MCDisassembler_Fail) {</span></a>
<a name="753"><span class="lineNum">     753 </span><span class="lineNoCov">          0 :                 *Size = 2;</span></a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span>            :                 // Nested IT blocks are UNPREDICTABLE.  Must be checked before we add</a>
<a name="756"><span class="lineNum">     756 </span>            :                 // the Thumb predicate.</a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 if (MCInst_getOpcode(MI) == ARM_t2IT &amp;&amp; ITStatus_instrInITBlock(&amp;(ud-&gt;ITBlock)))</span></a>
<a name="758"><span class="lineNum">     758 </span><span class="lineNoCov">          0 :                         return MCDisassembler_SoftFail;</span></a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :                 Check(&amp;result, AddThumbPredicate(ud, MI));</span></a>
<a name="760"><span class="lineNum">     760 </span>            : </a>
<a name="761"><span class="lineNum">     761 </span>            :                 // If we find an IT instruction, we need to parse its condition</a>
<a name="762"><span class="lineNum">     762 </span>            :                 // code and mask operands so that we can apply them correctly</a>
<a name="763"><span class="lineNum">     763 </span>            :                 // to the subsequent instructions.</a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 if (MCInst_getOpcode(MI) == ARM_t2IT) {</span></a>
<a name="765"><span class="lineNum">     765 </span>            : </a>
<a name="766"><span class="lineNum">     766 </span><span class="lineNoCov">          0 :                         Firstcond = (unsigned int)MCOperand_getImm(MCInst_getOperand(MI, 0));</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :                         Mask = (unsigned int)MCOperand_getImm(MCInst_getOperand(MI, 1));</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :                         ITStatus_setITState(&amp;(ud-&gt;ITBlock), (char)Firstcond, (char)Mask);</span></a>
<a name="769"><span class="lineNum">     769 </span>            :                 }</a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :                 return result;</span></a>
<a name="772"><span class="lineNum">     772 </span>            :         }</a>
<a name="773"><span class="lineNum">     773 </span>            : </a>
<a name="774"><span class="lineNum">     774 </span>            :         // We want to read exactly 4 bytes of data.</a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :         if (code_len &lt; 4)</span></a>
<a name="776"><span class="lineNum">     776 </span>            :                 // not enough data</a>
<a name="777"><span class="lineNum">     777 </span><span class="lineNoCov">          0 :                 return MCDisassembler_Fail;</span></a>
<a name="778"><span class="lineNum">     778 </span>            : </a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :         if (MODE_IS_BIG_ENDIAN(ud-&gt;mode))</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 :                 insn32 = (code[3] &lt;&lt;  0) |</span></a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :                         (code[2] &lt;&lt;  8) |</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :                         (code[1] &lt;&lt; 16) |</span></a>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :                         ((uint32_t) code[0] &lt;&lt; 24);</span></a>
<a name="784"><span class="lineNum">     784 </span>            :         else</a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :                 insn32 = (code[3] &lt;&lt;  8) |</span></a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :                         (code[2] &lt;&lt;  0) |</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :                         ((uint32_t) code[1] &lt;&lt; 24) |</span></a>
<a name="788"><span class="lineNum">     788 </span><span class="lineNoCov">          0 :                         (code[0] &lt;&lt; 16);</span></a>
<a name="789"><span class="lineNum">     789 </span>            : </a>
<a name="790"><span class="lineNum">     790 </span><span class="lineNoCov">          0 :         MCInst_clear(MI);</span></a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         result = decodeInstruction_4(DecoderTableThumb32, MI, insn32, Address, NULL, ud-&gt;mode);</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :         if (result != MCDisassembler_Fail) {</span></a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :                 *Size = 4;</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :                 InITBlock = ITStatus_instrInITBlock(&amp;(ud-&gt;ITBlock));</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :                 Check(&amp;result, AddThumbPredicate(ud, MI));</span></a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 :                 AddThumb1SBit(MI, InITBlock);</span></a>
<a name="797"><span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 return result;</span></a>
<a name="798"><span class="lineNum">     798 </span>            :         }</a>
<a name="799"><span class="lineNum">     799 </span>            : </a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :         MCInst_clear(MI);</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :         result = decodeInstruction_4(DecoderTableThumb232, MI, insn32, Address, NULL, ud-&gt;mode);</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :         if (result != MCDisassembler_Fail) {</span></a>
<a name="803"><span class="lineNum">     803 </span><span class="lineNoCov">          0 :                 *Size = 4;</span></a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :                 Check(&amp;result, AddThumbPredicate(ud, MI));</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :                 return result;</span></a>
<a name="806"><span class="lineNum">     806 </span>            :         }</a>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :         if (fieldFromInstruction_4(insn32, 28, 4) == 0xE) {</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 MCInst_clear(MI);</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 :                 result = decodeInstruction_4(DecoderTableVFP32, MI, insn32, Address, NULL, ud-&gt;mode);</span></a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :                 if (result != MCDisassembler_Fail) {</span></a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :                         *Size = 4;</span></a>
<a name="813"><span class="lineNum">     813 </span><span class="lineNoCov">          0 :                         UpdateThumbVFPPredicate(ud, MI);</span></a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :                         return result;</span></a>
<a name="815"><span class="lineNum">     815 </span>            :                 }</a>
<a name="816"><span class="lineNum">     816 </span>            :         }</a>
<a name="817"><span class="lineNum">     817 </span>            : </a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :         MCInst_clear(MI);</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         result = decodeInstruction_4(DecoderTableVFPV832, MI, insn32, Address, NULL, ud-&gt;mode);</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :         if (result != MCDisassembler_Fail) {</span></a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :                 *Size = 4;</span></a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :                 return result;</span></a>
<a name="823"><span class="lineNum">     823 </span>            :         }</a>
<a name="824"><span class="lineNum">     824 </span>            : </a>
<a name="825"><span class="lineNum">     825 </span><span class="lineNoCov">          0 :         if (fieldFromInstruction_4(insn32, 28, 4) == 0xE) {</span></a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :                 MCInst_clear(MI);</span></a>
<a name="827"><span class="lineNum">     827 </span><span class="lineNoCov">          0 :                 result = decodeInstruction_4(DecoderTableNEONDup32, MI, insn32, Address, NULL, ud-&gt;mode);</span></a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :                 if (result != MCDisassembler_Fail) {</span></a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :                         *Size = 4;</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :                         Check(&amp;result, AddThumbPredicate(ud, MI));</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :                         return result;</span></a>
<a name="832"><span class="lineNum">     832 </span>            :                 }</a>
<a name="833"><span class="lineNum">     833 </span>            :         }</a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :         if (fieldFromInstruction_4(insn32, 24, 8) == 0xF9) {</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :                 MCInst_clear(MI);</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :                 NEONLdStInsn = insn32;</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineNoCov">          0 :                 NEONLdStInsn &amp;= 0xF0FFFFFF;</span></a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :                 NEONLdStInsn |= 0x04000000;</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :                 result = decodeInstruction_4(DecoderTableNEONLoadStore32, MI, NEONLdStInsn, Address, NULL, ud-&gt;mode);</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :                 if (result != MCDisassembler_Fail) {</span></a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :                         *Size = 4;</span></a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :                         Check(&amp;result, AddThumbPredicate(ud, MI));</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :                         return result;</span></a>
<a name="845"><span class="lineNum">     845 </span>            :                 }</a>
<a name="846"><span class="lineNum">     846 </span>            :         }</a>
<a name="847"><span class="lineNum">     847 </span>            : </a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :         if (fieldFromInstruction_4(insn32, 24, 4) == 0xF) {</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :                 MCInst_clear(MI);</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :                 NEONDataInsn = insn32;</span></a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 :                 NEONDataInsn &amp;= 0xF0FFFFFF; // Clear bits 27-24</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 NEONDataInsn |= (NEONDataInsn &amp; 0x10000000) &gt;&gt; 4; // Move bit 28 to bit 24</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :                 NEONDataInsn |= 0x12000000; // Set bits 28 and 25</span></a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :                 result = decodeInstruction_4(DecoderTableNEONData32, MI, NEONDataInsn, Address, NULL, ud-&gt;mode);</span></a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :                 if (result != MCDisassembler_Fail) {</span></a>
<a name="856"><span class="lineNum">     856 </span><span class="lineNoCov">          0 :                         *Size = 4;</span></a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :                         Check(&amp;result, AddThumbPredicate(ud, MI));</span></a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :                         return result;</span></a>
<a name="859"><span class="lineNum">     859 </span>            :                 }</a>
<a name="860"><span class="lineNum">     860 </span>            :         }</a>
<a name="861"><span class="lineNum">     861 </span>            : </a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 :         MCInst_clear(MI);</span></a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :         NEONCryptoInsn = insn32;</span></a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :         NEONCryptoInsn &amp;= 0xF0FFFFFF; // Clear bits 27-24</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :         NEONCryptoInsn |= (NEONCryptoInsn &amp; 0x10000000) &gt;&gt; 4; // Move bit 28 to bit 24</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :         NEONCryptoInsn |= 0x12000000; // Set bits 28 and 25</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :         result = decodeInstruction_4(DecoderTablev8Crypto32, MI, NEONCryptoInsn,</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :                         Address, NULL, ud-&gt;mode);</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :         if (result != MCDisassembler_Fail) {</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :                 *Size = 4;</span></a>
<a name="871"><span class="lineNum">     871 </span><span class="lineNoCov">          0 :                 return result;</span></a>
<a name="872"><span class="lineNum">     872 </span>            :         }</a>
<a name="873"><span class="lineNum">     873 </span>            : </a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 :         MCInst_clear(MI);</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :         NEONv8Insn = insn32;</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineNoCov">          0 :         NEONv8Insn &amp;= 0xF3FFFFFF; // Clear bits 27-26</span></a>
<a name="877"><span class="lineNum">     877 </span><span class="lineNoCov">          0 :         result = decodeInstruction_4(DecoderTablev8NEON32, MI, NEONv8Insn, Address, NULL, ud-&gt;mode);</span></a>
<a name="878"><span class="lineNum">     878 </span><span class="lineNoCov">          0 :         if (result != MCDisassembler_Fail) {</span></a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :                 *Size = 4;</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :                 return result;</span></a>
<a name="881"><span class="lineNum">     881 </span>            :         }</a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span><span class="lineNoCov">          0 :         MCInst_clear(MI);</span></a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 :         *Size = 0;</span></a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :         return MCDisassembler_Fail;</span></a>
<a name="886"><span class="lineNum">     886 </span>            : }</a>
<a name="887"><span class="lineNum">     887 </span>            : </a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 : bool Thumb_getInstruction(csh ud, const uint8_t *code, size_t code_len, MCInst *instr,</span></a>
<a name="889"><span class="lineNum">     889 </span>            :                 uint16_t *size, uint64_t address, void *info)</a>
<a name="890"><span class="lineNum">     890 </span>            : {</a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :         DecodeStatus status = _Thumb_getInstruction((cs_struct *)ud, instr, code, code_len, size, address);</span></a>
<a name="892"><span class="lineNum">     892 </span>            : </a>
<a name="893"><span class="lineNum">     893 </span>            :         //return status == MCDisassembler_Success;</a>
<a name="894"><span class="lineNum">     894 </span><span class="lineNoCov">          0 :         return status != MCDisassembler_Fail;</span></a>
<a name="895"><span class="lineNum">     895 </span>            : }</a>
<a name="896"><span class="lineNum">     896 </span>            : </a>
<a name="897"><span class="lineNum">     897 </span><span class="lineNoCov">          0 : bool ARM_getInstruction(csh ud, const uint8_t *code, size_t code_len, MCInst *instr,</span></a>
<a name="898"><span class="lineNum">     898 </span>            :                 uint16_t *size, uint64_t address, void *info)</a>
<a name="899"><span class="lineNum">     899 </span>            : {</a>
<a name="900"><span class="lineNum">     900 </span><span class="lineNoCov">          0 :         DecodeStatus status = _ARM_getInstruction((cs_struct *)ud, instr, code, code_len, size, address);</span></a>
<a name="901"><span class="lineNum">     901 </span>            : </a>
<a name="902"><span class="lineNum">     902 </span>            :         //return status == MCDisassembler_Success;</a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :         return status != MCDisassembler_Fail;</span></a>
<a name="904"><span class="lineNum">     904 </span>            : }</a>
<a name="905"><span class="lineNum">     905 </span>            : </a>
<a name="906"><span class="lineNum">     906 </span>            : static const uint16_t GPRDecoderTable[] = {</a>
<a name="907"><span class="lineNum">     907 </span>            :         ARM_R0, ARM_R1, ARM_R2, ARM_R3,</a>
<a name="908"><span class="lineNum">     908 </span>            :         ARM_R4, ARM_R5, ARM_R6, ARM_R7,</a>
<a name="909"><span class="lineNum">     909 </span>            :         ARM_R8, ARM_R9, ARM_R10, ARM_R11,</a>
<a name="910"><span class="lineNum">     910 </span>            :         ARM_R12, ARM_SP, ARM_LR, ARM_PC</a>
<a name="911"><span class="lineNum">     911 </span>            : };</a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span>            : static DecodeStatus DecodeGPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="914"><span class="lineNum">     914 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="915"><span class="lineNum">     915 </span>            : {</a>
<a name="916"><span class="lineNum">     916 </span>            :         unsigned Register;</a>
<a name="917"><span class="lineNum">     917 </span>            :         if (RegNo &gt; 15)</a>
<a name="918"><span class="lineNum">     918 </span>            :                 return MCDisassembler_Fail;</a>
<a name="919"><span class="lineNum">     919 </span>            : </a>
<a name="920"><span class="lineNum">     920 </span>            :         Register = GPRDecoderTable[RegNo];</a>
<a name="921"><span class="lineNum">     921 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="922"><span class="lineNum">     922 </span>            :         return MCDisassembler_Success;</a>
<a name="923"><span class="lineNum">     923 </span>            : }</a>
<a name="924"><span class="lineNum">     924 </span>            : </a>
<a name="925"><span class="lineNum">     925 </span>            : static DecodeStatus DecodeGPRnopcRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="926"><span class="lineNum">     926 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="927"><span class="lineNum">     927 </span>            : {</a>
<a name="928"><span class="lineNum">     928 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="929"><span class="lineNum">     929 </span>            : </a>
<a name="930"><span class="lineNum">     930 </span>            :         if (RegNo == 15) </a>
<a name="931"><span class="lineNum">     931 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="932"><span class="lineNum">     932 </span>            : </a>
<a name="933"><span class="lineNum">     933 </span>            :         Check(&amp;S, DecodeGPRRegisterClass(Inst, RegNo, Address, Decoder));</a>
<a name="934"><span class="lineNum">     934 </span>            : </a>
<a name="935"><span class="lineNum">     935 </span>            :         return S;</a>
<a name="936"><span class="lineNum">     936 </span>            : }</a>
<a name="937"><span class="lineNum">     937 </span>            : </a>
<a name="938"><span class="lineNum">     938 </span>            : static DecodeStatus DecodeGPRwithAPSRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="939"><span class="lineNum">     939 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="940"><span class="lineNum">     940 </span>            : {</a>
<a name="941"><span class="lineNum">     941 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span>            :         if (RegNo == 15) {</a>
<a name="944"><span class="lineNum">     944 </span>            :                 MCOperand_CreateReg0(Inst, ARM_APSR_NZCV);</a>
<a name="945"><span class="lineNum">     945 </span>            :                 return MCDisassembler_Success;</a>
<a name="946"><span class="lineNum">     946 </span>            :         }</a>
<a name="947"><span class="lineNum">     947 </span>            : </a>
<a name="948"><span class="lineNum">     948 </span>            :         Check(&amp;S, DecodeGPRRegisterClass(Inst, RegNo, Address, Decoder));</a>
<a name="949"><span class="lineNum">     949 </span>            :         return S;</a>
<a name="950"><span class="lineNum">     950 </span>            : }</a>
<a name="951"><span class="lineNum">     951 </span>            : </a>
<a name="952"><span class="lineNum">     952 </span>            : static DecodeStatus DecodetGPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="953"><span class="lineNum">     953 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="954"><span class="lineNum">     954 </span>            : {</a>
<a name="955"><span class="lineNum">     955 </span>            :         if (RegNo &gt; 7)</a>
<a name="956"><span class="lineNum">     956 </span>            :                 return MCDisassembler_Fail;</a>
<a name="957"><span class="lineNum">     957 </span>            :         return DecodeGPRRegisterClass(Inst, RegNo, Address, Decoder);</a>
<a name="958"><span class="lineNum">     958 </span>            : }</a>
<a name="959"><span class="lineNum">     959 </span>            : </a>
<a name="960"><span class="lineNum">     960 </span>            : static const uint16_t GPRPairDecoderTable[] = {</a>
<a name="961"><span class="lineNum">     961 </span>            :         ARM_R0_R1, ARM_R2_R3,   ARM_R4_R5,  ARM_R6_R7,</a>
<a name="962"><span class="lineNum">     962 </span>            :         ARM_R8_R9, ARM_R10_R11, ARM_R12_SP</a>
<a name="963"><span class="lineNum">     963 </span>            : };</a>
<a name="964"><span class="lineNum">     964 </span>            : </a>
<a name="965"><span class="lineNum">     965 </span>            : static DecodeStatus DecodeGPRPairRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="966"><span class="lineNum">     966 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="967"><span class="lineNum">     967 </span>            : {</a>
<a name="968"><span class="lineNum">     968 </span>            :         unsigned RegisterPair;</a>
<a name="969"><span class="lineNum">     969 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="970"><span class="lineNum">     970 </span>            : </a>
<a name="971"><span class="lineNum">     971 </span>            :         if (RegNo &gt; 13)</a>
<a name="972"><span class="lineNum">     972 </span>            :                 return MCDisassembler_Fail;</a>
<a name="973"><span class="lineNum">     973 </span>            : </a>
<a name="974"><span class="lineNum">     974 </span>            :         if ((RegNo &amp; 1) || RegNo == 0xe)</a>
<a name="975"><span class="lineNum">     975 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="976"><span class="lineNum">     976 </span>            : </a>
<a name="977"><span class="lineNum">     977 </span>            :         RegisterPair = GPRPairDecoderTable[RegNo/2];</a>
<a name="978"><span class="lineNum">     978 </span>            :         MCOperand_CreateReg0(Inst, RegisterPair);</a>
<a name="979"><span class="lineNum">     979 </span>            :         return S;</a>
<a name="980"><span class="lineNum">     980 </span>            : }</a>
<a name="981"><span class="lineNum">     981 </span>            : </a>
<a name="982"><span class="lineNum">     982 </span>            : static DecodeStatus DecodetcGPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="983"><span class="lineNum">     983 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="984"><span class="lineNum">     984 </span>            : {</a>
<a name="985"><span class="lineNum">     985 </span>            :         unsigned Register = 0;</a>
<a name="986"><span class="lineNum">     986 </span>            :         switch (RegNo) {</a>
<a name="987"><span class="lineNum">     987 </span>            :                 case 0:</a>
<a name="988"><span class="lineNum">     988 </span>            :                         Register = ARM_R0;</a>
<a name="989"><span class="lineNum">     989 </span>            :                         break;</a>
<a name="990"><span class="lineNum">     990 </span>            :                 case 1:</a>
<a name="991"><span class="lineNum">     991 </span>            :                         Register = ARM_R1;</a>
<a name="992"><span class="lineNum">     992 </span>            :                         break;</a>
<a name="993"><span class="lineNum">     993 </span>            :                 case 2:</a>
<a name="994"><span class="lineNum">     994 </span>            :                         Register = ARM_R2;</a>
<a name="995"><span class="lineNum">     995 </span>            :                         break;</a>
<a name="996"><span class="lineNum">     996 </span>            :                 case 3:</a>
<a name="997"><span class="lineNum">     997 </span>            :                         Register = ARM_R3;</a>
<a name="998"><span class="lineNum">     998 </span>            :                         break;</a>
<a name="999"><span class="lineNum">     999 </span>            :                 case 9:</a>
<a name="1000"><span class="lineNum">    1000 </span>            :                         Register = ARM_R9;</a>
<a name="1001"><span class="lineNum">    1001 </span>            :                         break;</a>
<a name="1002"><span class="lineNum">    1002 </span>            :                 case 12:</a>
<a name="1003"><span class="lineNum">    1003 </span>            :                         Register = ARM_R12;</a>
<a name="1004"><span class="lineNum">    1004 </span>            :                         break;</a>
<a name="1005"><span class="lineNum">    1005 </span>            :                 default:</a>
<a name="1006"><span class="lineNum">    1006 </span>            :                         return MCDisassembler_Fail;</a>
<a name="1007"><span class="lineNum">    1007 </span>            :         }</a>
<a name="1008"><span class="lineNum">    1008 </span>            : </a>
<a name="1009"><span class="lineNum">    1009 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="1010"><span class="lineNum">    1010 </span>            :         return MCDisassembler_Success;</a>
<a name="1011"><span class="lineNum">    1011 </span>            : }</a>
<a name="1012"><span class="lineNum">    1012 </span>            : </a>
<a name="1013"><span class="lineNum">    1013 </span>            : static DecodeStatus DecoderGPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="1014"><span class="lineNum">    1014 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1015"><span class="lineNum">    1015 </span>            : {</a>
<a name="1016"><span class="lineNum">    1016 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1017"><span class="lineNum">    1017 </span>            :         if (RegNo == 13 || RegNo == 15)</a>
<a name="1018"><span class="lineNum">    1018 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="1019"><span class="lineNum">    1019 </span>            :         Check(&amp;S, DecodeGPRRegisterClass(Inst, RegNo, Address, Decoder));</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         return S;</a>
<a name="1021"><span class="lineNum">    1021 </span>            : }</a>
<a name="1022"><span class="lineNum">    1022 </span>            : </a>
<a name="1023"><span class="lineNum">    1023 </span>            : static const uint16_t SPRDecoderTable[] = {</a>
<a name="1024"><span class="lineNum">    1024 </span>            :         ARM_S0,  ARM_S1,  ARM_S2,  ARM_S3,</a>
<a name="1025"><span class="lineNum">    1025 </span>            :         ARM_S4,  ARM_S5,  ARM_S6,  ARM_S7,</a>
<a name="1026"><span class="lineNum">    1026 </span>            :         ARM_S8,  ARM_S9, ARM_S10, ARM_S11,</a>
<a name="1027"><span class="lineNum">    1027 </span>            :         ARM_S12, ARM_S13, ARM_S14, ARM_S15,</a>
<a name="1028"><span class="lineNum">    1028 </span>            :         ARM_S16, ARM_S17, ARM_S18, ARM_S19,</a>
<a name="1029"><span class="lineNum">    1029 </span>            :         ARM_S20, ARM_S21, ARM_S22, ARM_S23,</a>
<a name="1030"><span class="lineNum">    1030 </span>            :         ARM_S24, ARM_S25, ARM_S26, ARM_S27,</a>
<a name="1031"><span class="lineNum">    1031 </span>            :         ARM_S28, ARM_S29, ARM_S30, ARM_S31</a>
<a name="1032"><span class="lineNum">    1032 </span>            : };</a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span>            : static DecodeStatus DecodeSPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="1035"><span class="lineNum">    1035 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1036"><span class="lineNum">    1036 </span>            : {</a>
<a name="1037"><span class="lineNum">    1037 </span>            :         unsigned Register;</a>
<a name="1038"><span class="lineNum">    1038 </span>            :         if (RegNo &gt; 31)</a>
<a name="1039"><span class="lineNum">    1039 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1040"><span class="lineNum">    1040 </span>            : </a>
<a name="1041"><span class="lineNum">    1041 </span>            :         Register = SPRDecoderTable[RegNo];</a>
<a name="1042"><span class="lineNum">    1042 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="1043"><span class="lineNum">    1043 </span>            :         return MCDisassembler_Success;</a>
<a name="1044"><span class="lineNum">    1044 </span>            : }</a>
<a name="1045"><span class="lineNum">    1045 </span>            : </a>
<a name="1046"><span class="lineNum">    1046 </span>            : static const uint16_t DPRDecoderTable[] = {</a>
<a name="1047"><span class="lineNum">    1047 </span>            :         ARM_D0,  ARM_D1,  ARM_D2,  ARM_D3,</a>
<a name="1048"><span class="lineNum">    1048 </span>            :         ARM_D4,  ARM_D5,  ARM_D6,  ARM_D7,</a>
<a name="1049"><span class="lineNum">    1049 </span>            :         ARM_D8,  ARM_D9, ARM_D10, ARM_D11,</a>
<a name="1050"><span class="lineNum">    1050 </span>            :         ARM_D12, ARM_D13, ARM_D14, ARM_D15,</a>
<a name="1051"><span class="lineNum">    1051 </span>            :         ARM_D16, ARM_D17, ARM_D18, ARM_D19,</a>
<a name="1052"><span class="lineNum">    1052 </span>            :         ARM_D20, ARM_D21, ARM_D22, ARM_D23,</a>
<a name="1053"><span class="lineNum">    1053 </span>            :         ARM_D24, ARM_D25, ARM_D26, ARM_D27,</a>
<a name="1054"><span class="lineNum">    1054 </span>            :         ARM_D28, ARM_D29, ARM_D30, ARM_D31</a>
<a name="1055"><span class="lineNum">    1055 </span>            : };</a>
<a name="1056"><span class="lineNum">    1056 </span>            : </a>
<a name="1057"><span class="lineNum">    1057 </span>            : static DecodeStatus DecodeDPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="1058"><span class="lineNum">    1058 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1059"><span class="lineNum">    1059 </span>            : {</a>
<a name="1060"><span class="lineNum">    1060 </span>            :         unsigned Register;</a>
<a name="1061"><span class="lineNum">    1061 </span>            : </a>
<a name="1062"><span class="lineNum">    1062 </span>            :         //uint64_t featureBits = ARM_getFeatureBits(Inst-&gt;csh-&gt;mode);</a>
<a name="1063"><span class="lineNum">    1063 </span>            :         //bool hasD16 = featureBits &amp; ARM_FeatureD16;</a>
<a name="1064"><span class="lineNum">    1064 </span>            : </a>
<a name="1065"><span class="lineNum">    1065 </span>            :         //if (RegNo &gt; 31 || (hasD16 &amp;&amp; RegNo &gt; 15))       // FIXME</a>
<a name="1066"><span class="lineNum">    1066 </span>            :         if (RegNo &gt; 31)</a>
<a name="1067"><span class="lineNum">    1067 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1068"><span class="lineNum">    1068 </span>            : </a>
<a name="1069"><span class="lineNum">    1069 </span>            :         Register = DPRDecoderTable[RegNo];</a>
<a name="1070"><span class="lineNum">    1070 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="1071"><span class="lineNum">    1071 </span>            : </a>
<a name="1072"><span class="lineNum">    1072 </span>            :         return MCDisassembler_Success;</a>
<a name="1073"><span class="lineNum">    1073 </span>            : }</a>
<a name="1074"><span class="lineNum">    1074 </span>            : </a>
<a name="1075"><span class="lineNum">    1075 </span>            : static DecodeStatus DecodeDPR_8RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="1076"><span class="lineNum">    1076 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1077"><span class="lineNum">    1077 </span>            : {</a>
<a name="1078"><span class="lineNum">    1078 </span>            :         if (RegNo &gt; 7)</a>
<a name="1079"><span class="lineNum">    1079 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1080"><span class="lineNum">    1080 </span>            :         return DecodeDPRRegisterClass(Inst, RegNo, Address, Decoder);</a>
<a name="1081"><span class="lineNum">    1081 </span>            : }</a>
<a name="1082"><span class="lineNum">    1082 </span>            : </a>
<a name="1083"><span class="lineNum">    1083 </span>            :         static DecodeStatus</a>
<a name="1084"><span class="lineNum">    1084 </span>            : DecodeDPR_VFP2RegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="1085"><span class="lineNum">    1085 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1086"><span class="lineNum">    1086 </span>            : {</a>
<a name="1087"><span class="lineNum">    1087 </span>            :         if (RegNo &gt; 15)</a>
<a name="1088"><span class="lineNum">    1088 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1089"><span class="lineNum">    1089 </span>            :         return DecodeDPRRegisterClass(Inst, RegNo, Address, Decoder);</a>
<a name="1090"><span class="lineNum">    1090 </span>            : }</a>
<a name="1091"><span class="lineNum">    1091 </span>            : </a>
<a name="1092"><span class="lineNum">    1092 </span>            : static const uint16_t QPRDecoderTable[] = {</a>
<a name="1093"><span class="lineNum">    1093 </span>            :         ARM_Q0,  ARM_Q1,  ARM_Q2,  ARM_Q3,</a>
<a name="1094"><span class="lineNum">    1094 </span>            :         ARM_Q4,  ARM_Q5,  ARM_Q6,  ARM_Q7,</a>
<a name="1095"><span class="lineNum">    1095 </span>            :         ARM_Q8,  ARM_Q9, ARM_Q10, ARM_Q11,</a>
<a name="1096"><span class="lineNum">    1096 </span>            :         ARM_Q12, ARM_Q13, ARM_Q14, ARM_Q15</a>
<a name="1097"><span class="lineNum">    1097 </span>            : };</a>
<a name="1098"><span class="lineNum">    1098 </span>            : </a>
<a name="1099"><span class="lineNum">    1099 </span>            : static DecodeStatus DecodeQPRRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="1100"><span class="lineNum">    1100 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1101"><span class="lineNum">    1101 </span>            : {</a>
<a name="1102"><span class="lineNum">    1102 </span>            :         unsigned Register;</a>
<a name="1103"><span class="lineNum">    1103 </span>            :         if (RegNo &gt; 31 || (RegNo &amp; 1) != 0)</a>
<a name="1104"><span class="lineNum">    1104 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1105"><span class="lineNum">    1105 </span>            :         RegNo &gt;&gt;= 1;</a>
<a name="1106"><span class="lineNum">    1106 </span>            : </a>
<a name="1107"><span class="lineNum">    1107 </span>            :         Register = QPRDecoderTable[RegNo];</a>
<a name="1108"><span class="lineNum">    1108 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="1109"><span class="lineNum">    1109 </span>            :         return MCDisassembler_Success;</a>
<a name="1110"><span class="lineNum">    1110 </span>            : }</a>
<a name="1111"><span class="lineNum">    1111 </span>            : </a>
<a name="1112"><span class="lineNum">    1112 </span>            : static const uint16_t DPairDecoderTable[] = {</a>
<a name="1113"><span class="lineNum">    1113 </span>            :         ARM_Q0,  ARM_D1_D2,   ARM_Q1,  ARM_D3_D4,   ARM_Q2,  ARM_D5_D6,</a>
<a name="1114"><span class="lineNum">    1114 </span>            :         ARM_Q3,  ARM_D7_D8,   ARM_Q4,  ARM_D9_D10,  ARM_Q5,  ARM_D11_D12,</a>
<a name="1115"><span class="lineNum">    1115 </span>            :         ARM_Q6,  ARM_D13_D14, ARM_Q7,  ARM_D15_D16, ARM_Q8,  ARM_D17_D18,</a>
<a name="1116"><span class="lineNum">    1116 </span>            :         ARM_Q9,  ARM_D19_D20, ARM_Q10, ARM_D21_D22, ARM_Q11, ARM_D23_D24,</a>
<a name="1117"><span class="lineNum">    1117 </span>            :         ARM_Q12, ARM_D25_D26, ARM_Q13, ARM_D27_D28, ARM_Q14, ARM_D29_D30,</a>
<a name="1118"><span class="lineNum">    1118 </span>            :         ARM_Q15</a>
<a name="1119"><span class="lineNum">    1119 </span>            : };</a>
<a name="1120"><span class="lineNum">    1120 </span>            : </a>
<a name="1121"><span class="lineNum">    1121 </span>            : static DecodeStatus DecodeDPairRegisterClass(MCInst *Inst, unsigned RegNo,</a>
<a name="1122"><span class="lineNum">    1122 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1123"><span class="lineNum">    1123 </span>            : {</a>
<a name="1124"><span class="lineNum">    1124 </span>            :         unsigned Register;</a>
<a name="1125"><span class="lineNum">    1125 </span>            :         if (RegNo &gt; 30)</a>
<a name="1126"><span class="lineNum">    1126 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1127"><span class="lineNum">    1127 </span>            : </a>
<a name="1128"><span class="lineNum">    1128 </span>            :         Register = DPairDecoderTable[RegNo];</a>
<a name="1129"><span class="lineNum">    1129 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="1130"><span class="lineNum">    1130 </span>            :         return MCDisassembler_Success;</a>
<a name="1131"><span class="lineNum">    1131 </span>            : }</a>
<a name="1132"><span class="lineNum">    1132 </span>            : </a>
<a name="1133"><span class="lineNum">    1133 </span>            : static const uint16_t DPairSpacedDecoderTable[] = {</a>
<a name="1134"><span class="lineNum">    1134 </span>            :         ARM_D0_D2,   ARM_D1_D3,   ARM_D2_D4,   ARM_D3_D5,</a>
<a name="1135"><span class="lineNum">    1135 </span>            :         ARM_D4_D6,   ARM_D5_D7,   ARM_D6_D8,   ARM_D7_D9,</a>
<a name="1136"><span class="lineNum">    1136 </span>            :         ARM_D8_D10,  ARM_D9_D11,  ARM_D10_D12, ARM_D11_D13,</a>
<a name="1137"><span class="lineNum">    1137 </span>            :         ARM_D12_D14, ARM_D13_D15, ARM_D14_D16, ARM_D15_D17,</a>
<a name="1138"><span class="lineNum">    1138 </span>            :         ARM_D16_D18, ARM_D17_D19, ARM_D18_D20, ARM_D19_D21,</a>
<a name="1139"><span class="lineNum">    1139 </span>            :         ARM_D20_D22, ARM_D21_D23, ARM_D22_D24, ARM_D23_D25,</a>
<a name="1140"><span class="lineNum">    1140 </span>            :         ARM_D24_D26, ARM_D25_D27, ARM_D26_D28, ARM_D27_D29,</a>
<a name="1141"><span class="lineNum">    1141 </span>            :         ARM_D28_D30, ARM_D29_D31</a>
<a name="1142"><span class="lineNum">    1142 </span>            : };</a>
<a name="1143"><span class="lineNum">    1143 </span>            : </a>
<a name="1144"><span class="lineNum">    1144 </span>            : static DecodeStatus DecodeDPairSpacedRegisterClass(MCInst *Inst,</a>
<a name="1145"><span class="lineNum">    1145 </span>            :                 unsigned RegNo, uint64_t Address, const void *Decoder)</a>
<a name="1146"><span class="lineNum">    1146 </span>            : {</a>
<a name="1147"><span class="lineNum">    1147 </span>            :         unsigned Register;</a>
<a name="1148"><span class="lineNum">    1148 </span>            :         if (RegNo &gt; 29)</a>
<a name="1149"><span class="lineNum">    1149 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1150"><span class="lineNum">    1150 </span>            : </a>
<a name="1151"><span class="lineNum">    1151 </span>            :         Register = DPairSpacedDecoderTable[RegNo];</a>
<a name="1152"><span class="lineNum">    1152 </span>            :         MCOperand_CreateReg0(Inst, Register);</a>
<a name="1153"><span class="lineNum">    1153 </span>            :         return MCDisassembler_Success;</a>
<a name="1154"><span class="lineNum">    1154 </span>            : }</a>
<a name="1155"><span class="lineNum">    1155 </span>            : </a>
<a name="1156"><span class="lineNum">    1156 </span>            : static DecodeStatus DecodeCCOutOperand(MCInst *Inst, unsigned Val,</a>
<a name="1157"><span class="lineNum">    1157 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1158"><span class="lineNum">    1158 </span>            : {</a>
<a name="1159"><span class="lineNum">    1159 </span>            :         if (Val)</a>
<a name="1160"><span class="lineNum">    1160 </span>            :                 MCOperand_CreateReg0(Inst, ARM_CPSR);</a>
<a name="1161"><span class="lineNum">    1161 </span>            :         else</a>
<a name="1162"><span class="lineNum">    1162 </span>            :                 MCOperand_CreateReg0(Inst, 0);</a>
<a name="1163"><span class="lineNum">    1163 </span>            :         return MCDisassembler_Success;</a>
<a name="1164"><span class="lineNum">    1164 </span>            : }</a>
<a name="1165"><span class="lineNum">    1165 </span>            : </a>
<a name="1166"><span class="lineNum">    1166 </span>            : static DecodeStatus DecodeSORegImmOperand(MCInst *Inst, unsigned Val,</a>
<a name="1167"><span class="lineNum">    1167 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1168"><span class="lineNum">    1168 </span>            : {</a>
<a name="1169"><span class="lineNum">    1169 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1170"><span class="lineNum">    1170 </span>            :         ARM_AM_ShiftOpc Shift;</a>
<a name="1171"><span class="lineNum">    1171 </span>            :         unsigned Op;</a>
<a name="1172"><span class="lineNum">    1172 </span>            :         unsigned Rm = fieldFromInstruction_4(Val, 0, 4);</a>
<a name="1173"><span class="lineNum">    1173 </span>            :         unsigned type = fieldFromInstruction_4(Val, 5, 2);</a>
<a name="1174"><span class="lineNum">    1174 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 7, 5);</a>
<a name="1175"><span class="lineNum">    1175 </span>            : </a>
<a name="1176"><span class="lineNum">    1176 </span>            :         // Register-immediate</a>
<a name="1177"><span class="lineNum">    1177 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="1178"><span class="lineNum">    1178 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1179"><span class="lineNum">    1179 </span>            : </a>
<a name="1180"><span class="lineNum">    1180 </span>            :         Shift = ARM_AM_lsl;</a>
<a name="1181"><span class="lineNum">    1181 </span>            :         switch (type) {</a>
<a name="1182"><span class="lineNum">    1182 </span>            :                 case 0:</a>
<a name="1183"><span class="lineNum">    1183 </span>            :                         Shift = ARM_AM_lsl;</a>
<a name="1184"><span class="lineNum">    1184 </span>            :                         break;</a>
<a name="1185"><span class="lineNum">    1185 </span>            :                 case 1:</a>
<a name="1186"><span class="lineNum">    1186 </span>            :                         Shift = ARM_AM_lsr;</a>
<a name="1187"><span class="lineNum">    1187 </span>            :                         break;</a>
<a name="1188"><span class="lineNum">    1188 </span>            :                 case 2:</a>
<a name="1189"><span class="lineNum">    1189 </span>            :                         Shift = ARM_AM_asr;</a>
<a name="1190"><span class="lineNum">    1190 </span>            :                         break;</a>
<a name="1191"><span class="lineNum">    1191 </span>            :                 case 3:</a>
<a name="1192"><span class="lineNum">    1192 </span>            :                         Shift = ARM_AM_ror;</a>
<a name="1193"><span class="lineNum">    1193 </span>            :                         break;</a>
<a name="1194"><span class="lineNum">    1194 </span>            :         }</a>
<a name="1195"><span class="lineNum">    1195 </span>            : </a>
<a name="1196"><span class="lineNum">    1196 </span>            :         if (Shift == ARM_AM_ror &amp;&amp; imm == 0)</a>
<a name="1197"><span class="lineNum">    1197 </span>            :                 Shift = ARM_AM_rrx;</a>
<a name="1198"><span class="lineNum">    1198 </span>            : </a>
<a name="1199"><span class="lineNum">    1199 </span>            :         Op = Shift | (imm &lt;&lt; 3);</a>
<a name="1200"><span class="lineNum">    1200 </span>            :         MCOperand_CreateImm0(Inst, Op);</a>
<a name="1201"><span class="lineNum">    1201 </span>            : </a>
<a name="1202"><span class="lineNum">    1202 </span>            :         return S;</a>
<a name="1203"><span class="lineNum">    1203 </span>            : }</a>
<a name="1204"><span class="lineNum">    1204 </span>            : </a>
<a name="1205"><span class="lineNum">    1205 </span>            : static DecodeStatus DecodeSORegRegOperand(MCInst *Inst, unsigned Val,</a>
<a name="1206"><span class="lineNum">    1206 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1207"><span class="lineNum">    1207 </span>            : {</a>
<a name="1208"><span class="lineNum">    1208 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1209"><span class="lineNum">    1209 </span>            :         ARM_AM_ShiftOpc Shift;</a>
<a name="1210"><span class="lineNum">    1210 </span>            : </a>
<a name="1211"><span class="lineNum">    1211 </span>            :         unsigned Rm = fieldFromInstruction_4(Val, 0, 4);</a>
<a name="1212"><span class="lineNum">    1212 </span>            :         unsigned type = fieldFromInstruction_4(Val, 5, 2);</a>
<a name="1213"><span class="lineNum">    1213 </span>            :         unsigned Rs = fieldFromInstruction_4(Val, 8, 4);</a>
<a name="1214"><span class="lineNum">    1214 </span>            : </a>
<a name="1215"><span class="lineNum">    1215 </span>            :         // Register-register</a>
<a name="1216"><span class="lineNum">    1216 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="1217"><span class="lineNum">    1217 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1218"><span class="lineNum">    1218 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rs, Address, Decoder)))</a>
<a name="1219"><span class="lineNum">    1219 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1220"><span class="lineNum">    1220 </span>            : </a>
<a name="1221"><span class="lineNum">    1221 </span>            :         Shift = ARM_AM_lsl;</a>
<a name="1222"><span class="lineNum">    1222 </span>            :         switch (type) {</a>
<a name="1223"><span class="lineNum">    1223 </span>            :                 case 0:</a>
<a name="1224"><span class="lineNum">    1224 </span>            :                         Shift = ARM_AM_lsl;</a>
<a name="1225"><span class="lineNum">    1225 </span>            :                         break;</a>
<a name="1226"><span class="lineNum">    1226 </span>            :                 case 1:</a>
<a name="1227"><span class="lineNum">    1227 </span>            :                         Shift = ARM_AM_lsr;</a>
<a name="1228"><span class="lineNum">    1228 </span>            :                         break;</a>
<a name="1229"><span class="lineNum">    1229 </span>            :                 case 2:</a>
<a name="1230"><span class="lineNum">    1230 </span>            :                         Shift = ARM_AM_asr;</a>
<a name="1231"><span class="lineNum">    1231 </span>            :                         break;</a>
<a name="1232"><span class="lineNum">    1232 </span>            :                 case 3:</a>
<a name="1233"><span class="lineNum">    1233 </span>            :                         Shift = ARM_AM_ror;</a>
<a name="1234"><span class="lineNum">    1234 </span>            :                         break;</a>
<a name="1235"><span class="lineNum">    1235 </span>            :         }</a>
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<a name="1237"><span class="lineNum">    1237 </span>            :         MCOperand_CreateImm0(Inst, Shift);</a>
<a name="1238"><span class="lineNum">    1238 </span>            : </a>
<a name="1239"><span class="lineNum">    1239 </span>            :         return S;</a>
<a name="1240"><span class="lineNum">    1240 </span>            : }</a>
<a name="1241"><span class="lineNum">    1241 </span>            : </a>
<a name="1242"><span class="lineNum">    1242 </span>            : static DecodeStatus DecodeRegListOperand(MCInst *Inst, unsigned Val,</a>
<a name="1243"><span class="lineNum">    1243 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1244"><span class="lineNum">    1244 </span>            : {</a>
<a name="1245"><span class="lineNum">    1245 </span>            :         unsigned i;</a>
<a name="1246"><span class="lineNum">    1246 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1247"><span class="lineNum">    1247 </span>            :         unsigned opcode;</a>
<a name="1248"><span class="lineNum">    1248 </span>            : </a>
<a name="1249"><span class="lineNum">    1249 </span>            :         bool NeedDisjointWriteback = false;</a>
<a name="1250"><span class="lineNum">    1250 </span>            :         unsigned WritebackReg = 0;</a>
<a name="1251"><span class="lineNum">    1251 </span>            : </a>
<a name="1252"><span class="lineNum">    1252 </span>            :         opcode = MCInst_getOpcode(Inst);</a>
<a name="1253"><span class="lineNum">    1253 </span>            :         switch (opcode) {</a>
<a name="1254"><span class="lineNum">    1254 </span>            :                 default:</a>
<a name="1255"><span class="lineNum">    1255 </span>            :                         break;</a>
<a name="1256"><span class="lineNum">    1256 </span>            :                 case ARM_LDMIA_UPD:</a>
<a name="1257"><span class="lineNum">    1257 </span>            :                 case ARM_LDMDB_UPD:</a>
<a name="1258"><span class="lineNum">    1258 </span>            :                 case ARM_LDMIB_UPD:</a>
<a name="1259"><span class="lineNum">    1259 </span>            :                 case ARM_LDMDA_UPD:</a>
<a name="1260"><span class="lineNum">    1260 </span>            :                 case ARM_t2LDMIA_UPD:</a>
<a name="1261"><span class="lineNum">    1261 </span>            :                 case ARM_t2LDMDB_UPD:</a>
<a name="1262"><span class="lineNum">    1262 </span>            :                 case ARM_t2STMIA_UPD:</a>
<a name="1263"><span class="lineNum">    1263 </span>            :                 case ARM_t2STMDB_UPD:</a>
<a name="1264"><span class="lineNum">    1264 </span>            :                         NeedDisjointWriteback = true;</a>
<a name="1265"><span class="lineNum">    1265 </span>            :                         WritebackReg = MCOperand_getReg(MCInst_getOperand(Inst, 0));</a>
<a name="1266"><span class="lineNum">    1266 </span>            :                         break;</a>
<a name="1267"><span class="lineNum">    1267 </span>            :         }</a>
<a name="1268"><span class="lineNum">    1268 </span>            : </a>
<a name="1269"><span class="lineNum">    1269 </span>            :         // Empty register lists are not allowed.</a>
<a name="1270"><span class="lineNum">    1270 </span>            :         if (Val == 0) return MCDisassembler_Fail;</a>
<a name="1271"><span class="lineNum">    1271 </span>            :         for (i = 0; i &lt; 16; ++i) {</a>
<a name="1272"><span class="lineNum">    1272 </span>            :                 if (Val &amp; (1 &lt;&lt; i)) {</a>
<a name="1273"><span class="lineNum">    1273 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, i, Address, Decoder)))</a>
<a name="1274"><span class="lineNum">    1274 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="1275"><span class="lineNum">    1275 </span>            :                         // Writeback not allowed if Rn is in the target list.</a>
<a name="1276"><span class="lineNum">    1276 </span>            :                         if (NeedDisjointWriteback &amp;&amp; WritebackReg == MCOperand_getReg(&amp;(Inst-&gt;Operands[Inst-&gt;size-1])))</a>
<a name="1277"><span class="lineNum">    1277 </span>            :                                 Check(&amp;S, MCDisassembler_SoftFail);</a>
<a name="1278"><span class="lineNum">    1278 </span>            :                 }</a>
<a name="1279"><span class="lineNum">    1279 </span>            :         }</a>
<a name="1280"><span class="lineNum">    1280 </span>            : </a>
<a name="1281"><span class="lineNum">    1281 </span>            :         if (opcode == ARM_t2LDMIA_UPD &amp;&amp; WritebackReg == ARM_SP) {</a>
<a name="1282"><span class="lineNum">    1282 </span>            :                 if (Val &amp; (1 &lt;&lt; 13) || ((Val &amp; (1 &lt;&lt; 15)) &amp;&amp; (Val &amp; (1 &lt;&lt; 14)))) {</a>
<a name="1283"><span class="lineNum">    1283 </span>            :                         // invalid thumb2 pop</a>
<a name="1284"><span class="lineNum">    1284 </span>            :                         // needs no sp in reglist and not both pc and lr set at the same time</a>
<a name="1285"><span class="lineNum">    1285 </span>            :                         return MCDisassembler_Fail;</a>
<a name="1286"><span class="lineNum">    1286 </span>            :                 }</a>
<a name="1287"><span class="lineNum">    1287 </span>            :         }</a>
<a name="1288"><span class="lineNum">    1288 </span>            : </a>
<a name="1289"><span class="lineNum">    1289 </span>            :         return S;</a>
<a name="1290"><span class="lineNum">    1290 </span>            : }</a>
<a name="1291"><span class="lineNum">    1291 </span>            : </a>
<a name="1292"><span class="lineNum">    1292 </span>            : static DecodeStatus DecodeSPRRegListOperand(MCInst *Inst, unsigned Val,</a>
<a name="1293"><span class="lineNum">    1293 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1294"><span class="lineNum">    1294 </span>            : {</a>
<a name="1295"><span class="lineNum">    1295 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1296"><span class="lineNum">    1296 </span>            :         unsigned i;</a>
<a name="1297"><span class="lineNum">    1297 </span>            :         unsigned Vd = fieldFromInstruction_4(Val, 8, 5);</a>
<a name="1298"><span class="lineNum">    1298 </span>            :         unsigned regs = fieldFromInstruction_4(Val, 0, 8);</a>
<a name="1299"><span class="lineNum">    1299 </span>            : </a>
<a name="1300"><span class="lineNum">    1300 </span>            :         // In case of unpredictable encoding, tweak the operands.</a>
<a name="1301"><span class="lineNum">    1301 </span>            :         if (regs == 0 || (Vd + regs) &gt; 32) {</a>
<a name="1302"><span class="lineNum">    1302 </span>            :                 regs = Vd + regs &gt; 32 ? 32 - Vd : regs;</a>
<a name="1303"><span class="lineNum">    1303 </span>            :                 regs = (1u &gt; regs? 1u : regs);</a>
<a name="1304"><span class="lineNum">    1304 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="1305"><span class="lineNum">    1305 </span>            :         }</a>
<a name="1306"><span class="lineNum">    1306 </span>            : </a>
<a name="1307"><span class="lineNum">    1307 </span>            :         if (!Check(&amp;S, DecodeSPRRegisterClass(Inst, Vd, Address, Decoder)))</a>
<a name="1308"><span class="lineNum">    1308 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1309"><span class="lineNum">    1309 </span>            :         for (i = 0; i &lt; (regs - 1); ++i) {</a>
<a name="1310"><span class="lineNum">    1310 </span>            :                 if (!Check(&amp;S, DecodeSPRRegisterClass(Inst, ++Vd, Address, Decoder)))</a>
<a name="1311"><span class="lineNum">    1311 </span>            :                         return MCDisassembler_Fail;</a>
<a name="1312"><span class="lineNum">    1312 </span>            :         }</a>
<a name="1313"><span class="lineNum">    1313 </span>            : </a>
<a name="1314"><span class="lineNum">    1314 </span>            :         return S;</a>
<a name="1315"><span class="lineNum">    1315 </span>            : }</a>
<a name="1316"><span class="lineNum">    1316 </span>            : </a>
<a name="1317"><span class="lineNum">    1317 </span>            : static DecodeStatus DecodeDPRRegListOperand(MCInst *Inst, unsigned Val,</a>
<a name="1318"><span class="lineNum">    1318 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1319"><span class="lineNum">    1319 </span>            : {</a>
<a name="1320"><span class="lineNum">    1320 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1321"><span class="lineNum">    1321 </span>            :         unsigned i;</a>
<a name="1322"><span class="lineNum">    1322 </span>            :         unsigned Vd = fieldFromInstruction_4(Val, 8, 5);</a>
<a name="1323"><span class="lineNum">    1323 </span>            :         unsigned regs = fieldFromInstruction_4(Val, 1, 7);</a>
<a name="1324"><span class="lineNum">    1324 </span>            : </a>
<a name="1325"><span class="lineNum">    1325 </span>            :         // In case of unpredictable encoding, tweak the operands.</a>
<a name="1326"><span class="lineNum">    1326 </span>            :         if (regs == 0 || regs &gt; 16 || (Vd + regs) &gt; 32) {</a>
<a name="1327"><span class="lineNum">    1327 </span>            :                 regs = Vd + regs &gt; 32 ? 32 - Vd : regs;</a>
<a name="1328"><span class="lineNum">    1328 </span>            :                 regs = (1u &gt; regs? 1u : regs);</a>
<a name="1329"><span class="lineNum">    1329 </span>            :                 regs = (16u &gt; regs? regs : 16u);</a>
<a name="1330"><span class="lineNum">    1330 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="1331"><span class="lineNum">    1331 </span>            :         }</a>
<a name="1332"><span class="lineNum">    1332 </span>            : </a>
<a name="1333"><span class="lineNum">    1333 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Vd, Address, Decoder)))</a>
<a name="1334"><span class="lineNum">    1334 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1335"><span class="lineNum">    1335 </span>            : </a>
<a name="1336"><span class="lineNum">    1336 </span>            :         for (i = 0; i &lt; (regs - 1); ++i) {</a>
<a name="1337"><span class="lineNum">    1337 </span>            :                 if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, ++Vd, Address, Decoder)))</a>
<a name="1338"><span class="lineNum">    1338 </span>            :                         return MCDisassembler_Fail;</a>
<a name="1339"><span class="lineNum">    1339 </span>            :         }</a>
<a name="1340"><span class="lineNum">    1340 </span>            : </a>
<a name="1341"><span class="lineNum">    1341 </span>            :         return S;</a>
<a name="1342"><span class="lineNum">    1342 </span>            : }</a>
<a name="1343"><span class="lineNum">    1343 </span>            : </a>
<a name="1344"><span class="lineNum">    1344 </span>            : static DecodeStatus DecodeBitfieldMaskOperand(MCInst *Inst, unsigned Val,</a>
<a name="1345"><span class="lineNum">    1345 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1346"><span class="lineNum">    1346 </span>            : {</a>
<a name="1347"><span class="lineNum">    1347 </span>            :         // This operand encodes a mask of contiguous zeros between a specified MSB</a>
<a name="1348"><span class="lineNum">    1348 </span>            :         // and LSB.  To decode it, we create the mask of all bits MSB-and-lower,</a>
<a name="1349"><span class="lineNum">    1349 </span>            :         // the mask of all bits LSB-and-lower, and then xor them to create</a>
<a name="1350"><span class="lineNum">    1350 </span>            :         // the mask of that's all ones on [msb, lsb].  Finally we not it to</a>
<a name="1351"><span class="lineNum">    1351 </span>            :         // create the final mask.</a>
<a name="1352"><span class="lineNum">    1352 </span>            :         unsigned msb = fieldFromInstruction_4(Val, 5, 5);</a>
<a name="1353"><span class="lineNum">    1353 </span>            :         unsigned lsb = fieldFromInstruction_4(Val, 0, 5);</a>
<a name="1354"><span class="lineNum">    1354 </span>            :         uint32_t lsb_mask, msb_mask;</a>
<a name="1355"><span class="lineNum">    1355 </span>            : </a>
<a name="1356"><span class="lineNum">    1356 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1357"><span class="lineNum">    1357 </span>            :         if (lsb &gt; msb) {</a>
<a name="1358"><span class="lineNum">    1358 </span>            :                 Check(&amp;S, MCDisassembler_SoftFail);</a>
<a name="1359"><span class="lineNum">    1359 </span>            :                 // The check above will cause the warning for the &quot;potentially undefined</a>
<a name="1360"><span class="lineNum">    1360 </span>            :                 // instruction encoding&quot; but we can't build a bad MCOperand value here</a>
<a name="1361"><span class="lineNum">    1361 </span>            :                 // with a lsb &gt; msb or else printing the MCInst will cause a crash.</a>
<a name="1362"><span class="lineNum">    1362 </span>            :                 lsb = msb;</a>
<a name="1363"><span class="lineNum">    1363 </span>            :         }</a>
<a name="1364"><span class="lineNum">    1364 </span>            : </a>
<a name="1365"><span class="lineNum">    1365 </span>            :         msb_mask = 0xFFFFFFFF;</a>
<a name="1366"><span class="lineNum">    1366 </span>            :         if (msb != 31) msb_mask = (1U &lt;&lt; (msb+1)) - 1;</a>
<a name="1367"><span class="lineNum">    1367 </span>            :         lsb_mask = (1U &lt;&lt; lsb) - 1;</a>
<a name="1368"><span class="lineNum">    1368 </span>            : </a>
<a name="1369"><span class="lineNum">    1369 </span>            :         MCOperand_CreateImm0(Inst, ~(msb_mask ^ lsb_mask));</a>
<a name="1370"><span class="lineNum">    1370 </span>            :         return S;</a>
<a name="1371"><span class="lineNum">    1371 </span>            : }</a>
<a name="1372"><span class="lineNum">    1372 </span>            : </a>
<a name="1373"><span class="lineNum">    1373 </span>            : static DecodeStatus DecodeCopMemInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="1374"><span class="lineNum">    1374 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1375"><span class="lineNum">    1375 </span>            : {</a>
<a name="1376"><span class="lineNum">    1376 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1377"><span class="lineNum">    1377 </span>            : </a>
<a name="1378"><span class="lineNum">    1378 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="1379"><span class="lineNum">    1379 </span>            :         unsigned CRd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="1380"><span class="lineNum">    1380 </span>            :         unsigned coproc = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="1381"><span class="lineNum">    1381 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 8);</a>
<a name="1382"><span class="lineNum">    1382 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="1383"><span class="lineNum">    1383 </span>            :         unsigned U = fieldFromInstruction_4(Insn, 23, 1);</a>
<a name="1384"><span class="lineNum">    1384 </span>            : </a>
<a name="1385"><span class="lineNum">    1385 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1386"><span class="lineNum">    1386 </span>            :                 case ARM_LDC_OFFSET:</a>
<a name="1387"><span class="lineNum">    1387 </span>            :                 case ARM_LDC_PRE:</a>
<a name="1388"><span class="lineNum">    1388 </span>            :                 case ARM_LDC_POST:</a>
<a name="1389"><span class="lineNum">    1389 </span>            :                 case ARM_LDC_OPTION:</a>
<a name="1390"><span class="lineNum">    1390 </span>            :                 case ARM_LDCL_OFFSET:</a>
<a name="1391"><span class="lineNum">    1391 </span>            :                 case ARM_LDCL_PRE:</a>
<a name="1392"><span class="lineNum">    1392 </span>            :                 case ARM_LDCL_POST:</a>
<a name="1393"><span class="lineNum">    1393 </span>            :                 case ARM_LDCL_OPTION:</a>
<a name="1394"><span class="lineNum">    1394 </span>            :                 case ARM_STC_OFFSET:</a>
<a name="1395"><span class="lineNum">    1395 </span>            :                 case ARM_STC_PRE:</a>
<a name="1396"><span class="lineNum">    1396 </span>            :                 case ARM_STC_POST:</a>
<a name="1397"><span class="lineNum">    1397 </span>            :                 case ARM_STC_OPTION:</a>
<a name="1398"><span class="lineNum">    1398 </span>            :                 case ARM_STCL_OFFSET:</a>
<a name="1399"><span class="lineNum">    1399 </span>            :                 case ARM_STCL_PRE:</a>
<a name="1400"><span class="lineNum">    1400 </span>            :                 case ARM_STCL_POST:</a>
<a name="1401"><span class="lineNum">    1401 </span>            :                 case ARM_STCL_OPTION:</a>
<a name="1402"><span class="lineNum">    1402 </span>            :                 case ARM_t2LDC_OFFSET:</a>
<a name="1403"><span class="lineNum">    1403 </span>            :                 case ARM_t2LDC_PRE:</a>
<a name="1404"><span class="lineNum">    1404 </span>            :                 case ARM_t2LDC_POST:</a>
<a name="1405"><span class="lineNum">    1405 </span>            :                 case ARM_t2LDC_OPTION:</a>
<a name="1406"><span class="lineNum">    1406 </span>            :                 case ARM_t2LDCL_OFFSET:</a>
<a name="1407"><span class="lineNum">    1407 </span>            :                 case ARM_t2LDCL_PRE:</a>
<a name="1408"><span class="lineNum">    1408 </span>            :                 case ARM_t2LDCL_POST:</a>
<a name="1409"><span class="lineNum">    1409 </span>            :                 case ARM_t2LDCL_OPTION:</a>
<a name="1410"><span class="lineNum">    1410 </span>            :                 case ARM_t2STC_OFFSET:</a>
<a name="1411"><span class="lineNum">    1411 </span>            :                 case ARM_t2STC_PRE:</a>
<a name="1412"><span class="lineNum">    1412 </span>            :                 case ARM_t2STC_POST:</a>
<a name="1413"><span class="lineNum">    1413 </span>            :                 case ARM_t2STC_OPTION:</a>
<a name="1414"><span class="lineNum">    1414 </span>            :                 case ARM_t2STCL_OFFSET:</a>
<a name="1415"><span class="lineNum">    1415 </span>            :                 case ARM_t2STCL_PRE:</a>
<a name="1416"><span class="lineNum">    1416 </span>            :                 case ARM_t2STCL_POST:</a>
<a name="1417"><span class="lineNum">    1417 </span>            :                 case ARM_t2STCL_OPTION:</a>
<a name="1418"><span class="lineNum">    1418 </span>            :                         if (coproc == 0xA || coproc == 0xB)</a>
<a name="1419"><span class="lineNum">    1419 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="1420"><span class="lineNum">    1420 </span>            :                         break;</a>
<a name="1421"><span class="lineNum">    1421 </span>            :                 default:</a>
<a name="1422"><span class="lineNum">    1422 </span>            :                         break;</a>
<a name="1423"><span class="lineNum">    1423 </span>            :         }</a>
<a name="1424"><span class="lineNum">    1424 </span>            : </a>
<a name="1425"><span class="lineNum">    1425 </span>            :         MCOperand_CreateImm0(Inst, coproc);</a>
<a name="1426"><span class="lineNum">    1426 </span>            :         MCOperand_CreateImm0(Inst, CRd);</a>
<a name="1427"><span class="lineNum">    1427 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1428"><span class="lineNum">    1428 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1429"><span class="lineNum">    1429 </span>            : </a>
<a name="1430"><span class="lineNum">    1430 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1431"><span class="lineNum">    1431 </span>            :                 case ARM_t2LDC2_OFFSET:</a>
<a name="1432"><span class="lineNum">    1432 </span>            :                 case ARM_t2LDC2L_OFFSET:</a>
<a name="1433"><span class="lineNum">    1433 </span>            :                 case ARM_t2LDC2_PRE:</a>
<a name="1434"><span class="lineNum">    1434 </span>            :                 case ARM_t2LDC2L_PRE:</a>
<a name="1435"><span class="lineNum">    1435 </span>            :                 case ARM_t2STC2_OFFSET:</a>
<a name="1436"><span class="lineNum">    1436 </span>            :                 case ARM_t2STC2L_OFFSET:</a>
<a name="1437"><span class="lineNum">    1437 </span>            :                 case ARM_t2STC2_PRE:</a>
<a name="1438"><span class="lineNum">    1438 </span>            :                 case ARM_t2STC2L_PRE:</a>
<a name="1439"><span class="lineNum">    1439 </span>            :                 case ARM_LDC2_OFFSET:</a>
<a name="1440"><span class="lineNum">    1440 </span>            :                 case ARM_LDC2L_OFFSET:</a>
<a name="1441"><span class="lineNum">    1441 </span>            :                 case ARM_LDC2_PRE:</a>
<a name="1442"><span class="lineNum">    1442 </span>            :                 case ARM_LDC2L_PRE:</a>
<a name="1443"><span class="lineNum">    1443 </span>            :                 case ARM_STC2_OFFSET:</a>
<a name="1444"><span class="lineNum">    1444 </span>            :                 case ARM_STC2L_OFFSET:</a>
<a name="1445"><span class="lineNum">    1445 </span>            :                 case ARM_STC2_PRE:</a>
<a name="1446"><span class="lineNum">    1446 </span>            :                 case ARM_STC2L_PRE:</a>
<a name="1447"><span class="lineNum">    1447 </span>            :                 case ARM_t2LDC_OFFSET:</a>
<a name="1448"><span class="lineNum">    1448 </span>            :                 case ARM_t2LDCL_OFFSET:</a>
<a name="1449"><span class="lineNum">    1449 </span>            :                 case ARM_t2LDC_PRE:</a>
<a name="1450"><span class="lineNum">    1450 </span>            :                 case ARM_t2LDCL_PRE:</a>
<a name="1451"><span class="lineNum">    1451 </span>            :                 case ARM_t2STC_OFFSET:</a>
<a name="1452"><span class="lineNum">    1452 </span>            :                 case ARM_t2STCL_OFFSET:</a>
<a name="1453"><span class="lineNum">    1453 </span>            :                 case ARM_t2STC_PRE:</a>
<a name="1454"><span class="lineNum">    1454 </span>            :                 case ARM_t2STCL_PRE:</a>
<a name="1455"><span class="lineNum">    1455 </span>            :                 case ARM_LDC_OFFSET:</a>
<a name="1456"><span class="lineNum">    1456 </span>            :                 case ARM_LDCL_OFFSET:</a>
<a name="1457"><span class="lineNum">    1457 </span>            :                 case ARM_LDC_PRE:</a>
<a name="1458"><span class="lineNum">    1458 </span>            :                 case ARM_LDCL_PRE:</a>
<a name="1459"><span class="lineNum">    1459 </span>            :                 case ARM_STC_OFFSET:</a>
<a name="1460"><span class="lineNum">    1460 </span>            :                 case ARM_STCL_OFFSET:</a>
<a name="1461"><span class="lineNum">    1461 </span>            :                 case ARM_STC_PRE:</a>
<a name="1462"><span class="lineNum">    1462 </span>            :                 case ARM_STCL_PRE:</a>
<a name="1463"><span class="lineNum">    1463 </span>            :                         imm = ARM_AM_getAM5Opc(U ? ARM_AM_add : ARM_AM_sub, (unsigned char)imm);</a>
<a name="1464"><span class="lineNum">    1464 </span>            :                         MCOperand_CreateImm0(Inst, imm);</a>
<a name="1465"><span class="lineNum">    1465 </span>            :                         break;</a>
<a name="1466"><span class="lineNum">    1466 </span>            :                 case ARM_t2LDC2_POST:</a>
<a name="1467"><span class="lineNum">    1467 </span>            :                 case ARM_t2LDC2L_POST:</a>
<a name="1468"><span class="lineNum">    1468 </span>            :                 case ARM_t2STC2_POST:</a>
<a name="1469"><span class="lineNum">    1469 </span>            :                 case ARM_t2STC2L_POST:</a>
<a name="1470"><span class="lineNum">    1470 </span>            :                 case ARM_LDC2_POST:</a>
<a name="1471"><span class="lineNum">    1471 </span>            :                 case ARM_LDC2L_POST:</a>
<a name="1472"><span class="lineNum">    1472 </span>            :                 case ARM_STC2_POST:</a>
<a name="1473"><span class="lineNum">    1473 </span>            :                 case ARM_STC2L_POST:</a>
<a name="1474"><span class="lineNum">    1474 </span>            :                 case ARM_t2LDC_POST:</a>
<a name="1475"><span class="lineNum">    1475 </span>            :                 case ARM_t2LDCL_POST:</a>
<a name="1476"><span class="lineNum">    1476 </span>            :                 case ARM_t2STC_POST:</a>
<a name="1477"><span class="lineNum">    1477 </span>            :                 case ARM_t2STCL_POST:</a>
<a name="1478"><span class="lineNum">    1478 </span>            :                 case ARM_LDC_POST:</a>
<a name="1479"><span class="lineNum">    1479 </span>            :                 case ARM_LDCL_POST:</a>
<a name="1480"><span class="lineNum">    1480 </span>            :                 case ARM_STC_POST:</a>
<a name="1481"><span class="lineNum">    1481 </span>            :                 case ARM_STCL_POST:</a>
<a name="1482"><span class="lineNum">    1482 </span>            :                         imm |= U &lt;&lt; 8;</a>
<a name="1483"><span class="lineNum">    1483 </span>            :                         // fall through.</a>
<a name="1484"><span class="lineNum">    1484 </span>            :                 default:</a>
<a name="1485"><span class="lineNum">    1485 </span>            :                         // The 'option' variant doesn't encode 'U' in the immediate since</a>
<a name="1486"><span class="lineNum">    1486 </span>            :                         // the immediate is unsigned [0,255].</a>
<a name="1487"><span class="lineNum">    1487 </span>            :                         MCOperand_CreateImm0(Inst, imm);</a>
<a name="1488"><span class="lineNum">    1488 </span>            :                         break;</a>
<a name="1489"><span class="lineNum">    1489 </span>            :         }</a>
<a name="1490"><span class="lineNum">    1490 </span>            : </a>
<a name="1491"><span class="lineNum">    1491 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1492"><span class="lineNum">    1492 </span>            :                 case ARM_LDC_OFFSET:</a>
<a name="1493"><span class="lineNum">    1493 </span>            :                 case ARM_LDC_PRE:</a>
<a name="1494"><span class="lineNum">    1494 </span>            :                 case ARM_LDC_POST:</a>
<a name="1495"><span class="lineNum">    1495 </span>            :                 case ARM_LDC_OPTION:</a>
<a name="1496"><span class="lineNum">    1496 </span>            :                 case ARM_LDCL_OFFSET:</a>
<a name="1497"><span class="lineNum">    1497 </span>            :                 case ARM_LDCL_PRE:</a>
<a name="1498"><span class="lineNum">    1498 </span>            :                 case ARM_LDCL_POST:</a>
<a name="1499"><span class="lineNum">    1499 </span>            :                 case ARM_LDCL_OPTION:</a>
<a name="1500"><span class="lineNum">    1500 </span>            :                 case ARM_STC_OFFSET:</a>
<a name="1501"><span class="lineNum">    1501 </span>            :                 case ARM_STC_PRE:</a>
<a name="1502"><span class="lineNum">    1502 </span>            :                 case ARM_STC_POST:</a>
<a name="1503"><span class="lineNum">    1503 </span>            :                 case ARM_STC_OPTION:</a>
<a name="1504"><span class="lineNum">    1504 </span>            :                 case ARM_STCL_OFFSET:</a>
<a name="1505"><span class="lineNum">    1505 </span>            :                 case ARM_STCL_PRE:</a>
<a name="1506"><span class="lineNum">    1506 </span>            :                 case ARM_STCL_POST:</a>
<a name="1507"><span class="lineNum">    1507 </span>            :                 case ARM_STCL_OPTION:</a>
<a name="1508"><span class="lineNum">    1508 </span>            :                         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="1509"><span class="lineNum">    1509 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="1510"><span class="lineNum">    1510 </span>            :                         break;</a>
<a name="1511"><span class="lineNum">    1511 </span>            :                 default:</a>
<a name="1512"><span class="lineNum">    1512 </span>            :                         break;</a>
<a name="1513"><span class="lineNum">    1513 </span>            :         }</a>
<a name="1514"><span class="lineNum">    1514 </span>            : </a>
<a name="1515"><span class="lineNum">    1515 </span>            :         return S;</a>
<a name="1516"><span class="lineNum">    1516 </span>            : }</a>
<a name="1517"><span class="lineNum">    1517 </span>            : </a>
<a name="1518"><span class="lineNum">    1518 </span>            : static DecodeStatus DecodeAddrMode2IdxInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="1519"><span class="lineNum">    1519 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1520"><span class="lineNum">    1520 </span>            : {</a>
<a name="1521"><span class="lineNum">    1521 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1522"><span class="lineNum">    1522 </span>            :         ARM_AM_AddrOpc Op;</a>
<a name="1523"><span class="lineNum">    1523 </span>            :         ARM_AM_ShiftOpc Opc;</a>
<a name="1524"><span class="lineNum">    1524 </span>            :         bool writeback;</a>
<a name="1525"><span class="lineNum">    1525 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="1526"><span class="lineNum">    1526 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="1527"><span class="lineNum">    1527 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="1528"><span class="lineNum">    1528 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 12);</a>
<a name="1529"><span class="lineNum">    1529 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="1530"><span class="lineNum">    1530 </span>            :         unsigned reg = fieldFromInstruction_4(Insn, 25, 1);</a>
<a name="1531"><span class="lineNum">    1531 </span>            :         unsigned P = fieldFromInstruction_4(Insn, 24, 1);</a>
<a name="1532"><span class="lineNum">    1532 </span>            :         unsigned W = fieldFromInstruction_4(Insn, 21, 1);</a>
<a name="1533"><span class="lineNum">    1533 </span>            :         unsigned idx_mode = 0, amt, tmp;</a>
<a name="1534"><span class="lineNum">    1534 </span>            : </a>
<a name="1535"><span class="lineNum">    1535 </span>            :         // On stores, the writeback operand precedes Rt.</a>
<a name="1536"><span class="lineNum">    1536 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1537"><span class="lineNum">    1537 </span>            :                 case ARM_STR_POST_IMM:</a>
<a name="1538"><span class="lineNum">    1538 </span>            :                 case ARM_STR_POST_REG:</a>
<a name="1539"><span class="lineNum">    1539 </span>            :                 case ARM_STRB_POST_IMM:</a>
<a name="1540"><span class="lineNum">    1540 </span>            :                 case ARM_STRB_POST_REG:</a>
<a name="1541"><span class="lineNum">    1541 </span>            :                 case ARM_STRT_POST_REG:</a>
<a name="1542"><span class="lineNum">    1542 </span>            :                 case ARM_STRT_POST_IMM:</a>
<a name="1543"><span class="lineNum">    1543 </span>            :                 case ARM_STRBT_POST_REG:</a>
<a name="1544"><span class="lineNum">    1544 </span>            :                 case ARM_STRBT_POST_IMM:</a>
<a name="1545"><span class="lineNum">    1545 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1546"><span class="lineNum">    1546 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="1547"><span class="lineNum">    1547 </span>            :                         break;</a>
<a name="1548"><span class="lineNum">    1548 </span>            :                 default:</a>
<a name="1549"><span class="lineNum">    1549 </span>            :                         break;</a>
<a name="1550"><span class="lineNum">    1550 </span>            :         }</a>
<a name="1551"><span class="lineNum">    1551 </span>            : </a>
<a name="1552"><span class="lineNum">    1552 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="1553"><span class="lineNum">    1553 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1554"><span class="lineNum">    1554 </span>            : </a>
<a name="1555"><span class="lineNum">    1555 </span>            :         // On loads, the writeback operand comes after Rt.</a>
<a name="1556"><span class="lineNum">    1556 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1557"><span class="lineNum">    1557 </span>            :                 case ARM_LDR_POST_IMM:</a>
<a name="1558"><span class="lineNum">    1558 </span>            :                 case ARM_LDR_POST_REG:</a>
<a name="1559"><span class="lineNum">    1559 </span>            :                 case ARM_LDRB_POST_IMM:</a>
<a name="1560"><span class="lineNum">    1560 </span>            :                 case ARM_LDRB_POST_REG:</a>
<a name="1561"><span class="lineNum">    1561 </span>            :                 case ARM_LDRBT_POST_REG:</a>
<a name="1562"><span class="lineNum">    1562 </span>            :                 case ARM_LDRBT_POST_IMM:</a>
<a name="1563"><span class="lineNum">    1563 </span>            :                 case ARM_LDRT_POST_REG:</a>
<a name="1564"><span class="lineNum">    1564 </span>            :                 case ARM_LDRT_POST_IMM:</a>
<a name="1565"><span class="lineNum">    1565 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1566"><span class="lineNum">    1566 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="1567"><span class="lineNum">    1567 </span>            :                         break;</a>
<a name="1568"><span class="lineNum">    1568 </span>            :                 default:</a>
<a name="1569"><span class="lineNum">    1569 </span>            :                         break;</a>
<a name="1570"><span class="lineNum">    1570 </span>            :         }</a>
<a name="1571"><span class="lineNum">    1571 </span>            : </a>
<a name="1572"><span class="lineNum">    1572 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1573"><span class="lineNum">    1573 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1574"><span class="lineNum">    1574 </span>            : </a>
<a name="1575"><span class="lineNum">    1575 </span>            :         Op = ARM_AM_add;</a>
<a name="1576"><span class="lineNum">    1576 </span>            :         if (!fieldFromInstruction_4(Insn, 23, 1))</a>
<a name="1577"><span class="lineNum">    1577 </span>            :                 Op = ARM_AM_sub;</a>
<a name="1578"><span class="lineNum">    1578 </span>            : </a>
<a name="1579"><span class="lineNum">    1579 </span>            :         writeback = (P == 0) || (W == 1);</a>
<a name="1580"><span class="lineNum">    1580 </span>            :         if (P &amp;&amp; writeback)</a>
<a name="1581"><span class="lineNum">    1581 </span>            :                 idx_mode = ARMII_IndexModePre;</a>
<a name="1582"><span class="lineNum">    1582 </span>            :         else if (!P &amp;&amp; writeback)</a>
<a name="1583"><span class="lineNum">    1583 </span>            :                 idx_mode = ARMII_IndexModePost;</a>
<a name="1584"><span class="lineNum">    1584 </span>            : </a>
<a name="1585"><span class="lineNum">    1585 </span>            :         if (writeback &amp;&amp; (Rn == 15 || Rn == Rt))</a>
<a name="1586"><span class="lineNum">    1586 </span>            :                 S = MCDisassembler_SoftFail; // UNPREDICTABLE</a>
<a name="1587"><span class="lineNum">    1587 </span>            : </a>
<a name="1588"><span class="lineNum">    1588 </span>            :         if (reg) {</a>
<a name="1589"><span class="lineNum">    1589 </span>            :                 if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="1590"><span class="lineNum">    1590 </span>            :                         return MCDisassembler_Fail;</a>
<a name="1591"><span class="lineNum">    1591 </span>            :                 Opc = ARM_AM_lsl;</a>
<a name="1592"><span class="lineNum">    1592 </span>            :                 switch( fieldFromInstruction_4(Insn, 5, 2)) {</a>
<a name="1593"><span class="lineNum">    1593 </span>            :                         case 0:</a>
<a name="1594"><span class="lineNum">    1594 </span>            :                                 Opc = ARM_AM_lsl;</a>
<a name="1595"><span class="lineNum">    1595 </span>            :                                 break;</a>
<a name="1596"><span class="lineNum">    1596 </span>            :                         case 1:</a>
<a name="1597"><span class="lineNum">    1597 </span>            :                                 Opc = ARM_AM_lsr;</a>
<a name="1598"><span class="lineNum">    1598 </span>            :                                 break;</a>
<a name="1599"><span class="lineNum">    1599 </span>            :                         case 2:</a>
<a name="1600"><span class="lineNum">    1600 </span>            :                                 Opc = ARM_AM_asr;</a>
<a name="1601"><span class="lineNum">    1601 </span>            :                                 break;</a>
<a name="1602"><span class="lineNum">    1602 </span>            :                         case 3:</a>
<a name="1603"><span class="lineNum">    1603 </span>            :                                 Opc = ARM_AM_ror;</a>
<a name="1604"><span class="lineNum">    1604 </span>            :                                 break;</a>
<a name="1605"><span class="lineNum">    1605 </span>            :                         default:</a>
<a name="1606"><span class="lineNum">    1606 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="1607"><span class="lineNum">    1607 </span>            :                 }</a>
<a name="1608"><span class="lineNum">    1608 </span>            :                 amt = fieldFromInstruction_4(Insn, 7, 5);</a>
<a name="1609"><span class="lineNum">    1609 </span>            :                 if (Opc == ARM_AM_ror &amp;&amp; amt == 0)</a>
<a name="1610"><span class="lineNum">    1610 </span>            :                         Opc = ARM_AM_rrx;</a>
<a name="1611"><span class="lineNum">    1611 </span>            :                 imm = ARM_AM_getAM2Opc(Op, amt, Opc, idx_mode);</a>
<a name="1612"><span class="lineNum">    1612 </span>            : </a>
<a name="1613"><span class="lineNum">    1613 </span>            :                 MCOperand_CreateImm0(Inst, imm);</a>
<a name="1614"><span class="lineNum">    1614 </span>            :         } else {</a>
<a name="1615"><span class="lineNum">    1615 </span>            :                 MCOperand_CreateReg0(Inst, 0);</a>
<a name="1616"><span class="lineNum">    1616 </span>            :                 tmp = ARM_AM_getAM2Opc(Op, imm, ARM_AM_lsl, idx_mode);</a>
<a name="1617"><span class="lineNum">    1617 </span>            :                 MCOperand_CreateImm0(Inst, tmp);</a>
<a name="1618"><span class="lineNum">    1618 </span>            :         }</a>
<a name="1619"><span class="lineNum">    1619 </span>            : </a>
<a name="1620"><span class="lineNum">    1620 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="1621"><span class="lineNum">    1621 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1622"><span class="lineNum">    1622 </span>            : </a>
<a name="1623"><span class="lineNum">    1623 </span>            :         return S;</a>
<a name="1624"><span class="lineNum">    1624 </span>            : }</a>
<a name="1625"><span class="lineNum">    1625 </span>            : </a>
<a name="1626"><span class="lineNum">    1626 </span>            : static DecodeStatus DecodeSORegMemOperand(MCInst *Inst, unsigned Val,</a>
<a name="1627"><span class="lineNum">    1627 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1628"><span class="lineNum">    1628 </span>            : {</a>
<a name="1629"><span class="lineNum">    1629 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1630"><span class="lineNum">    1630 </span>            :         ARM_AM_ShiftOpc ShOp;</a>
<a name="1631"><span class="lineNum">    1631 </span>            :         unsigned shift;</a>
<a name="1632"><span class="lineNum">    1632 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 13, 4);</a>
<a name="1633"><span class="lineNum">    1633 </span>            :         unsigned Rm = fieldFromInstruction_4(Val,  0, 4);</a>
<a name="1634"><span class="lineNum">    1634 </span>            :         unsigned type = fieldFromInstruction_4(Val, 5, 2);</a>
<a name="1635"><span class="lineNum">    1635 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 7, 5);</a>
<a name="1636"><span class="lineNum">    1636 </span>            :         unsigned U = fieldFromInstruction_4(Val, 12, 1);</a>
<a name="1637"><span class="lineNum">    1637 </span>            : </a>
<a name="1638"><span class="lineNum">    1638 </span>            :         ShOp = ARM_AM_lsl;</a>
<a name="1639"><span class="lineNum">    1639 </span>            :         switch (type) {</a>
<a name="1640"><span class="lineNum">    1640 </span>            :                 case 0:</a>
<a name="1641"><span class="lineNum">    1641 </span>            :                         ShOp = ARM_AM_lsl;</a>
<a name="1642"><span class="lineNum">    1642 </span>            :                         break;</a>
<a name="1643"><span class="lineNum">    1643 </span>            :                 case 1:</a>
<a name="1644"><span class="lineNum">    1644 </span>            :                         ShOp = ARM_AM_lsr;</a>
<a name="1645"><span class="lineNum">    1645 </span>            :                         break;</a>
<a name="1646"><span class="lineNum">    1646 </span>            :                 case 2:</a>
<a name="1647"><span class="lineNum">    1647 </span>            :                         ShOp = ARM_AM_asr;</a>
<a name="1648"><span class="lineNum">    1648 </span>            :                         break;</a>
<a name="1649"><span class="lineNum">    1649 </span>            :                 case 3:</a>
<a name="1650"><span class="lineNum">    1650 </span>            :                         ShOp = ARM_AM_ror;</a>
<a name="1651"><span class="lineNum">    1651 </span>            :                         break;</a>
<a name="1652"><span class="lineNum">    1652 </span>            :         }</a>
<a name="1653"><span class="lineNum">    1653 </span>            : </a>
<a name="1654"><span class="lineNum">    1654 </span>            :         if (ShOp == ARM_AM_ror &amp;&amp; imm == 0)</a>
<a name="1655"><span class="lineNum">    1655 </span>            :                 ShOp = ARM_AM_rrx;</a>
<a name="1656"><span class="lineNum">    1656 </span>            : </a>
<a name="1657"><span class="lineNum">    1657 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1658"><span class="lineNum">    1658 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1659"><span class="lineNum">    1659 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="1660"><span class="lineNum">    1660 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1661"><span class="lineNum">    1661 </span>            :         if (U)</a>
<a name="1662"><span class="lineNum">    1662 </span>            :                 shift = ARM_AM_getAM2Opc(ARM_AM_add, imm, ShOp, 0);</a>
<a name="1663"><span class="lineNum">    1663 </span>            :         else</a>
<a name="1664"><span class="lineNum">    1664 </span>            :                 shift = ARM_AM_getAM2Opc(ARM_AM_sub, imm, ShOp, 0);</a>
<a name="1665"><span class="lineNum">    1665 </span>            :         MCOperand_CreateImm0(Inst, shift);</a>
<a name="1666"><span class="lineNum">    1666 </span>            : </a>
<a name="1667"><span class="lineNum">    1667 </span>            :         return S;</a>
<a name="1668"><span class="lineNum">    1668 </span>            : }</a>
<a name="1669"><span class="lineNum">    1669 </span>            : </a>
<a name="1670"><span class="lineNum">    1670 </span>            : static DecodeStatus DecodeAddrMode3Instruction(MCInst *Inst, unsigned Insn,</a>
<a name="1671"><span class="lineNum">    1671 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1672"><span class="lineNum">    1672 </span>            : {</a>
<a name="1673"><span class="lineNum">    1673 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1674"><span class="lineNum">    1674 </span>            : </a>
<a name="1675"><span class="lineNum">    1675 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="1676"><span class="lineNum">    1676 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="1677"><span class="lineNum">    1677 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="1678"><span class="lineNum">    1678 </span>            :         unsigned type = fieldFromInstruction_4(Insn, 22, 1);</a>
<a name="1679"><span class="lineNum">    1679 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="1680"><span class="lineNum">    1680 </span>            :         unsigned U = ((~fieldFromInstruction_4(Insn, 23, 1)) &amp; 1) &lt;&lt; 8;</a>
<a name="1681"><span class="lineNum">    1681 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="1682"><span class="lineNum">    1682 </span>            :         unsigned W = fieldFromInstruction_4(Insn, 21, 1);</a>
<a name="1683"><span class="lineNum">    1683 </span>            :         unsigned P = fieldFromInstruction_4(Insn, 24, 1);</a>
<a name="1684"><span class="lineNum">    1684 </span>            :         unsigned Rt2 = Rt + 1;</a>
<a name="1685"><span class="lineNum">    1685 </span>            : </a>
<a name="1686"><span class="lineNum">    1686 </span>            :         bool writeback = (W == 1) | (P == 0);</a>
<a name="1687"><span class="lineNum">    1687 </span>            : </a>
<a name="1688"><span class="lineNum">    1688 </span>            :         // For {LD,ST}RD, Rt must be even, else undefined.</a>
<a name="1689"><span class="lineNum">    1689 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1690"><span class="lineNum">    1690 </span>            :                 case ARM_STRD:</a>
<a name="1691"><span class="lineNum">    1691 </span>            :                 case ARM_STRD_PRE:</a>
<a name="1692"><span class="lineNum">    1692 </span>            :                 case ARM_STRD_POST:</a>
<a name="1693"><span class="lineNum">    1693 </span>            :                 case ARM_LDRD:</a>
<a name="1694"><span class="lineNum">    1694 </span>            :                 case ARM_LDRD_PRE:</a>
<a name="1695"><span class="lineNum">    1695 </span>            :                 case ARM_LDRD_POST:</a>
<a name="1696"><span class="lineNum">    1696 </span>            :                         if (Rt &amp; 0x1) S = MCDisassembler_SoftFail;</a>
<a name="1697"><span class="lineNum">    1697 </span>            :                         break;</a>
<a name="1698"><span class="lineNum">    1698 </span>            :                 default:</a>
<a name="1699"><span class="lineNum">    1699 </span>            :                         break;</a>
<a name="1700"><span class="lineNum">    1700 </span>            :         }</a>
<a name="1701"><span class="lineNum">    1701 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1702"><span class="lineNum">    1702 </span>            :                 case ARM_STRD:</a>
<a name="1703"><span class="lineNum">    1703 </span>            :                 case ARM_STRD_PRE:</a>
<a name="1704"><span class="lineNum">    1704 </span>            :                 case ARM_STRD_POST:</a>
<a name="1705"><span class="lineNum">    1705 </span>            :                         if (P == 0 &amp;&amp; W == 1)</a>
<a name="1706"><span class="lineNum">    1706 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1707"><span class="lineNum">    1707 </span>            : </a>
<a name="1708"><span class="lineNum">    1708 </span>            :                         if (writeback &amp;&amp; (Rn == 15 || Rn == Rt || Rn == Rt2))</a>
<a name="1709"><span class="lineNum">    1709 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1710"><span class="lineNum">    1710 </span>            :                         if (type &amp;&amp; Rm == 15)</a>
<a name="1711"><span class="lineNum">    1711 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1712"><span class="lineNum">    1712 </span>            :                         if (Rt2 == 15)</a>
<a name="1713"><span class="lineNum">    1713 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1714"><span class="lineNum">    1714 </span>            :                         if (!type &amp;&amp; fieldFromInstruction_4(Insn, 8, 4))</a>
<a name="1715"><span class="lineNum">    1715 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1716"><span class="lineNum">    1716 </span>            :                         break;</a>
<a name="1717"><span class="lineNum">    1717 </span>            :                 case ARM_STRH:</a>
<a name="1718"><span class="lineNum">    1718 </span>            :                 case ARM_STRH_PRE:</a>
<a name="1719"><span class="lineNum">    1719 </span>            :                 case ARM_STRH_POST:</a>
<a name="1720"><span class="lineNum">    1720 </span>            :                         if (Rt == 15)</a>
<a name="1721"><span class="lineNum">    1721 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1722"><span class="lineNum">    1722 </span>            :                         if (writeback &amp;&amp; (Rn == 15 || Rn == Rt))</a>
<a name="1723"><span class="lineNum">    1723 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1724"><span class="lineNum">    1724 </span>            :                         if (!type &amp;&amp; Rm == 15)</a>
<a name="1725"><span class="lineNum">    1725 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1726"><span class="lineNum">    1726 </span>            :                         break;</a>
<a name="1727"><span class="lineNum">    1727 </span>            :                 case ARM_LDRD:</a>
<a name="1728"><span class="lineNum">    1728 </span>            :                 case ARM_LDRD_PRE:</a>
<a name="1729"><span class="lineNum">    1729 </span>            :                 case ARM_LDRD_POST:</a>
<a name="1730"><span class="lineNum">    1730 </span>            :                         if (type &amp;&amp; Rn == 15){</a>
<a name="1731"><span class="lineNum">    1731 </span>            :                                 if (Rt2 == 15)</a>
<a name="1732"><span class="lineNum">    1732 </span>            :                                         S = MCDisassembler_SoftFail;</a>
<a name="1733"><span class="lineNum">    1733 </span>            :                                 break;</a>
<a name="1734"><span class="lineNum">    1734 </span>            :                         }</a>
<a name="1735"><span class="lineNum">    1735 </span>            :                         if (P == 0 &amp;&amp; W == 1)</a>
<a name="1736"><span class="lineNum">    1736 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1737"><span class="lineNum">    1737 </span>            :                         if (!type &amp;&amp; (Rt2 == 15 || Rm == 15 || Rm == Rt || Rm == Rt2))</a>
<a name="1738"><span class="lineNum">    1738 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1739"><span class="lineNum">    1739 </span>            :                         if (!type &amp;&amp; writeback &amp;&amp; Rn == 15)</a>
<a name="1740"><span class="lineNum">    1740 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1741"><span class="lineNum">    1741 </span>            :                         if (writeback &amp;&amp; (Rn == Rt || Rn == Rt2))</a>
<a name="1742"><span class="lineNum">    1742 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1743"><span class="lineNum">    1743 </span>            :                         break;</a>
<a name="1744"><span class="lineNum">    1744 </span>            :                 case ARM_LDRH:</a>
<a name="1745"><span class="lineNum">    1745 </span>            :                 case ARM_LDRH_PRE:</a>
<a name="1746"><span class="lineNum">    1746 </span>            :                 case ARM_LDRH_POST:</a>
<a name="1747"><span class="lineNum">    1747 </span>            :                         if (type &amp;&amp; Rn == 15){</a>
<a name="1748"><span class="lineNum">    1748 </span>            :                                 if (Rt == 15)</a>
<a name="1749"><span class="lineNum">    1749 </span>            :                                         S = MCDisassembler_SoftFail;</a>
<a name="1750"><span class="lineNum">    1750 </span>            :                                 break;</a>
<a name="1751"><span class="lineNum">    1751 </span>            :                         }</a>
<a name="1752"><span class="lineNum">    1752 </span>            :                         if (Rt == 15)</a>
<a name="1753"><span class="lineNum">    1753 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1754"><span class="lineNum">    1754 </span>            :                         if (!type &amp;&amp; Rm == 15)</a>
<a name="1755"><span class="lineNum">    1755 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1756"><span class="lineNum">    1756 </span>            :                         if (!type &amp;&amp; writeback &amp;&amp; (Rn == 15 || Rn == Rt))</a>
<a name="1757"><span class="lineNum">    1757 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1758"><span class="lineNum">    1758 </span>            :                         break;</a>
<a name="1759"><span class="lineNum">    1759 </span>            :                 case ARM_LDRSH:</a>
<a name="1760"><span class="lineNum">    1760 </span>            :                 case ARM_LDRSH_PRE:</a>
<a name="1761"><span class="lineNum">    1761 </span>            :                 case ARM_LDRSH_POST:</a>
<a name="1762"><span class="lineNum">    1762 </span>            :                 case ARM_LDRSB:</a>
<a name="1763"><span class="lineNum">    1763 </span>            :                 case ARM_LDRSB_PRE:</a>
<a name="1764"><span class="lineNum">    1764 </span>            :                 case ARM_LDRSB_POST:</a>
<a name="1765"><span class="lineNum">    1765 </span>            :                         if (type &amp;&amp; Rn == 15){</a>
<a name="1766"><span class="lineNum">    1766 </span>            :                                 if (Rt == 15)</a>
<a name="1767"><span class="lineNum">    1767 </span>            :                                         S = MCDisassembler_SoftFail;</a>
<a name="1768"><span class="lineNum">    1768 </span>            :                                 break;</a>
<a name="1769"><span class="lineNum">    1769 </span>            :                         }</a>
<a name="1770"><span class="lineNum">    1770 </span>            :                         if (type &amp;&amp; (Rt == 15 || (writeback &amp;&amp; Rn == Rt)))</a>
<a name="1771"><span class="lineNum">    1771 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1772"><span class="lineNum">    1772 </span>            :                         if (!type &amp;&amp; (Rt == 15 || Rm == 15))</a>
<a name="1773"><span class="lineNum">    1773 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1774"><span class="lineNum">    1774 </span>            :                         if (!type &amp;&amp; writeback &amp;&amp; (Rn == 15 || Rn == Rt))</a>
<a name="1775"><span class="lineNum">    1775 </span>            :                                 S = MCDisassembler_SoftFail;</a>
<a name="1776"><span class="lineNum">    1776 </span>            :                         break;</a>
<a name="1777"><span class="lineNum">    1777 </span>            :                 default:</a>
<a name="1778"><span class="lineNum">    1778 </span>            :                         break;</a>
<a name="1779"><span class="lineNum">    1779 </span>            :         }</a>
<a name="1780"><span class="lineNum">    1780 </span>            : </a>
<a name="1781"><span class="lineNum">    1781 </span>            :         if (writeback) { // Writeback</a>
<a name="1782"><span class="lineNum">    1782 </span>            :                 Inst-&gt;writeback = true;</a>
<a name="1783"><span class="lineNum">    1783 </span>            :                 if (P)</a>
<a name="1784"><span class="lineNum">    1784 </span>            :                         U |= ARMII_IndexModePre &lt;&lt; 9;</a>
<a name="1785"><span class="lineNum">    1785 </span>            :                 else</a>
<a name="1786"><span class="lineNum">    1786 </span>            :                         U |= ARMII_IndexModePost &lt;&lt; 9;</a>
<a name="1787"><span class="lineNum">    1787 </span>            : </a>
<a name="1788"><span class="lineNum">    1788 </span>            :                 // On stores, the writeback operand precedes Rt.</a>
<a name="1789"><span class="lineNum">    1789 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="1790"><span class="lineNum">    1790 </span>            :                         case ARM_STRD:</a>
<a name="1791"><span class="lineNum">    1791 </span>            :                         case ARM_STRD_PRE:</a>
<a name="1792"><span class="lineNum">    1792 </span>            :                         case ARM_STRD_POST:</a>
<a name="1793"><span class="lineNum">    1793 </span>            :                         case ARM_STRH:</a>
<a name="1794"><span class="lineNum">    1794 </span>            :                         case ARM_STRH_PRE:</a>
<a name="1795"><span class="lineNum">    1795 </span>            :                         case ARM_STRH_POST:</a>
<a name="1796"><span class="lineNum">    1796 </span>            :                                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1797"><span class="lineNum">    1797 </span>            :                                         return MCDisassembler_Fail;</a>
<a name="1798"><span class="lineNum">    1798 </span>            :                                 break;</a>
<a name="1799"><span class="lineNum">    1799 </span>            :                         default:</a>
<a name="1800"><span class="lineNum">    1800 </span>            :                                 break;</a>
<a name="1801"><span class="lineNum">    1801 </span>            :                 }</a>
<a name="1802"><span class="lineNum">    1802 </span>            :         }</a>
<a name="1803"><span class="lineNum">    1803 </span>            : </a>
<a name="1804"><span class="lineNum">    1804 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="1805"><span class="lineNum">    1805 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1806"><span class="lineNum">    1806 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="1807"><span class="lineNum">    1807 </span>            :                 case ARM_STRD:</a>
<a name="1808"><span class="lineNum">    1808 </span>            :                 case ARM_STRD_PRE:</a>
<a name="1809"><span class="lineNum">    1809 </span>            :                 case ARM_STRD_POST:</a>
<a name="1810"><span class="lineNum">    1810 </span>            :                 case ARM_LDRD:</a>
<a name="1811"><span class="lineNum">    1811 </span>            :                 case ARM_LDRD_PRE:</a>
<a name="1812"><span class="lineNum">    1812 </span>            :                 case ARM_LDRD_POST:</a>
<a name="1813"><span class="lineNum">    1813 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt+1, Address, Decoder)))</a>
<a name="1814"><span class="lineNum">    1814 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="1815"><span class="lineNum">    1815 </span>            :                         break;</a>
<a name="1816"><span class="lineNum">    1816 </span>            :                 default:</a>
<a name="1817"><span class="lineNum">    1817 </span>            :                         break;</a>
<a name="1818"><span class="lineNum">    1818 </span>            :         }</a>
<a name="1819"><span class="lineNum">    1819 </span>            : </a>
<a name="1820"><span class="lineNum">    1820 </span>            :         if (writeback) {</a>
<a name="1821"><span class="lineNum">    1821 </span>            :                 // On loads, the writeback operand comes after Rt.</a>
<a name="1822"><span class="lineNum">    1822 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="1823"><span class="lineNum">    1823 </span>            :                         case ARM_LDRD:</a>
<a name="1824"><span class="lineNum">    1824 </span>            :                         case ARM_LDRD_PRE:</a>
<a name="1825"><span class="lineNum">    1825 </span>            :                         case ARM_LDRD_POST:</a>
<a name="1826"><span class="lineNum">    1826 </span>            :                         case ARM_LDRH:</a>
<a name="1827"><span class="lineNum">    1827 </span>            :                         case ARM_LDRH_PRE:</a>
<a name="1828"><span class="lineNum">    1828 </span>            :                         case ARM_LDRH_POST:</a>
<a name="1829"><span class="lineNum">    1829 </span>            :                         case ARM_LDRSH:</a>
<a name="1830"><span class="lineNum">    1830 </span>            :                         case ARM_LDRSH_PRE:</a>
<a name="1831"><span class="lineNum">    1831 </span>            :                         case ARM_LDRSH_POST:</a>
<a name="1832"><span class="lineNum">    1832 </span>            :                         case ARM_LDRSB:</a>
<a name="1833"><span class="lineNum">    1833 </span>            :                         case ARM_LDRSB_PRE:</a>
<a name="1834"><span class="lineNum">    1834 </span>            :                         case ARM_LDRSB_POST:</a>
<a name="1835"><span class="lineNum">    1835 </span>            :                         case ARM_LDRHTr:</a>
<a name="1836"><span class="lineNum">    1836 </span>            :                         case ARM_LDRSBTr:</a>
<a name="1837"><span class="lineNum">    1837 </span>            :                                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1838"><span class="lineNum">    1838 </span>            :                                         return MCDisassembler_Fail;</a>
<a name="1839"><span class="lineNum">    1839 </span>            :                                 break;</a>
<a name="1840"><span class="lineNum">    1840 </span>            :                         default:</a>
<a name="1841"><span class="lineNum">    1841 </span>            :                                 break;</a>
<a name="1842"><span class="lineNum">    1842 </span>            :                 }</a>
<a name="1843"><span class="lineNum">    1843 </span>            :         }</a>
<a name="1844"><span class="lineNum">    1844 </span>            : </a>
<a name="1845"><span class="lineNum">    1845 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1846"><span class="lineNum">    1846 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1847"><span class="lineNum">    1847 </span>            : </a>
<a name="1848"><span class="lineNum">    1848 </span>            :         if (type) {</a>
<a name="1849"><span class="lineNum">    1849 </span>            :                 MCOperand_CreateReg0(Inst, 0);</a>
<a name="1850"><span class="lineNum">    1850 </span>            :                 MCOperand_CreateImm0(Inst, U | (imm &lt;&lt; 4) | Rm);</a>
<a name="1851"><span class="lineNum">    1851 </span>            :         } else {</a>
<a name="1852"><span class="lineNum">    1852 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="1853"><span class="lineNum">    1853 </span>            :                         return MCDisassembler_Fail;</a>
<a name="1854"><span class="lineNum">    1854 </span>            :                 MCOperand_CreateImm0(Inst, U);</a>
<a name="1855"><span class="lineNum">    1855 </span>            :         }</a>
<a name="1856"><span class="lineNum">    1856 </span>            : </a>
<a name="1857"><span class="lineNum">    1857 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="1858"><span class="lineNum">    1858 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1859"><span class="lineNum">    1859 </span>            : </a>
<a name="1860"><span class="lineNum">    1860 </span>            :         return S;</a>
<a name="1861"><span class="lineNum">    1861 </span>            : }</a>
<a name="1862"><span class="lineNum">    1862 </span>            : </a>
<a name="1863"><span class="lineNum">    1863 </span>            : static DecodeStatus DecodeRFEInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="1864"><span class="lineNum">    1864 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1865"><span class="lineNum">    1865 </span>            : {</a>
<a name="1866"><span class="lineNum">    1866 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1867"><span class="lineNum">    1867 </span>            : </a>
<a name="1868"><span class="lineNum">    1868 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="1869"><span class="lineNum">    1869 </span>            :         unsigned mode = fieldFromInstruction_4(Insn, 23, 2);</a>
<a name="1870"><span class="lineNum">    1870 </span>            : </a>
<a name="1871"><span class="lineNum">    1871 </span>            :         switch (mode) {</a>
<a name="1872"><span class="lineNum">    1872 </span>            :                 case 0:</a>
<a name="1873"><span class="lineNum">    1873 </span>            :                         mode = ARM_AM_da;</a>
<a name="1874"><span class="lineNum">    1874 </span>            :                         break;</a>
<a name="1875"><span class="lineNum">    1875 </span>            :                 case 1:</a>
<a name="1876"><span class="lineNum">    1876 </span>            :                         mode = ARM_AM_ia;</a>
<a name="1877"><span class="lineNum">    1877 </span>            :                         break;</a>
<a name="1878"><span class="lineNum">    1878 </span>            :                 case 2:</a>
<a name="1879"><span class="lineNum">    1879 </span>            :                         mode = ARM_AM_db;</a>
<a name="1880"><span class="lineNum">    1880 </span>            :                         break;</a>
<a name="1881"><span class="lineNum">    1881 </span>            :                 case 3:</a>
<a name="1882"><span class="lineNum">    1882 </span>            :                         mode = ARM_AM_ib;</a>
<a name="1883"><span class="lineNum">    1883 </span>            :                         break;</a>
<a name="1884"><span class="lineNum">    1884 </span>            :         }</a>
<a name="1885"><span class="lineNum">    1885 </span>            : </a>
<a name="1886"><span class="lineNum">    1886 </span>            :         MCOperand_CreateImm0(Inst, mode);</a>
<a name="1887"><span class="lineNum">    1887 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1888"><span class="lineNum">    1888 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1889"><span class="lineNum">    1889 </span>            : </a>
<a name="1890"><span class="lineNum">    1890 </span>            :         return S;</a>
<a name="1891"><span class="lineNum">    1891 </span>            : }</a>
<a name="1892"><span class="lineNum">    1892 </span>            : </a>
<a name="1893"><span class="lineNum">    1893 </span>            : static DecodeStatus DecodeQADDInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="1894"><span class="lineNum">    1894 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="1895"><span class="lineNum">    1895 </span>            : {</a>
<a name="1896"><span class="lineNum">    1896 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1897"><span class="lineNum">    1897 </span>            : </a>
<a name="1898"><span class="lineNum">    1898 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="1899"><span class="lineNum">    1899 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="1900"><span class="lineNum">    1900 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="1901"><span class="lineNum">    1901 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="1902"><span class="lineNum">    1902 </span>            : </a>
<a name="1903"><span class="lineNum">    1903 </span>            :         if (pred == 0xF)</a>
<a name="1904"><span class="lineNum">    1904 </span>            :                 return DecodeCPSInstruction(Inst, Insn, Address, Decoder);</a>
<a name="1905"><span class="lineNum">    1905 </span>            : </a>
<a name="1906"><span class="lineNum">    1906 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="1907"><span class="lineNum">    1907 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1908"><span class="lineNum">    1908 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="1909"><span class="lineNum">    1909 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1910"><span class="lineNum">    1910 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1911"><span class="lineNum">    1911 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1912"><span class="lineNum">    1912 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="1913"><span class="lineNum">    1913 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1914"><span class="lineNum">    1914 </span>            :         return S;</a>
<a name="1915"><span class="lineNum">    1915 </span>            : }</a>
<a name="1916"><span class="lineNum">    1916 </span>            : </a>
<a name="1917"><span class="lineNum">    1917 </span>            : static DecodeStatus DecodeMemMultipleWritebackInstruction(MCInst *Inst,</a>
<a name="1918"><span class="lineNum">    1918 </span>            :                 unsigned Insn, uint64_t Address, const void *Decoder)</a>
<a name="1919"><span class="lineNum">    1919 </span>            : {</a>
<a name="1920"><span class="lineNum">    1920 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="1921"><span class="lineNum">    1921 </span>            : </a>
<a name="1922"><span class="lineNum">    1922 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="1923"><span class="lineNum">    1923 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="1924"><span class="lineNum">    1924 </span>            :         unsigned reglist = fieldFromInstruction_4(Insn, 0, 16);</a>
<a name="1925"><span class="lineNum">    1925 </span>            : </a>
<a name="1926"><span class="lineNum">    1926 </span>            :         if (pred == 0xF) {</a>
<a name="1927"><span class="lineNum">    1927 </span>            :                 // Ambiguous with RFE and SRS</a>
<a name="1928"><span class="lineNum">    1928 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="1929"><span class="lineNum">    1929 </span>            :                         case ARM_LDMDA:</a>
<a name="1930"><span class="lineNum">    1930 </span>            :                                 MCInst_setOpcode(Inst, ARM_RFEDA);</a>
<a name="1931"><span class="lineNum">    1931 </span>            :                                 break;</a>
<a name="1932"><span class="lineNum">    1932 </span>            :                         case ARM_LDMDA_UPD:</a>
<a name="1933"><span class="lineNum">    1933 </span>            :                                 MCInst_setOpcode(Inst, ARM_RFEDA_UPD);</a>
<a name="1934"><span class="lineNum">    1934 </span>            :                                 break;</a>
<a name="1935"><span class="lineNum">    1935 </span>            :                         case ARM_LDMDB:</a>
<a name="1936"><span class="lineNum">    1936 </span>            :                                 MCInst_setOpcode(Inst, ARM_RFEDB);</a>
<a name="1937"><span class="lineNum">    1937 </span>            :                                 break;</a>
<a name="1938"><span class="lineNum">    1938 </span>            :                         case ARM_LDMDB_UPD:</a>
<a name="1939"><span class="lineNum">    1939 </span>            :                                 MCInst_setOpcode(Inst, ARM_RFEDB_UPD);</a>
<a name="1940"><span class="lineNum">    1940 </span>            :                                 break;</a>
<a name="1941"><span class="lineNum">    1941 </span>            :                         case ARM_LDMIA:</a>
<a name="1942"><span class="lineNum">    1942 </span>            :                                 MCInst_setOpcode(Inst, ARM_RFEIA);</a>
<a name="1943"><span class="lineNum">    1943 </span>            :                                 break;</a>
<a name="1944"><span class="lineNum">    1944 </span>            :                         case ARM_LDMIA_UPD:</a>
<a name="1945"><span class="lineNum">    1945 </span>            :                                 MCInst_setOpcode(Inst, ARM_RFEIA_UPD);</a>
<a name="1946"><span class="lineNum">    1946 </span>            :                                 break;</a>
<a name="1947"><span class="lineNum">    1947 </span>            :                         case ARM_LDMIB:</a>
<a name="1948"><span class="lineNum">    1948 </span>            :                                 MCInst_setOpcode(Inst, ARM_RFEIB);</a>
<a name="1949"><span class="lineNum">    1949 </span>            :                                 break;</a>
<a name="1950"><span class="lineNum">    1950 </span>            :                         case ARM_LDMIB_UPD:</a>
<a name="1951"><span class="lineNum">    1951 </span>            :                                 MCInst_setOpcode(Inst, ARM_RFEIB_UPD);</a>
<a name="1952"><span class="lineNum">    1952 </span>            :                                 break;</a>
<a name="1953"><span class="lineNum">    1953 </span>            :                         case ARM_STMDA:</a>
<a name="1954"><span class="lineNum">    1954 </span>            :                                 MCInst_setOpcode(Inst, ARM_SRSDA);</a>
<a name="1955"><span class="lineNum">    1955 </span>            :                                 break;</a>
<a name="1956"><span class="lineNum">    1956 </span>            :                         case ARM_STMDA_UPD:</a>
<a name="1957"><span class="lineNum">    1957 </span>            :                                 MCInst_setOpcode(Inst, ARM_SRSDA_UPD);</a>
<a name="1958"><span class="lineNum">    1958 </span>            :                                 break;</a>
<a name="1959"><span class="lineNum">    1959 </span>            :                         case ARM_STMDB:</a>
<a name="1960"><span class="lineNum">    1960 </span>            :                                 MCInst_setOpcode(Inst, ARM_SRSDB);</a>
<a name="1961"><span class="lineNum">    1961 </span>            :                                 break;</a>
<a name="1962"><span class="lineNum">    1962 </span>            :                         case ARM_STMDB_UPD:</a>
<a name="1963"><span class="lineNum">    1963 </span>            :                                 MCInst_setOpcode(Inst, ARM_SRSDB_UPD);</a>
<a name="1964"><span class="lineNum">    1964 </span>            :                                 break;</a>
<a name="1965"><span class="lineNum">    1965 </span>            :                         case ARM_STMIA:</a>
<a name="1966"><span class="lineNum">    1966 </span>            :                                 MCInst_setOpcode(Inst, ARM_SRSIA);</a>
<a name="1967"><span class="lineNum">    1967 </span>            :                                 break;</a>
<a name="1968"><span class="lineNum">    1968 </span>            :                         case ARM_STMIA_UPD:</a>
<a name="1969"><span class="lineNum">    1969 </span>            :                                 MCInst_setOpcode(Inst, ARM_SRSIA_UPD);</a>
<a name="1970"><span class="lineNum">    1970 </span>            :                                 break;</a>
<a name="1971"><span class="lineNum">    1971 </span>            :                         case ARM_STMIB:</a>
<a name="1972"><span class="lineNum">    1972 </span>            :                                 MCInst_setOpcode(Inst, ARM_SRSIB);</a>
<a name="1973"><span class="lineNum">    1973 </span>            :                                 break;</a>
<a name="1974"><span class="lineNum">    1974 </span>            :                         case ARM_STMIB_UPD:</a>
<a name="1975"><span class="lineNum">    1975 </span>            :                                 MCInst_setOpcode(Inst, ARM_SRSIB_UPD);</a>
<a name="1976"><span class="lineNum">    1976 </span>            :                                 break;</a>
<a name="1977"><span class="lineNum">    1977 </span>            :                         default:</a>
<a name="1978"><span class="lineNum">    1978 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="1979"><span class="lineNum">    1979 </span>            :                 }</a>
<a name="1980"><span class="lineNum">    1980 </span>            : </a>
<a name="1981"><span class="lineNum">    1981 </span>            :                 // For stores (which become SRS's, the only operand is the mode.</a>
<a name="1982"><span class="lineNum">    1982 </span>            :                 if (fieldFromInstruction_4(Insn, 20, 1) == 0) {</a>
<a name="1983"><span class="lineNum">    1983 </span>            :                         // Check SRS encoding constraints</a>
<a name="1984"><span class="lineNum">    1984 </span>            :                         if (!(fieldFromInstruction_4(Insn, 22, 1) == 1 &amp;&amp;</a>
<a name="1985"><span class="lineNum">    1985 </span>            :                                                 fieldFromInstruction_4(Insn, 20, 1) == 0))</a>
<a name="1986"><span class="lineNum">    1986 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="1987"><span class="lineNum">    1987 </span>            : </a>
<a name="1988"><span class="lineNum">    1988 </span>            :                         MCOperand_CreateImm0(Inst, fieldFromInstruction_4(Insn, 0, 4));</a>
<a name="1989"><span class="lineNum">    1989 </span>            :                         return S;</a>
<a name="1990"><span class="lineNum">    1990 </span>            :                 }</a>
<a name="1991"><span class="lineNum">    1991 </span>            : </a>
<a name="1992"><span class="lineNum">    1992 </span>            :                 return DecodeRFEInstruction(Inst, Insn, Address, Decoder);</a>
<a name="1993"><span class="lineNum">    1993 </span>            :         }</a>
<a name="1994"><span class="lineNum">    1994 </span>            : </a>
<a name="1995"><span class="lineNum">    1995 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1996"><span class="lineNum">    1996 </span>            :                 return MCDisassembler_Fail;</a>
<a name="1997"><span class="lineNum">    1997 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="1998"><span class="lineNum">    1998 </span>            :                 return MCDisassembler_Fail; // Tied</a>
<a name="1999"><span class="lineNum">    1999 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="2000"><span class="lineNum">    2000 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2001"><span class="lineNum">    2001 </span>            :         if (!Check(&amp;S, DecodeRegListOperand(Inst, reglist, Address, Decoder)))</a>
<a name="2002"><span class="lineNum">    2002 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2003"><span class="lineNum">    2003 </span>            : </a>
<a name="2004"><span class="lineNum">    2004 </span>            :         return S;</a>
<a name="2005"><span class="lineNum">    2005 </span>            : }</a>
<a name="2006"><span class="lineNum">    2006 </span>            : </a>
<a name="2007"><span class="lineNum">    2007 </span>            : static DecodeStatus DecodeCPSInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2008"><span class="lineNum">    2008 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2009"><span class="lineNum">    2009 </span>            : {</a>
<a name="2010"><span class="lineNum">    2010 </span>            :         unsigned imod = fieldFromInstruction_4(Insn, 18, 2);</a>
<a name="2011"><span class="lineNum">    2011 </span>            :         unsigned M = fieldFromInstruction_4(Insn, 17, 1);</a>
<a name="2012"><span class="lineNum">    2012 </span>            :         unsigned iflags = fieldFromInstruction_4(Insn, 6, 3);</a>
<a name="2013"><span class="lineNum">    2013 </span>            :         unsigned mode = fieldFromInstruction_4(Insn, 0, 5);</a>
<a name="2014"><span class="lineNum">    2014 </span>            : </a>
<a name="2015"><span class="lineNum">    2015 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2016"><span class="lineNum">    2016 </span>            : </a>
<a name="2017"><span class="lineNum">    2017 </span>            :         // This decoder is called from multiple location that do not check</a>
<a name="2018"><span class="lineNum">    2018 </span>            :         // the full encoding is valid before they do.</a>
<a name="2019"><span class="lineNum">    2019 </span>            :         if (fieldFromInstruction_4(Insn, 5, 1) != 0 ||</a>
<a name="2020"><span class="lineNum">    2020 </span>            :                         fieldFromInstruction_4(Insn, 16, 1) != 0 ||</a>
<a name="2021"><span class="lineNum">    2021 </span>            :                         fieldFromInstruction_4(Insn, 20, 8) != 0x10)</a>
<a name="2022"><span class="lineNum">    2022 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2023"><span class="lineNum">    2023 </span>            : </a>
<a name="2024"><span class="lineNum">    2024 </span>            :         // imod == '01' --&gt; UNPREDICTABLE</a>
<a name="2025"><span class="lineNum">    2025 </span>            :         // NOTE: Even though this is technically UNPREDICTABLE, we choose to</a>
<a name="2026"><span class="lineNum">    2026 </span>            :         // return failure here.  The '01' imod value is unprintable, so there's</a>
<a name="2027"><span class="lineNum">    2027 </span>            :         // nothing useful we could do even if we returned UNPREDICTABLE.</a>
<a name="2028"><span class="lineNum">    2028 </span>            : </a>
<a name="2029"><span class="lineNum">    2029 </span>            :         if (imod == 1) return MCDisassembler_Fail;</a>
<a name="2030"><span class="lineNum">    2030 </span>            : </a>
<a name="2031"><span class="lineNum">    2031 </span>            :         if (imod &amp;&amp; M) {</a>
<a name="2032"><span class="lineNum">    2032 </span>            :                 MCInst_setOpcode(Inst, ARM_CPS3p);</a>
<a name="2033"><span class="lineNum">    2033 </span>            :                 MCOperand_CreateImm0(Inst, imod);</a>
<a name="2034"><span class="lineNum">    2034 </span>            :                 MCOperand_CreateImm0(Inst, iflags);</a>
<a name="2035"><span class="lineNum">    2035 </span>            :                 MCOperand_CreateImm0(Inst, mode);</a>
<a name="2036"><span class="lineNum">    2036 </span>            :         } else if (imod &amp;&amp; !M) {</a>
<a name="2037"><span class="lineNum">    2037 </span>            :                 MCInst_setOpcode(Inst, ARM_CPS2p);</a>
<a name="2038"><span class="lineNum">    2038 </span>            :                 MCOperand_CreateImm0(Inst, imod);</a>
<a name="2039"><span class="lineNum">    2039 </span>            :                 MCOperand_CreateImm0(Inst, iflags);</a>
<a name="2040"><span class="lineNum">    2040 </span>            :                 if (mode) S = MCDisassembler_SoftFail;</a>
<a name="2041"><span class="lineNum">    2041 </span>            :         } else if (!imod &amp;&amp; M) {</a>
<a name="2042"><span class="lineNum">    2042 </span>            :                 MCInst_setOpcode(Inst, ARM_CPS1p);</a>
<a name="2043"><span class="lineNum">    2043 </span>            :                 MCOperand_CreateImm0(Inst, mode);</a>
<a name="2044"><span class="lineNum">    2044 </span>            :                 if (iflags) S = MCDisassembler_SoftFail;</a>
<a name="2045"><span class="lineNum">    2045 </span>            :         } else {</a>
<a name="2046"><span class="lineNum">    2046 </span>            :                 // imod == '00' &amp;&amp; M == '0' --&gt; UNPREDICTABLE</a>
<a name="2047"><span class="lineNum">    2047 </span>            :                 MCInst_setOpcode(Inst, ARM_CPS1p);</a>
<a name="2048"><span class="lineNum">    2048 </span>            :                 MCOperand_CreateImm0(Inst, mode);</a>
<a name="2049"><span class="lineNum">    2049 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="2050"><span class="lineNum">    2050 </span>            :         }</a>
<a name="2051"><span class="lineNum">    2051 </span>            : </a>
<a name="2052"><span class="lineNum">    2052 </span>            :         return S;</a>
<a name="2053"><span class="lineNum">    2053 </span>            : }</a>
<a name="2054"><span class="lineNum">    2054 </span>            : </a>
<a name="2055"><span class="lineNum">    2055 </span>            : static DecodeStatus DecodeT2CPSInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2056"><span class="lineNum">    2056 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2057"><span class="lineNum">    2057 </span>            : {</a>
<a name="2058"><span class="lineNum">    2058 </span>            :         unsigned imod = fieldFromInstruction_4(Insn, 9, 2);</a>
<a name="2059"><span class="lineNum">    2059 </span>            :         unsigned M = fieldFromInstruction_4(Insn, 8, 1);</a>
<a name="2060"><span class="lineNum">    2060 </span>            :         unsigned iflags = fieldFromInstruction_4(Insn, 5, 3);</a>
<a name="2061"><span class="lineNum">    2061 </span>            :         unsigned mode = fieldFromInstruction_4(Insn, 0, 5);</a>
<a name="2062"><span class="lineNum">    2062 </span>            : </a>
<a name="2063"><span class="lineNum">    2063 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2064"><span class="lineNum">    2064 </span>            : </a>
<a name="2065"><span class="lineNum">    2065 </span>            :         // imod == '01' --&gt; UNPREDICTABLE</a>
<a name="2066"><span class="lineNum">    2066 </span>            :         // NOTE: Even though this is technically UNPREDICTABLE, we choose to</a>
<a name="2067"><span class="lineNum">    2067 </span>            :         // return failure here.  The '01' imod value is unprintable, so there's</a>
<a name="2068"><span class="lineNum">    2068 </span>            :         // nothing useful we could do even if we returned UNPREDICTABLE.</a>
<a name="2069"><span class="lineNum">    2069 </span>            : </a>
<a name="2070"><span class="lineNum">    2070 </span>            :         if (imod == 1) return MCDisassembler_Fail;</a>
<a name="2071"><span class="lineNum">    2071 </span>            : </a>
<a name="2072"><span class="lineNum">    2072 </span>            :         if (imod &amp;&amp; M) {</a>
<a name="2073"><span class="lineNum">    2073 </span>            :                 MCInst_setOpcode(Inst, ARM_t2CPS3p);</a>
<a name="2074"><span class="lineNum">    2074 </span>            :                 MCOperand_CreateImm0(Inst, imod);</a>
<a name="2075"><span class="lineNum">    2075 </span>            :                 MCOperand_CreateImm0(Inst, iflags);</a>
<a name="2076"><span class="lineNum">    2076 </span>            :                 MCOperand_CreateImm0(Inst, mode);</a>
<a name="2077"><span class="lineNum">    2077 </span>            :         } else if (imod &amp;&amp; !M) {</a>
<a name="2078"><span class="lineNum">    2078 </span>            :                 MCInst_setOpcode(Inst, ARM_t2CPS2p);</a>
<a name="2079"><span class="lineNum">    2079 </span>            :                 MCOperand_CreateImm0(Inst, imod);</a>
<a name="2080"><span class="lineNum">    2080 </span>            :                 MCOperand_CreateImm0(Inst, iflags);</a>
<a name="2081"><span class="lineNum">    2081 </span>            :                 if (mode) S = MCDisassembler_SoftFail;</a>
<a name="2082"><span class="lineNum">    2082 </span>            :         } else if (!imod &amp;&amp; M) {</a>
<a name="2083"><span class="lineNum">    2083 </span>            :                 MCInst_setOpcode(Inst, ARM_t2CPS1p);</a>
<a name="2084"><span class="lineNum">    2084 </span>            :                 MCOperand_CreateImm0(Inst, mode);</a>
<a name="2085"><span class="lineNum">    2085 </span>            :                 if (iflags) S = MCDisassembler_SoftFail;</a>
<a name="2086"><span class="lineNum">    2086 </span>            :         } else {</a>
<a name="2087"><span class="lineNum">    2087 </span>            :                 // imod == '00' &amp;&amp; M == '0' --&gt; this is a HINT instruction</a>
<a name="2088"><span class="lineNum">    2088 </span>            :                 int imm = fieldFromInstruction_4(Insn, 0, 8);</a>
<a name="2089"><span class="lineNum">    2089 </span>            :                 // HINT are defined only for immediate in [0..4]</a>
<a name="2090"><span class="lineNum">    2090 </span>            :                 if(imm &gt; 4) return MCDisassembler_Fail;</a>
<a name="2091"><span class="lineNum">    2091 </span>            :                 MCInst_setOpcode(Inst, ARM_t2HINT);</a>
<a name="2092"><span class="lineNum">    2092 </span>            :                 MCOperand_CreateImm0(Inst, imm);</a>
<a name="2093"><span class="lineNum">    2093 </span>            :         }</a>
<a name="2094"><span class="lineNum">    2094 </span>            : </a>
<a name="2095"><span class="lineNum">    2095 </span>            :         return S;</a>
<a name="2096"><span class="lineNum">    2096 </span>            : }</a>
<a name="2097"><span class="lineNum">    2097 </span>            : </a>
<a name="2098"><span class="lineNum">    2098 </span>            : static DecodeStatus DecodeT2MOVTWInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2099"><span class="lineNum">    2099 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2100"><span class="lineNum">    2100 </span>            : {</a>
<a name="2101"><span class="lineNum">    2101 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2102"><span class="lineNum">    2102 </span>            : </a>
<a name="2103"><span class="lineNum">    2103 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="2104"><span class="lineNum">    2104 </span>            :         unsigned imm = 0;</a>
<a name="2105"><span class="lineNum">    2105 </span>            : </a>
<a name="2106"><span class="lineNum">    2106 </span>            :         imm |= (fieldFromInstruction_4(Insn, 0, 8) &lt;&lt; 0);</a>
<a name="2107"><span class="lineNum">    2107 </span>            :         imm |= (fieldFromInstruction_4(Insn, 12, 3) &lt;&lt; 8);</a>
<a name="2108"><span class="lineNum">    2108 </span>            :         imm |= (fieldFromInstruction_4(Insn, 16, 4) &lt;&lt; 12);</a>
<a name="2109"><span class="lineNum">    2109 </span>            :         imm |= (fieldFromInstruction_4(Insn, 26, 1) &lt;&lt; 11);</a>
<a name="2110"><span class="lineNum">    2110 </span>            : </a>
<a name="2111"><span class="lineNum">    2111 </span>            :         if (MCInst_getOpcode(Inst) == ARM_t2MOVTi16)</a>
<a name="2112"><span class="lineNum">    2112 </span>            :                 if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2113"><span class="lineNum">    2113 </span>            :                         return MCDisassembler_Fail;</a>
<a name="2114"><span class="lineNum">    2114 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2115"><span class="lineNum">    2115 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2116"><span class="lineNum">    2116 </span>            : </a>
<a name="2117"><span class="lineNum">    2117 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="2118"><span class="lineNum">    2118 </span>            : </a>
<a name="2119"><span class="lineNum">    2119 </span>            :         return S;</a>
<a name="2120"><span class="lineNum">    2120 </span>            : }</a>
<a name="2121"><span class="lineNum">    2121 </span>            : </a>
<a name="2122"><span class="lineNum">    2122 </span>            : static DecodeStatus DecodeArmMOVTWInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2123"><span class="lineNum">    2123 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2124"><span class="lineNum">    2124 </span>            : {</a>
<a name="2125"><span class="lineNum">    2125 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2126"><span class="lineNum">    2126 </span>            : </a>
<a name="2127"><span class="lineNum">    2127 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="2128"><span class="lineNum">    2128 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="2129"><span class="lineNum">    2129 </span>            :         unsigned imm = 0;</a>
<a name="2130"><span class="lineNum">    2130 </span>            : </a>
<a name="2131"><span class="lineNum">    2131 </span>            :         imm |= (fieldFromInstruction_4(Insn, 0, 12) &lt;&lt; 0);</a>
<a name="2132"><span class="lineNum">    2132 </span>            :         imm |= (fieldFromInstruction_4(Insn, 16, 4) &lt;&lt; 12);</a>
<a name="2133"><span class="lineNum">    2133 </span>            : </a>
<a name="2134"><span class="lineNum">    2134 </span>            :         if (MCInst_getOpcode(Inst) == ARM_MOVTi16)</a>
<a name="2135"><span class="lineNum">    2135 </span>            :                 if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2136"><span class="lineNum">    2136 </span>            :                         return MCDisassembler_Fail;</a>
<a name="2137"><span class="lineNum">    2137 </span>            : </a>
<a name="2138"><span class="lineNum">    2138 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2139"><span class="lineNum">    2139 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2140"><span class="lineNum">    2140 </span>            : </a>
<a name="2141"><span class="lineNum">    2141 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="2142"><span class="lineNum">    2142 </span>            : </a>
<a name="2143"><span class="lineNum">    2143 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="2144"><span class="lineNum">    2144 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2145"><span class="lineNum">    2145 </span>            : </a>
<a name="2146"><span class="lineNum">    2146 </span>            :         return S;</a>
<a name="2147"><span class="lineNum">    2147 </span>            : }</a>
<a name="2148"><span class="lineNum">    2148 </span>            : </a>
<a name="2149"><span class="lineNum">    2149 </span>            : static DecodeStatus DecodeSMLAInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2150"><span class="lineNum">    2150 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2151"><span class="lineNum">    2151 </span>            : {</a>
<a name="2152"><span class="lineNum">    2152 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2153"><span class="lineNum">    2153 </span>            : </a>
<a name="2154"><span class="lineNum">    2154 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="2155"><span class="lineNum">    2155 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="2156"><span class="lineNum">    2156 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="2157"><span class="lineNum">    2157 </span>            :         unsigned Ra = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="2158"><span class="lineNum">    2158 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="2159"><span class="lineNum">    2159 </span>            : </a>
<a name="2160"><span class="lineNum">    2160 </span>            :         if (pred == 0xF)</a>
<a name="2161"><span class="lineNum">    2161 </span>            :                 return DecodeCPSInstruction(Inst, Insn, Address, Decoder);</a>
<a name="2162"><span class="lineNum">    2162 </span>            : </a>
<a name="2163"><span class="lineNum">    2163 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2164"><span class="lineNum">    2164 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2165"><span class="lineNum">    2165 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="2166"><span class="lineNum">    2166 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2167"><span class="lineNum">    2167 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="2168"><span class="lineNum">    2168 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2169"><span class="lineNum">    2169 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Ra, Address, Decoder)))</a>
<a name="2170"><span class="lineNum">    2170 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2171"><span class="lineNum">    2171 </span>            : </a>
<a name="2172"><span class="lineNum">    2172 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="2173"><span class="lineNum">    2173 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2174"><span class="lineNum">    2174 </span>            : </a>
<a name="2175"><span class="lineNum">    2175 </span>            :         return S;</a>
<a name="2176"><span class="lineNum">    2176 </span>            : }</a>
<a name="2177"><span class="lineNum">    2177 </span>            : </a>
<a name="2178"><span class="lineNum">    2178 </span>            : static DecodeStatus DecodeAddrModeImm12Operand(MCInst *Inst, unsigned Val,</a>
<a name="2179"><span class="lineNum">    2179 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2180"><span class="lineNum">    2180 </span>            : {</a>
<a name="2181"><span class="lineNum">    2181 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2182"><span class="lineNum">    2182 </span>            : </a>
<a name="2183"><span class="lineNum">    2183 </span>            :         unsigned add = fieldFromInstruction_4(Val, 12, 1);</a>
<a name="2184"><span class="lineNum">    2184 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 0, 12);</a>
<a name="2185"><span class="lineNum">    2185 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 13, 4);</a>
<a name="2186"><span class="lineNum">    2186 </span>            : </a>
<a name="2187"><span class="lineNum">    2187 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="2188"><span class="lineNum">    2188 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2189"><span class="lineNum">    2189 </span>            : </a>
<a name="2190"><span class="lineNum">    2190 </span>            :         if (!add) imm *= (unsigned int)-1;</a>
<a name="2191"><span class="lineNum">    2191 </span>            :         if (imm == 0 &amp;&amp; !add) imm = (unsigned int)INT32_MIN;</a>
<a name="2192"><span class="lineNum">    2192 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="2193"><span class="lineNum">    2193 </span>            :         //if (Rn == 15)</a>
<a name="2194"><span class="lineNum">    2194 </span>            :         //  tryAddingPcLoadReferenceComment(Address, Address + imm + 8, Decoder);</a>
<a name="2195"><span class="lineNum">    2195 </span>            : </a>
<a name="2196"><span class="lineNum">    2196 </span>            :         return S;</a>
<a name="2197"><span class="lineNum">    2197 </span>            : }</a>
<a name="2198"><span class="lineNum">    2198 </span>            : </a>
<a name="2199"><span class="lineNum">    2199 </span>            : static DecodeStatus DecodeAddrMode5Operand(MCInst *Inst, unsigned Val,</a>
<a name="2200"><span class="lineNum">    2200 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2201"><span class="lineNum">    2201 </span>            : {</a>
<a name="2202"><span class="lineNum">    2202 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2203"><span class="lineNum">    2203 </span>            : </a>
<a name="2204"><span class="lineNum">    2204 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 9, 4);</a>
<a name="2205"><span class="lineNum">    2205 </span>            :         unsigned U = fieldFromInstruction_4(Val, 8, 1);</a>
<a name="2206"><span class="lineNum">    2206 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 0, 8);</a>
<a name="2207"><span class="lineNum">    2207 </span>            : </a>
<a name="2208"><span class="lineNum">    2208 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="2209"><span class="lineNum">    2209 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2210"><span class="lineNum">    2210 </span>            : </a>
<a name="2211"><span class="lineNum">    2211 </span>            :         if (U)</a>
<a name="2212"><span class="lineNum">    2212 </span>            :                 MCOperand_CreateImm0(Inst, ARM_AM_getAM5Opc(ARM_AM_add, (unsigned char)imm));</a>
<a name="2213"><span class="lineNum">    2213 </span>            :         else</a>
<a name="2214"><span class="lineNum">    2214 </span>            :                 MCOperand_CreateImm0(Inst, ARM_AM_getAM5Opc(ARM_AM_sub, (unsigned char)imm));</a>
<a name="2215"><span class="lineNum">    2215 </span>            : </a>
<a name="2216"><span class="lineNum">    2216 </span>            :         return S;</a>
<a name="2217"><span class="lineNum">    2217 </span>            : }</a>
<a name="2218"><span class="lineNum">    2218 </span>            : </a>
<a name="2219"><span class="lineNum">    2219 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeAddrMode7Operand(MCInst *Inst, unsigned Val,</span></a>
<a name="2220"><span class="lineNum">    2220 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2221"><span class="lineNum">    2221 </span>            : {</a>
<a name="2222"><span class="lineNum">    2222 </span><span class="lineNoCov">          0 :         return DecodeGPRRegisterClass(Inst, Val, Address, Decoder);</span></a>
<a name="2223"><span class="lineNum">    2223 </span>            : }</a>
<a name="2224"><span class="lineNum">    2224 </span>            : </a>
<a name="2225"><span class="lineNum">    2225 </span>            : static DecodeStatus DecodeT2BInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2226"><span class="lineNum">    2226 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2227"><span class="lineNum">    2227 </span>            : {</a>
<a name="2228"><span class="lineNum">    2228 </span>            :         DecodeStatus Status = MCDisassembler_Success;</a>
<a name="2229"><span class="lineNum">    2229 </span>            : </a>
<a name="2230"><span class="lineNum">    2230 </span>            :         // Note the J1 and J2 values are from the encoded instruction.  So here</a>
<a name="2231"><span class="lineNum">    2231 </span>            :         // change them to I1 and I2 values via as documented:</a>
<a name="2232"><span class="lineNum">    2232 </span>            :         // I1 = NOT(J1 EOR S);</a>
<a name="2233"><span class="lineNum">    2233 </span>            :         // I2 = NOT(J2 EOR S);</a>
<a name="2234"><span class="lineNum">    2234 </span>            :         // and build the imm32 with one trailing zero as documented:</a>
<a name="2235"><span class="lineNum">    2235 </span>            :         // imm32 = SignExtend(S:I1:I2:imm10:imm11:'0', 32);</a>
<a name="2236"><span class="lineNum">    2236 </span>            :         unsigned S = fieldFromInstruction_4(Insn, 26, 1);</a>
<a name="2237"><span class="lineNum">    2237 </span>            :         unsigned J1 = fieldFromInstruction_4(Insn, 13, 1);</a>
<a name="2238"><span class="lineNum">    2238 </span>            :         unsigned J2 = fieldFromInstruction_4(Insn, 11, 1);</a>
<a name="2239"><span class="lineNum">    2239 </span>            :         unsigned I1 = !(J1 ^ S);</a>
<a name="2240"><span class="lineNum">    2240 </span>            :         unsigned I2 = !(J2 ^ S);</a>
<a name="2241"><span class="lineNum">    2241 </span>            :         unsigned imm10 = fieldFromInstruction_4(Insn, 16, 10);</a>
<a name="2242"><span class="lineNum">    2242 </span>            :         unsigned imm11 = fieldFromInstruction_4(Insn, 0, 11);</a>
<a name="2243"><span class="lineNum">    2243 </span>            :         unsigned tmp = (S &lt;&lt; 23) | (I1 &lt;&lt; 22) | (I2 &lt;&lt; 21) | (imm10 &lt;&lt; 11) | imm11;</a>
<a name="2244"><span class="lineNum">    2244 </span>            :         int imm32 = SignExtend32(tmp &lt;&lt; 1, 25);</a>
<a name="2245"><span class="lineNum">    2245 </span>            :         MCOperand_CreateImm0(Inst, imm32);</a>
<a name="2246"><span class="lineNum">    2246 </span>            : </a>
<a name="2247"><span class="lineNum">    2247 </span>            :         return Status;</a>
<a name="2248"><span class="lineNum">    2248 </span>            : }</a>
<a name="2249"><span class="lineNum">    2249 </span>            : </a>
<a name="2250"><span class="lineNum">    2250 </span>            : static DecodeStatus DecodeBranchImmInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2251"><span class="lineNum">    2251 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2252"><span class="lineNum">    2252 </span>            : {</a>
<a name="2253"><span class="lineNum">    2253 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2254"><span class="lineNum">    2254 </span>            : </a>
<a name="2255"><span class="lineNum">    2255 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="2256"><span class="lineNum">    2256 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 24) &lt;&lt; 2;</a>
<a name="2257"><span class="lineNum">    2257 </span>            : </a>
<a name="2258"><span class="lineNum">    2258 </span>            :         if (pred == 0xF) {</a>
<a name="2259"><span class="lineNum">    2259 </span>            :                 MCInst_setOpcode(Inst, ARM_BLXi);</a>
<a name="2260"><span class="lineNum">    2260 </span>            :                 imm |= fieldFromInstruction_4(Insn, 24, 1) &lt;&lt; 1;</a>
<a name="2261"><span class="lineNum">    2261 </span>            :                 MCOperand_CreateImm0(Inst, SignExtend32(imm, 26));</a>
<a name="2262"><span class="lineNum">    2262 </span>            :                 return S;</a>
<a name="2263"><span class="lineNum">    2263 </span>            :         }</a>
<a name="2264"><span class="lineNum">    2264 </span>            : </a>
<a name="2265"><span class="lineNum">    2265 </span>            :         MCOperand_CreateImm0(Inst, SignExtend32(imm, 26));</a>
<a name="2266"><span class="lineNum">    2266 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="2267"><span class="lineNum">    2267 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2268"><span class="lineNum">    2268 </span>            : </a>
<a name="2269"><span class="lineNum">    2269 </span>            :         return S;</a>
<a name="2270"><span class="lineNum">    2270 </span>            : }</a>
<a name="2271"><span class="lineNum">    2271 </span>            : </a>
<a name="2272"><span class="lineNum">    2272 </span>            : </a>
<a name="2273"><span class="lineNum">    2273 </span>            : static DecodeStatus DecodeAddrMode6Operand(MCInst *Inst, unsigned Val,</a>
<a name="2274"><span class="lineNum">    2274 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2275"><span class="lineNum">    2275 </span>            : {</a>
<a name="2276"><span class="lineNum">    2276 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2277"><span class="lineNum">    2277 </span>            : </a>
<a name="2278"><span class="lineNum">    2278 </span>            :         unsigned Rm = fieldFromInstruction_4(Val, 0, 4);</a>
<a name="2279"><span class="lineNum">    2279 </span>            :         unsigned align = fieldFromInstruction_4(Val, 4, 2);</a>
<a name="2280"><span class="lineNum">    2280 </span>            : </a>
<a name="2281"><span class="lineNum">    2281 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="2282"><span class="lineNum">    2282 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2283"><span class="lineNum">    2283 </span>            :         if (!align)</a>
<a name="2284"><span class="lineNum">    2284 </span>            :                 MCOperand_CreateImm0(Inst, 0);</a>
<a name="2285"><span class="lineNum">    2285 </span>            :         else</a>
<a name="2286"><span class="lineNum">    2286 </span>            :                 MCOperand_CreateImm0(Inst, 4 &lt;&lt; align);</a>
<a name="2287"><span class="lineNum">    2287 </span>            : </a>
<a name="2288"><span class="lineNum">    2288 </span>            :         return S;</a>
<a name="2289"><span class="lineNum">    2289 </span>            : }</a>
<a name="2290"><span class="lineNum">    2290 </span>            : </a>
<a name="2291"><span class="lineNum">    2291 </span>            : static DecodeStatus DecodeVLDInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2292"><span class="lineNum">    2292 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2293"><span class="lineNum">    2293 </span>            : {</a>
<a name="2294"><span class="lineNum">    2294 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2295"><span class="lineNum">    2295 </span>            :         unsigned wb, Rn, Rm;</a>
<a name="2296"><span class="lineNum">    2296 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="2297"><span class="lineNum">    2297 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="2298"><span class="lineNum">    2298 </span>            :         wb = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="2299"><span class="lineNum">    2299 </span>            :         Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="2300"><span class="lineNum">    2300 </span>            :         Rn |= fieldFromInstruction_4(Insn, 4, 2) &lt;&lt; 4;</a>
<a name="2301"><span class="lineNum">    2301 </span>            :         Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="2302"><span class="lineNum">    2302 </span>            : </a>
<a name="2303"><span class="lineNum">    2303 </span>            :         // First output register</a>
<a name="2304"><span class="lineNum">    2304 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2305"><span class="lineNum">    2305 </span>            :                 case ARM_VLD1q16: case ARM_VLD1q32: case ARM_VLD1q64: case ARM_VLD1q8:</a>
<a name="2306"><span class="lineNum">    2306 </span>            :                 case ARM_VLD1q16wb_fixed: case ARM_VLD1q16wb_register:</a>
<a name="2307"><span class="lineNum">    2307 </span>            :                 case ARM_VLD1q32wb_fixed: case ARM_VLD1q32wb_register:</a>
<a name="2308"><span class="lineNum">    2308 </span>            :                 case ARM_VLD1q64wb_fixed: case ARM_VLD1q64wb_register:</a>
<a name="2309"><span class="lineNum">    2309 </span>            :                 case ARM_VLD1q8wb_fixed: case ARM_VLD1q8wb_register:</a>
<a name="2310"><span class="lineNum">    2310 </span>            :                 case ARM_VLD2d16: case ARM_VLD2d32: case ARM_VLD2d8:</a>
<a name="2311"><span class="lineNum">    2311 </span>            :                 case ARM_VLD2d16wb_fixed: case ARM_VLD2d16wb_register:</a>
<a name="2312"><span class="lineNum">    2312 </span>            :                 case ARM_VLD2d32wb_fixed: case ARM_VLD2d32wb_register:</a>
<a name="2313"><span class="lineNum">    2313 </span>            :                 case ARM_VLD2d8wb_fixed: case ARM_VLD2d8wb_register:</a>
<a name="2314"><span class="lineNum">    2314 </span>            :                         if (!Check(&amp;S, DecodeDPairRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2315"><span class="lineNum">    2315 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2316"><span class="lineNum">    2316 </span>            :                         break;</a>
<a name="2317"><span class="lineNum">    2317 </span>            :                 case ARM_VLD2b16:</a>
<a name="2318"><span class="lineNum">    2318 </span>            :                 case ARM_VLD2b32:</a>
<a name="2319"><span class="lineNum">    2319 </span>            :                 case ARM_VLD2b8:</a>
<a name="2320"><span class="lineNum">    2320 </span>            :                 case ARM_VLD2b16wb_fixed:</a>
<a name="2321"><span class="lineNum">    2321 </span>            :                 case ARM_VLD2b16wb_register:</a>
<a name="2322"><span class="lineNum">    2322 </span>            :                 case ARM_VLD2b32wb_fixed:</a>
<a name="2323"><span class="lineNum">    2323 </span>            :                 case ARM_VLD2b32wb_register:</a>
<a name="2324"><span class="lineNum">    2324 </span>            :                 case ARM_VLD2b8wb_fixed:</a>
<a name="2325"><span class="lineNum">    2325 </span>            :                 case ARM_VLD2b8wb_register:</a>
<a name="2326"><span class="lineNum">    2326 </span>            :                         if (!Check(&amp;S, DecodeDPairSpacedRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2327"><span class="lineNum">    2327 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2328"><span class="lineNum">    2328 </span>            :                         break;</a>
<a name="2329"><span class="lineNum">    2329 </span>            :                 default:</a>
<a name="2330"><span class="lineNum">    2330 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2331"><span class="lineNum">    2331 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2332"><span class="lineNum">    2332 </span>            :         }</a>
<a name="2333"><span class="lineNum">    2333 </span>            : </a>
<a name="2334"><span class="lineNum">    2334 </span>            :         // Second output register</a>
<a name="2335"><span class="lineNum">    2335 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2336"><span class="lineNum">    2336 </span>            :                 case ARM_VLD3d8:</a>
<a name="2337"><span class="lineNum">    2337 </span>            :                 case ARM_VLD3d16:</a>
<a name="2338"><span class="lineNum">    2338 </span>            :                 case ARM_VLD3d32:</a>
<a name="2339"><span class="lineNum">    2339 </span>            :                 case ARM_VLD3d8_UPD:</a>
<a name="2340"><span class="lineNum">    2340 </span>            :                 case ARM_VLD3d16_UPD:</a>
<a name="2341"><span class="lineNum">    2341 </span>            :                 case ARM_VLD3d32_UPD:</a>
<a name="2342"><span class="lineNum">    2342 </span>            :                 case ARM_VLD4d8:</a>
<a name="2343"><span class="lineNum">    2343 </span>            :                 case ARM_VLD4d16:</a>
<a name="2344"><span class="lineNum">    2344 </span>            :                 case ARM_VLD4d32:</a>
<a name="2345"><span class="lineNum">    2345 </span>            :                 case ARM_VLD4d8_UPD:</a>
<a name="2346"><span class="lineNum">    2346 </span>            :                 case ARM_VLD4d16_UPD:</a>
<a name="2347"><span class="lineNum">    2347 </span>            :                 case ARM_VLD4d32_UPD:</a>
<a name="2348"><span class="lineNum">    2348 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+1)%32, Address, Decoder)))</a>
<a name="2349"><span class="lineNum">    2349 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2350"><span class="lineNum">    2350 </span>            :                         break;</a>
<a name="2351"><span class="lineNum">    2351 </span>            :                 case ARM_VLD3q8:</a>
<a name="2352"><span class="lineNum">    2352 </span>            :                 case ARM_VLD3q16:</a>
<a name="2353"><span class="lineNum">    2353 </span>            :                 case ARM_VLD3q32:</a>
<a name="2354"><span class="lineNum">    2354 </span>            :                 case ARM_VLD3q8_UPD:</a>
<a name="2355"><span class="lineNum">    2355 </span>            :                 case ARM_VLD3q16_UPD:</a>
<a name="2356"><span class="lineNum">    2356 </span>            :                 case ARM_VLD3q32_UPD:</a>
<a name="2357"><span class="lineNum">    2357 </span>            :                 case ARM_VLD4q8:</a>
<a name="2358"><span class="lineNum">    2358 </span>            :                 case ARM_VLD4q16:</a>
<a name="2359"><span class="lineNum">    2359 </span>            :                 case ARM_VLD4q32:</a>
<a name="2360"><span class="lineNum">    2360 </span>            :                 case ARM_VLD4q8_UPD:</a>
<a name="2361"><span class="lineNum">    2361 </span>            :                 case ARM_VLD4q16_UPD:</a>
<a name="2362"><span class="lineNum">    2362 </span>            :                 case ARM_VLD4q32_UPD:</a>
<a name="2363"><span class="lineNum">    2363 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+2)%32, Address, Decoder)))</a>
<a name="2364"><span class="lineNum">    2364 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2365"><span class="lineNum">    2365 </span>            :                 default:</a>
<a name="2366"><span class="lineNum">    2366 </span>            :                         break;</a>
<a name="2367"><span class="lineNum">    2367 </span>            :         }</a>
<a name="2368"><span class="lineNum">    2368 </span>            : </a>
<a name="2369"><span class="lineNum">    2369 </span>            :         // Third output register</a>
<a name="2370"><span class="lineNum">    2370 </span>            :         switch(MCInst_getOpcode(Inst)) {</a>
<a name="2371"><span class="lineNum">    2371 </span>            :                 case ARM_VLD3d8:</a>
<a name="2372"><span class="lineNum">    2372 </span>            :                 case ARM_VLD3d16:</a>
<a name="2373"><span class="lineNum">    2373 </span>            :                 case ARM_VLD3d32:</a>
<a name="2374"><span class="lineNum">    2374 </span>            :                 case ARM_VLD3d8_UPD:</a>
<a name="2375"><span class="lineNum">    2375 </span>            :                 case ARM_VLD3d16_UPD:</a>
<a name="2376"><span class="lineNum">    2376 </span>            :                 case ARM_VLD3d32_UPD:</a>
<a name="2377"><span class="lineNum">    2377 </span>            :                 case ARM_VLD4d8:</a>
<a name="2378"><span class="lineNum">    2378 </span>            :                 case ARM_VLD4d16:</a>
<a name="2379"><span class="lineNum">    2379 </span>            :                 case ARM_VLD4d32:</a>
<a name="2380"><span class="lineNum">    2380 </span>            :                 case ARM_VLD4d8_UPD:</a>
<a name="2381"><span class="lineNum">    2381 </span>            :                 case ARM_VLD4d16_UPD:</a>
<a name="2382"><span class="lineNum">    2382 </span>            :                 case ARM_VLD4d32_UPD:</a>
<a name="2383"><span class="lineNum">    2383 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+2)%32, Address, Decoder)))</a>
<a name="2384"><span class="lineNum">    2384 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2385"><span class="lineNum">    2385 </span>            :                         break;</a>
<a name="2386"><span class="lineNum">    2386 </span>            :                 case ARM_VLD3q8:</a>
<a name="2387"><span class="lineNum">    2387 </span>            :                 case ARM_VLD3q16:</a>
<a name="2388"><span class="lineNum">    2388 </span>            :                 case ARM_VLD3q32:</a>
<a name="2389"><span class="lineNum">    2389 </span>            :                 case ARM_VLD3q8_UPD:</a>
<a name="2390"><span class="lineNum">    2390 </span>            :                 case ARM_VLD3q16_UPD:</a>
<a name="2391"><span class="lineNum">    2391 </span>            :                 case ARM_VLD3q32_UPD:</a>
<a name="2392"><span class="lineNum">    2392 </span>            :                 case ARM_VLD4q8:</a>
<a name="2393"><span class="lineNum">    2393 </span>            :                 case ARM_VLD4q16:</a>
<a name="2394"><span class="lineNum">    2394 </span>            :                 case ARM_VLD4q32:</a>
<a name="2395"><span class="lineNum">    2395 </span>            :                 case ARM_VLD4q8_UPD:</a>
<a name="2396"><span class="lineNum">    2396 </span>            :                 case ARM_VLD4q16_UPD:</a>
<a name="2397"><span class="lineNum">    2397 </span>            :                 case ARM_VLD4q32_UPD:</a>
<a name="2398"><span class="lineNum">    2398 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+4)%32, Address, Decoder)))</a>
<a name="2399"><span class="lineNum">    2399 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2400"><span class="lineNum">    2400 </span>            :                         break;</a>
<a name="2401"><span class="lineNum">    2401 </span>            :                 default:</a>
<a name="2402"><span class="lineNum">    2402 </span>            :                         break;</a>
<a name="2403"><span class="lineNum">    2403 </span>            :         }</a>
<a name="2404"><span class="lineNum">    2404 </span>            : </a>
<a name="2405"><span class="lineNum">    2405 </span>            :         // Fourth output register</a>
<a name="2406"><span class="lineNum">    2406 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2407"><span class="lineNum">    2407 </span>            :                 case ARM_VLD4d8:</a>
<a name="2408"><span class="lineNum">    2408 </span>            :                 case ARM_VLD4d16:</a>
<a name="2409"><span class="lineNum">    2409 </span>            :                 case ARM_VLD4d32:</a>
<a name="2410"><span class="lineNum">    2410 </span>            :                 case ARM_VLD4d8_UPD:</a>
<a name="2411"><span class="lineNum">    2411 </span>            :                 case ARM_VLD4d16_UPD:</a>
<a name="2412"><span class="lineNum">    2412 </span>            :                 case ARM_VLD4d32_UPD:</a>
<a name="2413"><span class="lineNum">    2413 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+3)%32, Address, Decoder)))</a>
<a name="2414"><span class="lineNum">    2414 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2415"><span class="lineNum">    2415 </span>            :                         break;</a>
<a name="2416"><span class="lineNum">    2416 </span>            :                 case ARM_VLD4q8:</a>
<a name="2417"><span class="lineNum">    2417 </span>            :                 case ARM_VLD4q16:</a>
<a name="2418"><span class="lineNum">    2418 </span>            :                 case ARM_VLD4q32:</a>
<a name="2419"><span class="lineNum">    2419 </span>            :                 case ARM_VLD4q8_UPD:</a>
<a name="2420"><span class="lineNum">    2420 </span>            :                 case ARM_VLD4q16_UPD:</a>
<a name="2421"><span class="lineNum">    2421 </span>            :                 case ARM_VLD4q32_UPD:</a>
<a name="2422"><span class="lineNum">    2422 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+6)%32, Address, Decoder)))</a>
<a name="2423"><span class="lineNum">    2423 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2424"><span class="lineNum">    2424 </span>            :                         break;</a>
<a name="2425"><span class="lineNum">    2425 </span>            :                 default:</a>
<a name="2426"><span class="lineNum">    2426 </span>            :                         break;</a>
<a name="2427"><span class="lineNum">    2427 </span>            :         }</a>
<a name="2428"><span class="lineNum">    2428 </span>            : </a>
<a name="2429"><span class="lineNum">    2429 </span>            :         // Writeback operand</a>
<a name="2430"><span class="lineNum">    2430 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2431"><span class="lineNum">    2431 </span>            :                 case ARM_VLD1d8wb_fixed:</a>
<a name="2432"><span class="lineNum">    2432 </span>            :                 case ARM_VLD1d16wb_fixed:</a>
<a name="2433"><span class="lineNum">    2433 </span>            :                 case ARM_VLD1d32wb_fixed:</a>
<a name="2434"><span class="lineNum">    2434 </span>            :                 case ARM_VLD1d64wb_fixed:</a>
<a name="2435"><span class="lineNum">    2435 </span>            :                 case ARM_VLD1d8wb_register:</a>
<a name="2436"><span class="lineNum">    2436 </span>            :                 case ARM_VLD1d16wb_register:</a>
<a name="2437"><span class="lineNum">    2437 </span>            :                 case ARM_VLD1d32wb_register:</a>
<a name="2438"><span class="lineNum">    2438 </span>            :                 case ARM_VLD1d64wb_register:</a>
<a name="2439"><span class="lineNum">    2439 </span>            :                 case ARM_VLD1q8wb_fixed:</a>
<a name="2440"><span class="lineNum">    2440 </span>            :                 case ARM_VLD1q16wb_fixed:</a>
<a name="2441"><span class="lineNum">    2441 </span>            :                 case ARM_VLD1q32wb_fixed:</a>
<a name="2442"><span class="lineNum">    2442 </span>            :                 case ARM_VLD1q64wb_fixed:</a>
<a name="2443"><span class="lineNum">    2443 </span>            :                 case ARM_VLD1q8wb_register:</a>
<a name="2444"><span class="lineNum">    2444 </span>            :                 case ARM_VLD1q16wb_register:</a>
<a name="2445"><span class="lineNum">    2445 </span>            :                 case ARM_VLD1q32wb_register:</a>
<a name="2446"><span class="lineNum">    2446 </span>            :                 case ARM_VLD1q64wb_register:</a>
<a name="2447"><span class="lineNum">    2447 </span>            :                 case ARM_VLD1d8Twb_fixed:</a>
<a name="2448"><span class="lineNum">    2448 </span>            :                 case ARM_VLD1d8Twb_register:</a>
<a name="2449"><span class="lineNum">    2449 </span>            :                 case ARM_VLD1d16Twb_fixed:</a>
<a name="2450"><span class="lineNum">    2450 </span>            :                 case ARM_VLD1d16Twb_register:</a>
<a name="2451"><span class="lineNum">    2451 </span>            :                 case ARM_VLD1d32Twb_fixed:</a>
<a name="2452"><span class="lineNum">    2452 </span>            :                 case ARM_VLD1d32Twb_register:</a>
<a name="2453"><span class="lineNum">    2453 </span>            :                 case ARM_VLD1d64Twb_fixed:</a>
<a name="2454"><span class="lineNum">    2454 </span>            :                 case ARM_VLD1d64Twb_register:</a>
<a name="2455"><span class="lineNum">    2455 </span>            :                 case ARM_VLD1d8Qwb_fixed:</a>
<a name="2456"><span class="lineNum">    2456 </span>            :                 case ARM_VLD1d8Qwb_register:</a>
<a name="2457"><span class="lineNum">    2457 </span>            :                 case ARM_VLD1d16Qwb_fixed:</a>
<a name="2458"><span class="lineNum">    2458 </span>            :                 case ARM_VLD1d16Qwb_register:</a>
<a name="2459"><span class="lineNum">    2459 </span>            :                 case ARM_VLD1d32Qwb_fixed:</a>
<a name="2460"><span class="lineNum">    2460 </span>            :                 case ARM_VLD1d32Qwb_register:</a>
<a name="2461"><span class="lineNum">    2461 </span>            :                 case ARM_VLD1d64Qwb_fixed:</a>
<a name="2462"><span class="lineNum">    2462 </span>            :                 case ARM_VLD1d64Qwb_register:</a>
<a name="2463"><span class="lineNum">    2463 </span>            :                 case ARM_VLD2d8wb_fixed:</a>
<a name="2464"><span class="lineNum">    2464 </span>            :                 case ARM_VLD2d16wb_fixed:</a>
<a name="2465"><span class="lineNum">    2465 </span>            :                 case ARM_VLD2d32wb_fixed:</a>
<a name="2466"><span class="lineNum">    2466 </span>            :                 case ARM_VLD2q8wb_fixed:</a>
<a name="2467"><span class="lineNum">    2467 </span>            :                 case ARM_VLD2q16wb_fixed:</a>
<a name="2468"><span class="lineNum">    2468 </span>            :                 case ARM_VLD2q32wb_fixed:</a>
<a name="2469"><span class="lineNum">    2469 </span>            :                 case ARM_VLD2d8wb_register:</a>
<a name="2470"><span class="lineNum">    2470 </span>            :                 case ARM_VLD2d16wb_register:</a>
<a name="2471"><span class="lineNum">    2471 </span>            :                 case ARM_VLD2d32wb_register:</a>
<a name="2472"><span class="lineNum">    2472 </span>            :                 case ARM_VLD2q8wb_register:</a>
<a name="2473"><span class="lineNum">    2473 </span>            :                 case ARM_VLD2q16wb_register:</a>
<a name="2474"><span class="lineNum">    2474 </span>            :                 case ARM_VLD2q32wb_register:</a>
<a name="2475"><span class="lineNum">    2475 </span>            :                 case ARM_VLD2b8wb_fixed:</a>
<a name="2476"><span class="lineNum">    2476 </span>            :                 case ARM_VLD2b16wb_fixed:</a>
<a name="2477"><span class="lineNum">    2477 </span>            :                 case ARM_VLD2b32wb_fixed:</a>
<a name="2478"><span class="lineNum">    2478 </span>            :                 case ARM_VLD2b8wb_register:</a>
<a name="2479"><span class="lineNum">    2479 </span>            :                 case ARM_VLD2b16wb_register:</a>
<a name="2480"><span class="lineNum">    2480 </span>            :                 case ARM_VLD2b32wb_register:</a>
<a name="2481"><span class="lineNum">    2481 </span>            :                         MCOperand_CreateImm0(Inst, 0);</a>
<a name="2482"><span class="lineNum">    2482 </span>            :                         break;</a>
<a name="2483"><span class="lineNum">    2483 </span>            :                 case ARM_VLD3d8_UPD:</a>
<a name="2484"><span class="lineNum">    2484 </span>            :                 case ARM_VLD3d16_UPD:</a>
<a name="2485"><span class="lineNum">    2485 </span>            :                 case ARM_VLD3d32_UPD:</a>
<a name="2486"><span class="lineNum">    2486 </span>            :                 case ARM_VLD3q8_UPD:</a>
<a name="2487"><span class="lineNum">    2487 </span>            :                 case ARM_VLD3q16_UPD:</a>
<a name="2488"><span class="lineNum">    2488 </span>            :                 case ARM_VLD3q32_UPD:</a>
<a name="2489"><span class="lineNum">    2489 </span>            :                 case ARM_VLD4d8_UPD:</a>
<a name="2490"><span class="lineNum">    2490 </span>            :                 case ARM_VLD4d16_UPD:</a>
<a name="2491"><span class="lineNum">    2491 </span>            :                 case ARM_VLD4d32_UPD:</a>
<a name="2492"><span class="lineNum">    2492 </span>            :                 case ARM_VLD4q8_UPD:</a>
<a name="2493"><span class="lineNum">    2493 </span>            :                 case ARM_VLD4q16_UPD:</a>
<a name="2494"><span class="lineNum">    2494 </span>            :                 case ARM_VLD4q32_UPD:</a>
<a name="2495"><span class="lineNum">    2495 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, wb, Address, Decoder)))</a>
<a name="2496"><span class="lineNum">    2496 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2497"><span class="lineNum">    2497 </span>            :                         break;</a>
<a name="2498"><span class="lineNum">    2498 </span>            :                 default:</a>
<a name="2499"><span class="lineNum">    2499 </span>            :                         break;</a>
<a name="2500"><span class="lineNum">    2500 </span>            :         }</a>
<a name="2501"><span class="lineNum">    2501 </span>            : </a>
<a name="2502"><span class="lineNum">    2502 </span>            :         // AddrMode6 Base (register+alignment)</a>
<a name="2503"><span class="lineNum">    2503 </span>            :         if (!Check(&amp;S, DecodeAddrMode6Operand(Inst, Rn, Address, Decoder)))</a>
<a name="2504"><span class="lineNum">    2504 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2505"><span class="lineNum">    2505 </span>            : </a>
<a name="2506"><span class="lineNum">    2506 </span>            :         // AddrMode6 Offset (register)</a>
<a name="2507"><span class="lineNum">    2507 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2508"><span class="lineNum">    2508 </span>            :                 default:</a>
<a name="2509"><span class="lineNum">    2509 </span>            :                         // The below have been updated to have explicit am6offset split</a>
<a name="2510"><span class="lineNum">    2510 </span>            :                         // between fixed and register offset. For those instructions not</a>
<a name="2511"><span class="lineNum">    2511 </span>            :                         // yet updated, we need to add an additional reg0 operand for the</a>
<a name="2512"><span class="lineNum">    2512 </span>            :                         // fixed variant.</a>
<a name="2513"><span class="lineNum">    2513 </span>            :                         //</a>
<a name="2514"><span class="lineNum">    2514 </span>            :                         // The fixed offset encodes as Rm == 0xd, so we check for that.</a>
<a name="2515"><span class="lineNum">    2515 </span>            :                         if (Rm == 0xd) {</a>
<a name="2516"><span class="lineNum">    2516 </span>            :                                 MCOperand_CreateReg0(Inst, 0);</a>
<a name="2517"><span class="lineNum">    2517 </span>            :                                 break;</a>
<a name="2518"><span class="lineNum">    2518 </span>            :                         }</a>
<a name="2519"><span class="lineNum">    2519 </span>            :                         // Fall through to handle the register offset variant.</a>
<a name="2520"><span class="lineNum">    2520 </span>            :                 case ARM_VLD1d8wb_fixed:</a>
<a name="2521"><span class="lineNum">    2521 </span>            :                 case ARM_VLD1d16wb_fixed:</a>
<a name="2522"><span class="lineNum">    2522 </span>            :                 case ARM_VLD1d32wb_fixed:</a>
<a name="2523"><span class="lineNum">    2523 </span>            :                 case ARM_VLD1d64wb_fixed:</a>
<a name="2524"><span class="lineNum">    2524 </span>            :                 case ARM_VLD1d8Twb_fixed:</a>
<a name="2525"><span class="lineNum">    2525 </span>            :                 case ARM_VLD1d16Twb_fixed:</a>
<a name="2526"><span class="lineNum">    2526 </span>            :                 case ARM_VLD1d32Twb_fixed:</a>
<a name="2527"><span class="lineNum">    2527 </span>            :                 case ARM_VLD1d64Twb_fixed:</a>
<a name="2528"><span class="lineNum">    2528 </span>            :                 case ARM_VLD1d8Qwb_fixed:</a>
<a name="2529"><span class="lineNum">    2529 </span>            :                 case ARM_VLD1d16Qwb_fixed:</a>
<a name="2530"><span class="lineNum">    2530 </span>            :                 case ARM_VLD1d32Qwb_fixed:</a>
<a name="2531"><span class="lineNum">    2531 </span>            :                 case ARM_VLD1d64Qwb_fixed:</a>
<a name="2532"><span class="lineNum">    2532 </span>            :                 case ARM_VLD1d8wb_register:</a>
<a name="2533"><span class="lineNum">    2533 </span>            :                 case ARM_VLD1d16wb_register:</a>
<a name="2534"><span class="lineNum">    2534 </span>            :                 case ARM_VLD1d32wb_register:</a>
<a name="2535"><span class="lineNum">    2535 </span>            :                 case ARM_VLD1d64wb_register:</a>
<a name="2536"><span class="lineNum">    2536 </span>            :                 case ARM_VLD1q8wb_fixed:</a>
<a name="2537"><span class="lineNum">    2537 </span>            :                 case ARM_VLD1q16wb_fixed:</a>
<a name="2538"><span class="lineNum">    2538 </span>            :                 case ARM_VLD1q32wb_fixed:</a>
<a name="2539"><span class="lineNum">    2539 </span>            :                 case ARM_VLD1q64wb_fixed:</a>
<a name="2540"><span class="lineNum">    2540 </span>            :                 case ARM_VLD1q8wb_register:</a>
<a name="2541"><span class="lineNum">    2541 </span>            :                 case ARM_VLD1q16wb_register:</a>
<a name="2542"><span class="lineNum">    2542 </span>            :                 case ARM_VLD1q32wb_register:</a>
<a name="2543"><span class="lineNum">    2543 </span>            :                 case ARM_VLD1q64wb_register:</a>
<a name="2544"><span class="lineNum">    2544 </span>            :                         // The fixed offset post-increment encodes Rm == 0xd. The no-writeback</a>
<a name="2545"><span class="lineNum">    2545 </span>            :                         // variant encodes Rm == 0xf. Anything else is a register offset post-</a>
<a name="2546"><span class="lineNum">    2546 </span>            :                         // increment and we need to add the register operand to the instruction.</a>
<a name="2547"><span class="lineNum">    2547 </span>            :                         if (Rm != 0xD &amp;&amp; Rm != 0xF &amp;&amp;</a>
<a name="2548"><span class="lineNum">    2548 </span>            :                                         !Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="2549"><span class="lineNum">    2549 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2550"><span class="lineNum">    2550 </span>            :                         break;</a>
<a name="2551"><span class="lineNum">    2551 </span>            :                 case ARM_VLD2d8wb_fixed:</a>
<a name="2552"><span class="lineNum">    2552 </span>            :                 case ARM_VLD2d16wb_fixed:</a>
<a name="2553"><span class="lineNum">    2553 </span>            :                 case ARM_VLD2d32wb_fixed:</a>
<a name="2554"><span class="lineNum">    2554 </span>            :                 case ARM_VLD2b8wb_fixed:</a>
<a name="2555"><span class="lineNum">    2555 </span>            :                 case ARM_VLD2b16wb_fixed:</a>
<a name="2556"><span class="lineNum">    2556 </span>            :                 case ARM_VLD2b32wb_fixed:</a>
<a name="2557"><span class="lineNum">    2557 </span>            :                 case ARM_VLD2q8wb_fixed:</a>
<a name="2558"><span class="lineNum">    2558 </span>            :                 case ARM_VLD2q16wb_fixed:</a>
<a name="2559"><span class="lineNum">    2559 </span>            :                 case ARM_VLD2q32wb_fixed:</a>
<a name="2560"><span class="lineNum">    2560 </span>            :                         break;</a>
<a name="2561"><span class="lineNum">    2561 </span>            :         }</a>
<a name="2562"><span class="lineNum">    2562 </span>            : </a>
<a name="2563"><span class="lineNum">    2563 </span>            :         return S;</a>
<a name="2564"><span class="lineNum">    2564 </span>            : }</a>
<a name="2565"><span class="lineNum">    2565 </span>            : </a>
<a name="2566"><span class="lineNum">    2566 </span>            : static DecodeStatus DecodeVLDST1Instruction(MCInst *Inst, unsigned Insn,</a>
<a name="2567"><span class="lineNum">    2567 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2568"><span class="lineNum">    2568 </span>            : {</a>
<a name="2569"><span class="lineNum">    2569 </span>            :         unsigned load;</a>
<a name="2570"><span class="lineNum">    2570 </span>            :         unsigned type = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="2571"><span class="lineNum">    2571 </span>            :         unsigned align = fieldFromInstruction_4(Insn, 4, 2);</a>
<a name="2572"><span class="lineNum">    2572 </span>            :         if (type == 6 &amp;&amp; (align &amp; 2)) return MCDisassembler_Fail;</a>
<a name="2573"><span class="lineNum">    2573 </span>            :         if (type == 7 &amp;&amp; (align &amp; 2)) return MCDisassembler_Fail;</a>
<a name="2574"><span class="lineNum">    2574 </span>            :         if (type == 10 &amp;&amp; align == 3) return MCDisassembler_Fail;</a>
<a name="2575"><span class="lineNum">    2575 </span>            : </a>
<a name="2576"><span class="lineNum">    2576 </span>            :         load = fieldFromInstruction_4(Insn, 21, 1);</a>
<a name="2577"><span class="lineNum">    2577 </span>            :         return load ? DecodeVLDInstruction(Inst, Insn, Address, Decoder)</a>
<a name="2578"><span class="lineNum">    2578 </span>            :                 : DecodeVSTInstruction(Inst, Insn, Address, Decoder);</a>
<a name="2579"><span class="lineNum">    2579 </span>            : }</a>
<a name="2580"><span class="lineNum">    2580 </span>            : </a>
<a name="2581"><span class="lineNum">    2581 </span>            : static DecodeStatus DecodeVLDST2Instruction(MCInst *Inst, unsigned Insn,</a>
<a name="2582"><span class="lineNum">    2582 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2583"><span class="lineNum">    2583 </span>            : {</a>
<a name="2584"><span class="lineNum">    2584 </span>            :         unsigned type, align, load;</a>
<a name="2585"><span class="lineNum">    2585 </span>            :         unsigned size = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="2586"><span class="lineNum">    2586 </span>            :         if (size == 3) return MCDisassembler_Fail;</a>
<a name="2587"><span class="lineNum">    2587 </span>            : </a>
<a name="2588"><span class="lineNum">    2588 </span>            :         type = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="2589"><span class="lineNum">    2589 </span>            :         align = fieldFromInstruction_4(Insn, 4, 2);</a>
<a name="2590"><span class="lineNum">    2590 </span>            :         if (type == 8 &amp;&amp; align == 3) return MCDisassembler_Fail;</a>
<a name="2591"><span class="lineNum">    2591 </span>            :         if (type == 9 &amp;&amp; align == 3) return MCDisassembler_Fail;</a>
<a name="2592"><span class="lineNum">    2592 </span>            : </a>
<a name="2593"><span class="lineNum">    2593 </span>            :         load = fieldFromInstruction_4(Insn, 21, 1);</a>
<a name="2594"><span class="lineNum">    2594 </span>            :         return load ? DecodeVLDInstruction(Inst, Insn, Address, Decoder)</a>
<a name="2595"><span class="lineNum">    2595 </span>            :                 : DecodeVSTInstruction(Inst, Insn, Address, Decoder);</a>
<a name="2596"><span class="lineNum">    2596 </span>            : }</a>
<a name="2597"><span class="lineNum">    2597 </span>            : </a>
<a name="2598"><span class="lineNum">    2598 </span>            : static DecodeStatus DecodeVLDST3Instruction(MCInst *Inst, unsigned Insn,</a>
<a name="2599"><span class="lineNum">    2599 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2600"><span class="lineNum">    2600 </span>            : {</a>
<a name="2601"><span class="lineNum">    2601 </span>            :         unsigned align, load;</a>
<a name="2602"><span class="lineNum">    2602 </span>            :         unsigned size = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="2603"><span class="lineNum">    2603 </span>            :         if (size == 3) return MCDisassembler_Fail;</a>
<a name="2604"><span class="lineNum">    2604 </span>            : </a>
<a name="2605"><span class="lineNum">    2605 </span>            :         align = fieldFromInstruction_4(Insn, 4, 2);</a>
<a name="2606"><span class="lineNum">    2606 </span>            :         if (align &amp; 2) return MCDisassembler_Fail;</a>
<a name="2607"><span class="lineNum">    2607 </span>            : </a>
<a name="2608"><span class="lineNum">    2608 </span>            :         load = fieldFromInstruction_4(Insn, 21, 1);</a>
<a name="2609"><span class="lineNum">    2609 </span>            :         return load ? DecodeVLDInstruction(Inst, Insn, Address, Decoder)</a>
<a name="2610"><span class="lineNum">    2610 </span>            :                 : DecodeVSTInstruction(Inst, Insn, Address, Decoder);</a>
<a name="2611"><span class="lineNum">    2611 </span>            : }</a>
<a name="2612"><span class="lineNum">    2612 </span>            : </a>
<a name="2613"><span class="lineNum">    2613 </span>            : static DecodeStatus DecodeVLDST4Instruction(MCInst *Inst, unsigned Insn,</a>
<a name="2614"><span class="lineNum">    2614 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2615"><span class="lineNum">    2615 </span>            : {</a>
<a name="2616"><span class="lineNum">    2616 </span>            :         unsigned load;</a>
<a name="2617"><span class="lineNum">    2617 </span>            :         unsigned size = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="2618"><span class="lineNum">    2618 </span>            :         if (size == 3) return MCDisassembler_Fail;</a>
<a name="2619"><span class="lineNum">    2619 </span>            : </a>
<a name="2620"><span class="lineNum">    2620 </span>            :         load = fieldFromInstruction_4(Insn, 21, 1);</a>
<a name="2621"><span class="lineNum">    2621 </span>            :         return load ? DecodeVLDInstruction(Inst, Insn, Address, Decoder)</a>
<a name="2622"><span class="lineNum">    2622 </span>            :                 : DecodeVSTInstruction(Inst, Insn, Address, Decoder);</a>
<a name="2623"><span class="lineNum">    2623 </span>            : }</a>
<a name="2624"><span class="lineNum">    2624 </span>            : </a>
<a name="2625"><span class="lineNum">    2625 </span>            : static DecodeStatus DecodeVSTInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2626"><span class="lineNum">    2626 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2627"><span class="lineNum">    2627 </span>            : {</a>
<a name="2628"><span class="lineNum">    2628 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2629"><span class="lineNum">    2629 </span>            :         unsigned wb, Rn, Rm;</a>
<a name="2630"><span class="lineNum">    2630 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="2631"><span class="lineNum">    2631 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="2632"><span class="lineNum">    2632 </span>            :         wb = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="2633"><span class="lineNum">    2633 </span>            :         Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="2634"><span class="lineNum">    2634 </span>            :         Rn |= fieldFromInstruction_4(Insn, 4, 2) &lt;&lt; 4;</a>
<a name="2635"><span class="lineNum">    2635 </span>            :         Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="2636"><span class="lineNum">    2636 </span>            : </a>
<a name="2637"><span class="lineNum">    2637 </span>            :         // Writeback Operand</a>
<a name="2638"><span class="lineNum">    2638 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2639"><span class="lineNum">    2639 </span>            :                 case ARM_VST1d8wb_fixed:</a>
<a name="2640"><span class="lineNum">    2640 </span>            :                 case ARM_VST1d16wb_fixed:</a>
<a name="2641"><span class="lineNum">    2641 </span>            :                 case ARM_VST1d32wb_fixed:</a>
<a name="2642"><span class="lineNum">    2642 </span>            :                 case ARM_VST1d64wb_fixed:</a>
<a name="2643"><span class="lineNum">    2643 </span>            :                 case ARM_VST1d8wb_register:</a>
<a name="2644"><span class="lineNum">    2644 </span>            :                 case ARM_VST1d16wb_register:</a>
<a name="2645"><span class="lineNum">    2645 </span>            :                 case ARM_VST1d32wb_register:</a>
<a name="2646"><span class="lineNum">    2646 </span>            :                 case ARM_VST1d64wb_register:</a>
<a name="2647"><span class="lineNum">    2647 </span>            :                 case ARM_VST1q8wb_fixed:</a>
<a name="2648"><span class="lineNum">    2648 </span>            :                 case ARM_VST1q16wb_fixed:</a>
<a name="2649"><span class="lineNum">    2649 </span>            :                 case ARM_VST1q32wb_fixed:</a>
<a name="2650"><span class="lineNum">    2650 </span>            :                 case ARM_VST1q64wb_fixed:</a>
<a name="2651"><span class="lineNum">    2651 </span>            :                 case ARM_VST1q8wb_register:</a>
<a name="2652"><span class="lineNum">    2652 </span>            :                 case ARM_VST1q16wb_register:</a>
<a name="2653"><span class="lineNum">    2653 </span>            :                 case ARM_VST1q32wb_register:</a>
<a name="2654"><span class="lineNum">    2654 </span>            :                 case ARM_VST1q64wb_register:</a>
<a name="2655"><span class="lineNum">    2655 </span>            :                 case ARM_VST1d8Twb_fixed:</a>
<a name="2656"><span class="lineNum">    2656 </span>            :                 case ARM_VST1d16Twb_fixed:</a>
<a name="2657"><span class="lineNum">    2657 </span>            :                 case ARM_VST1d32Twb_fixed:</a>
<a name="2658"><span class="lineNum">    2658 </span>            :                 case ARM_VST1d64Twb_fixed:</a>
<a name="2659"><span class="lineNum">    2659 </span>            :                 case ARM_VST1d8Twb_register:</a>
<a name="2660"><span class="lineNum">    2660 </span>            :                 case ARM_VST1d16Twb_register:</a>
<a name="2661"><span class="lineNum">    2661 </span>            :                 case ARM_VST1d32Twb_register:</a>
<a name="2662"><span class="lineNum">    2662 </span>            :                 case ARM_VST1d64Twb_register:</a>
<a name="2663"><span class="lineNum">    2663 </span>            :                 case ARM_VST1d8Qwb_fixed:</a>
<a name="2664"><span class="lineNum">    2664 </span>            :                 case ARM_VST1d16Qwb_fixed:</a>
<a name="2665"><span class="lineNum">    2665 </span>            :                 case ARM_VST1d32Qwb_fixed:</a>
<a name="2666"><span class="lineNum">    2666 </span>            :                 case ARM_VST1d64Qwb_fixed:</a>
<a name="2667"><span class="lineNum">    2667 </span>            :                 case ARM_VST1d8Qwb_register:</a>
<a name="2668"><span class="lineNum">    2668 </span>            :                 case ARM_VST1d16Qwb_register:</a>
<a name="2669"><span class="lineNum">    2669 </span>            :                 case ARM_VST1d32Qwb_register:</a>
<a name="2670"><span class="lineNum">    2670 </span>            :                 case ARM_VST1d64Qwb_register:</a>
<a name="2671"><span class="lineNum">    2671 </span>            :                 case ARM_VST2d8wb_fixed:</a>
<a name="2672"><span class="lineNum">    2672 </span>            :                 case ARM_VST2d16wb_fixed:</a>
<a name="2673"><span class="lineNum">    2673 </span>            :                 case ARM_VST2d32wb_fixed:</a>
<a name="2674"><span class="lineNum">    2674 </span>            :                 case ARM_VST2d8wb_register:</a>
<a name="2675"><span class="lineNum">    2675 </span>            :                 case ARM_VST2d16wb_register:</a>
<a name="2676"><span class="lineNum">    2676 </span>            :                 case ARM_VST2d32wb_register:</a>
<a name="2677"><span class="lineNum">    2677 </span>            :                 case ARM_VST2q8wb_fixed:</a>
<a name="2678"><span class="lineNum">    2678 </span>            :                 case ARM_VST2q16wb_fixed:</a>
<a name="2679"><span class="lineNum">    2679 </span>            :                 case ARM_VST2q32wb_fixed:</a>
<a name="2680"><span class="lineNum">    2680 </span>            :                 case ARM_VST2q8wb_register:</a>
<a name="2681"><span class="lineNum">    2681 </span>            :                 case ARM_VST2q16wb_register:</a>
<a name="2682"><span class="lineNum">    2682 </span>            :                 case ARM_VST2q32wb_register:</a>
<a name="2683"><span class="lineNum">    2683 </span>            :                 case ARM_VST2b8wb_fixed:</a>
<a name="2684"><span class="lineNum">    2684 </span>            :                 case ARM_VST2b16wb_fixed:</a>
<a name="2685"><span class="lineNum">    2685 </span>            :                 case ARM_VST2b32wb_fixed:</a>
<a name="2686"><span class="lineNum">    2686 </span>            :                 case ARM_VST2b8wb_register:</a>
<a name="2687"><span class="lineNum">    2687 </span>            :                 case ARM_VST2b16wb_register:</a>
<a name="2688"><span class="lineNum">    2688 </span>            :                 case ARM_VST2b32wb_register:</a>
<a name="2689"><span class="lineNum">    2689 </span>            :                         if (Rm == 0xF)</a>
<a name="2690"><span class="lineNum">    2690 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2691"><span class="lineNum">    2691 </span>            :                         MCOperand_CreateImm0(Inst, 0);</a>
<a name="2692"><span class="lineNum">    2692 </span>            :                         break;</a>
<a name="2693"><span class="lineNum">    2693 </span>            :                 case ARM_VST3d8_UPD:</a>
<a name="2694"><span class="lineNum">    2694 </span>            :                 case ARM_VST3d16_UPD:</a>
<a name="2695"><span class="lineNum">    2695 </span>            :                 case ARM_VST3d32_UPD:</a>
<a name="2696"><span class="lineNum">    2696 </span>            :                 case ARM_VST3q8_UPD:</a>
<a name="2697"><span class="lineNum">    2697 </span>            :                 case ARM_VST3q16_UPD:</a>
<a name="2698"><span class="lineNum">    2698 </span>            :                 case ARM_VST3q32_UPD:</a>
<a name="2699"><span class="lineNum">    2699 </span>            :                 case ARM_VST4d8_UPD:</a>
<a name="2700"><span class="lineNum">    2700 </span>            :                 case ARM_VST4d16_UPD:</a>
<a name="2701"><span class="lineNum">    2701 </span>            :                 case ARM_VST4d32_UPD:</a>
<a name="2702"><span class="lineNum">    2702 </span>            :                 case ARM_VST4q8_UPD:</a>
<a name="2703"><span class="lineNum">    2703 </span>            :                 case ARM_VST4q16_UPD:</a>
<a name="2704"><span class="lineNum">    2704 </span>            :                 case ARM_VST4q32_UPD:</a>
<a name="2705"><span class="lineNum">    2705 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, wb, Address, Decoder)))</a>
<a name="2706"><span class="lineNum">    2706 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2707"><span class="lineNum">    2707 </span>            :                         break;</a>
<a name="2708"><span class="lineNum">    2708 </span>            :                 default:</a>
<a name="2709"><span class="lineNum">    2709 </span>            :                         break;</a>
<a name="2710"><span class="lineNum">    2710 </span>            :         }</a>
<a name="2711"><span class="lineNum">    2711 </span>            : </a>
<a name="2712"><span class="lineNum">    2712 </span>            :         // AddrMode6 Base (register+alignment)</a>
<a name="2713"><span class="lineNum">    2713 </span>            :         if (!Check(&amp;S, DecodeAddrMode6Operand(Inst, Rn, Address, Decoder)))</a>
<a name="2714"><span class="lineNum">    2714 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2715"><span class="lineNum">    2715 </span>            : </a>
<a name="2716"><span class="lineNum">    2716 </span>            :         // AddrMode6 Offset (register)</a>
<a name="2717"><span class="lineNum">    2717 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2718"><span class="lineNum">    2718 </span>            :                 default:</a>
<a name="2719"><span class="lineNum">    2719 </span>            :                         if (Rm == 0xD)</a>
<a name="2720"><span class="lineNum">    2720 </span>            :                                 MCOperand_CreateReg0(Inst, 0);</a>
<a name="2721"><span class="lineNum">    2721 </span>            :                         else if (Rm != 0xF) {</a>
<a name="2722"><span class="lineNum">    2722 </span>            :                                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="2723"><span class="lineNum">    2723 </span>            :                                         return MCDisassembler_Fail;</a>
<a name="2724"><span class="lineNum">    2724 </span>            :                         }</a>
<a name="2725"><span class="lineNum">    2725 </span>            :                         break;</a>
<a name="2726"><span class="lineNum">    2726 </span>            :                 case ARM_VST1d8wb_fixed:</a>
<a name="2727"><span class="lineNum">    2727 </span>            :                 case ARM_VST1d16wb_fixed:</a>
<a name="2728"><span class="lineNum">    2728 </span>            :                 case ARM_VST1d32wb_fixed:</a>
<a name="2729"><span class="lineNum">    2729 </span>            :                 case ARM_VST1d64wb_fixed:</a>
<a name="2730"><span class="lineNum">    2730 </span>            :                 case ARM_VST1q8wb_fixed:</a>
<a name="2731"><span class="lineNum">    2731 </span>            :                 case ARM_VST1q16wb_fixed:</a>
<a name="2732"><span class="lineNum">    2732 </span>            :                 case ARM_VST1q32wb_fixed:</a>
<a name="2733"><span class="lineNum">    2733 </span>            :                 case ARM_VST1q64wb_fixed:</a>
<a name="2734"><span class="lineNum">    2734 </span>            :                 case ARM_VST1d8Twb_fixed:</a>
<a name="2735"><span class="lineNum">    2735 </span>            :                 case ARM_VST1d16Twb_fixed:</a>
<a name="2736"><span class="lineNum">    2736 </span>            :                 case ARM_VST1d32Twb_fixed:</a>
<a name="2737"><span class="lineNum">    2737 </span>            :                 case ARM_VST1d64Twb_fixed:</a>
<a name="2738"><span class="lineNum">    2738 </span>            :                 case ARM_VST1d8Qwb_fixed:</a>
<a name="2739"><span class="lineNum">    2739 </span>            :                 case ARM_VST1d16Qwb_fixed:</a>
<a name="2740"><span class="lineNum">    2740 </span>            :                 case ARM_VST1d32Qwb_fixed:</a>
<a name="2741"><span class="lineNum">    2741 </span>            :                 case ARM_VST1d64Qwb_fixed:</a>
<a name="2742"><span class="lineNum">    2742 </span>            :                 case ARM_VST2d8wb_fixed:</a>
<a name="2743"><span class="lineNum">    2743 </span>            :                 case ARM_VST2d16wb_fixed:</a>
<a name="2744"><span class="lineNum">    2744 </span>            :                 case ARM_VST2d32wb_fixed:</a>
<a name="2745"><span class="lineNum">    2745 </span>            :                 case ARM_VST2q8wb_fixed:</a>
<a name="2746"><span class="lineNum">    2746 </span>            :                 case ARM_VST2q16wb_fixed:</a>
<a name="2747"><span class="lineNum">    2747 </span>            :                 case ARM_VST2q32wb_fixed:</a>
<a name="2748"><span class="lineNum">    2748 </span>            :                 case ARM_VST2b8wb_fixed:</a>
<a name="2749"><span class="lineNum">    2749 </span>            :                 case ARM_VST2b16wb_fixed:</a>
<a name="2750"><span class="lineNum">    2750 </span>            :                 case ARM_VST2b32wb_fixed:</a>
<a name="2751"><span class="lineNum">    2751 </span>            :                         break;</a>
<a name="2752"><span class="lineNum">    2752 </span>            :         }</a>
<a name="2753"><span class="lineNum">    2753 </span>            : </a>
<a name="2754"><span class="lineNum">    2754 </span>            : </a>
<a name="2755"><span class="lineNum">    2755 </span>            :         // First input register</a>
<a name="2756"><span class="lineNum">    2756 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2757"><span class="lineNum">    2757 </span>            :                 case ARM_VST1q16:</a>
<a name="2758"><span class="lineNum">    2758 </span>            :                 case ARM_VST1q32:</a>
<a name="2759"><span class="lineNum">    2759 </span>            :                 case ARM_VST1q64:</a>
<a name="2760"><span class="lineNum">    2760 </span>            :                 case ARM_VST1q8:</a>
<a name="2761"><span class="lineNum">    2761 </span>            :                 case ARM_VST1q16wb_fixed:</a>
<a name="2762"><span class="lineNum">    2762 </span>            :                 case ARM_VST1q16wb_register:</a>
<a name="2763"><span class="lineNum">    2763 </span>            :                 case ARM_VST1q32wb_fixed:</a>
<a name="2764"><span class="lineNum">    2764 </span>            :                 case ARM_VST1q32wb_register:</a>
<a name="2765"><span class="lineNum">    2765 </span>            :                 case ARM_VST1q64wb_fixed:</a>
<a name="2766"><span class="lineNum">    2766 </span>            :                 case ARM_VST1q64wb_register:</a>
<a name="2767"><span class="lineNum">    2767 </span>            :                 case ARM_VST1q8wb_fixed:</a>
<a name="2768"><span class="lineNum">    2768 </span>            :                 case ARM_VST1q8wb_register:</a>
<a name="2769"><span class="lineNum">    2769 </span>            :                 case ARM_VST2d16:</a>
<a name="2770"><span class="lineNum">    2770 </span>            :                 case ARM_VST2d32:</a>
<a name="2771"><span class="lineNum">    2771 </span>            :                 case ARM_VST2d8:</a>
<a name="2772"><span class="lineNum">    2772 </span>            :                 case ARM_VST2d16wb_fixed:</a>
<a name="2773"><span class="lineNum">    2773 </span>            :                 case ARM_VST2d16wb_register:</a>
<a name="2774"><span class="lineNum">    2774 </span>            :                 case ARM_VST2d32wb_fixed:</a>
<a name="2775"><span class="lineNum">    2775 </span>            :                 case ARM_VST2d32wb_register:</a>
<a name="2776"><span class="lineNum">    2776 </span>            :                 case ARM_VST2d8wb_fixed:</a>
<a name="2777"><span class="lineNum">    2777 </span>            :                 case ARM_VST2d8wb_register:</a>
<a name="2778"><span class="lineNum">    2778 </span>            :                         if (!Check(&amp;S, DecodeDPairRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2779"><span class="lineNum">    2779 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2780"><span class="lineNum">    2780 </span>            :                         break;</a>
<a name="2781"><span class="lineNum">    2781 </span>            :                 case ARM_VST2b16:</a>
<a name="2782"><span class="lineNum">    2782 </span>            :                 case ARM_VST2b32:</a>
<a name="2783"><span class="lineNum">    2783 </span>            :                 case ARM_VST2b8:</a>
<a name="2784"><span class="lineNum">    2784 </span>            :                 case ARM_VST2b16wb_fixed:</a>
<a name="2785"><span class="lineNum">    2785 </span>            :                 case ARM_VST2b16wb_register:</a>
<a name="2786"><span class="lineNum">    2786 </span>            :                 case ARM_VST2b32wb_fixed:</a>
<a name="2787"><span class="lineNum">    2787 </span>            :                 case ARM_VST2b32wb_register:</a>
<a name="2788"><span class="lineNum">    2788 </span>            :                 case ARM_VST2b8wb_fixed:</a>
<a name="2789"><span class="lineNum">    2789 </span>            :                 case ARM_VST2b8wb_register:</a>
<a name="2790"><span class="lineNum">    2790 </span>            :                         if (!Check(&amp;S, DecodeDPairSpacedRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2791"><span class="lineNum">    2791 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2792"><span class="lineNum">    2792 </span>            :                         break;</a>
<a name="2793"><span class="lineNum">    2793 </span>            :                 default:</a>
<a name="2794"><span class="lineNum">    2794 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2795"><span class="lineNum">    2795 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2796"><span class="lineNum">    2796 </span>            :         }</a>
<a name="2797"><span class="lineNum">    2797 </span>            : </a>
<a name="2798"><span class="lineNum">    2798 </span>            :         // Second input register</a>
<a name="2799"><span class="lineNum">    2799 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2800"><span class="lineNum">    2800 </span>            :                 case ARM_VST3d8:</a>
<a name="2801"><span class="lineNum">    2801 </span>            :                 case ARM_VST3d16:</a>
<a name="2802"><span class="lineNum">    2802 </span>            :                 case ARM_VST3d32:</a>
<a name="2803"><span class="lineNum">    2803 </span>            :                 case ARM_VST3d8_UPD:</a>
<a name="2804"><span class="lineNum">    2804 </span>            :                 case ARM_VST3d16_UPD:</a>
<a name="2805"><span class="lineNum">    2805 </span>            :                 case ARM_VST3d32_UPD:</a>
<a name="2806"><span class="lineNum">    2806 </span>            :                 case ARM_VST4d8:</a>
<a name="2807"><span class="lineNum">    2807 </span>            :                 case ARM_VST4d16:</a>
<a name="2808"><span class="lineNum">    2808 </span>            :                 case ARM_VST4d32:</a>
<a name="2809"><span class="lineNum">    2809 </span>            :                 case ARM_VST4d8_UPD:</a>
<a name="2810"><span class="lineNum">    2810 </span>            :                 case ARM_VST4d16_UPD:</a>
<a name="2811"><span class="lineNum">    2811 </span>            :                 case ARM_VST4d32_UPD:</a>
<a name="2812"><span class="lineNum">    2812 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+1)%32, Address, Decoder)))</a>
<a name="2813"><span class="lineNum">    2813 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2814"><span class="lineNum">    2814 </span>            :                         break;</a>
<a name="2815"><span class="lineNum">    2815 </span>            :                 case ARM_VST3q8:</a>
<a name="2816"><span class="lineNum">    2816 </span>            :                 case ARM_VST3q16:</a>
<a name="2817"><span class="lineNum">    2817 </span>            :                 case ARM_VST3q32:</a>
<a name="2818"><span class="lineNum">    2818 </span>            :                 case ARM_VST3q8_UPD:</a>
<a name="2819"><span class="lineNum">    2819 </span>            :                 case ARM_VST3q16_UPD:</a>
<a name="2820"><span class="lineNum">    2820 </span>            :                 case ARM_VST3q32_UPD:</a>
<a name="2821"><span class="lineNum">    2821 </span>            :                 case ARM_VST4q8:</a>
<a name="2822"><span class="lineNum">    2822 </span>            :                 case ARM_VST4q16:</a>
<a name="2823"><span class="lineNum">    2823 </span>            :                 case ARM_VST4q32:</a>
<a name="2824"><span class="lineNum">    2824 </span>            :                 case ARM_VST4q8_UPD:</a>
<a name="2825"><span class="lineNum">    2825 </span>            :                 case ARM_VST4q16_UPD:</a>
<a name="2826"><span class="lineNum">    2826 </span>            :                 case ARM_VST4q32_UPD:</a>
<a name="2827"><span class="lineNum">    2827 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+2)%32, Address, Decoder)))</a>
<a name="2828"><span class="lineNum">    2828 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2829"><span class="lineNum">    2829 </span>            :                         break;</a>
<a name="2830"><span class="lineNum">    2830 </span>            :                 default:</a>
<a name="2831"><span class="lineNum">    2831 </span>            :                         break;</a>
<a name="2832"><span class="lineNum">    2832 </span>            :         }</a>
<a name="2833"><span class="lineNum">    2833 </span>            : </a>
<a name="2834"><span class="lineNum">    2834 </span>            :         // Third input register</a>
<a name="2835"><span class="lineNum">    2835 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2836"><span class="lineNum">    2836 </span>            :                 case ARM_VST3d8:</a>
<a name="2837"><span class="lineNum">    2837 </span>            :                 case ARM_VST3d16:</a>
<a name="2838"><span class="lineNum">    2838 </span>            :                 case ARM_VST3d32:</a>
<a name="2839"><span class="lineNum">    2839 </span>            :                 case ARM_VST3d8_UPD:</a>
<a name="2840"><span class="lineNum">    2840 </span>            :                 case ARM_VST3d16_UPD:</a>
<a name="2841"><span class="lineNum">    2841 </span>            :                 case ARM_VST3d32_UPD:</a>
<a name="2842"><span class="lineNum">    2842 </span>            :                 case ARM_VST4d8:</a>
<a name="2843"><span class="lineNum">    2843 </span>            :                 case ARM_VST4d16:</a>
<a name="2844"><span class="lineNum">    2844 </span>            :                 case ARM_VST4d32:</a>
<a name="2845"><span class="lineNum">    2845 </span>            :                 case ARM_VST4d8_UPD:</a>
<a name="2846"><span class="lineNum">    2846 </span>            :                 case ARM_VST4d16_UPD:</a>
<a name="2847"><span class="lineNum">    2847 </span>            :                 case ARM_VST4d32_UPD:</a>
<a name="2848"><span class="lineNum">    2848 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+2)%32, Address, Decoder)))</a>
<a name="2849"><span class="lineNum">    2849 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2850"><span class="lineNum">    2850 </span>            :                         break;</a>
<a name="2851"><span class="lineNum">    2851 </span>            :                 case ARM_VST3q8:</a>
<a name="2852"><span class="lineNum">    2852 </span>            :                 case ARM_VST3q16:</a>
<a name="2853"><span class="lineNum">    2853 </span>            :                 case ARM_VST3q32:</a>
<a name="2854"><span class="lineNum">    2854 </span>            :                 case ARM_VST3q8_UPD:</a>
<a name="2855"><span class="lineNum">    2855 </span>            :                 case ARM_VST3q16_UPD:</a>
<a name="2856"><span class="lineNum">    2856 </span>            :                 case ARM_VST3q32_UPD:</a>
<a name="2857"><span class="lineNum">    2857 </span>            :                 case ARM_VST4q8:</a>
<a name="2858"><span class="lineNum">    2858 </span>            :                 case ARM_VST4q16:</a>
<a name="2859"><span class="lineNum">    2859 </span>            :                 case ARM_VST4q32:</a>
<a name="2860"><span class="lineNum">    2860 </span>            :                 case ARM_VST4q8_UPD:</a>
<a name="2861"><span class="lineNum">    2861 </span>            :                 case ARM_VST4q16_UPD:</a>
<a name="2862"><span class="lineNum">    2862 </span>            :                 case ARM_VST4q32_UPD:</a>
<a name="2863"><span class="lineNum">    2863 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+4)%32, Address, Decoder)))</a>
<a name="2864"><span class="lineNum">    2864 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2865"><span class="lineNum">    2865 </span>            :                         break;</a>
<a name="2866"><span class="lineNum">    2866 </span>            :                 default:</a>
<a name="2867"><span class="lineNum">    2867 </span>            :                         break;</a>
<a name="2868"><span class="lineNum">    2868 </span>            :         }</a>
<a name="2869"><span class="lineNum">    2869 </span>            : </a>
<a name="2870"><span class="lineNum">    2870 </span>            :         // Fourth input register</a>
<a name="2871"><span class="lineNum">    2871 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2872"><span class="lineNum">    2872 </span>            :                 case ARM_VST4d8:</a>
<a name="2873"><span class="lineNum">    2873 </span>            :                 case ARM_VST4d16:</a>
<a name="2874"><span class="lineNum">    2874 </span>            :                 case ARM_VST4d32:</a>
<a name="2875"><span class="lineNum">    2875 </span>            :                 case ARM_VST4d8_UPD:</a>
<a name="2876"><span class="lineNum">    2876 </span>            :                 case ARM_VST4d16_UPD:</a>
<a name="2877"><span class="lineNum">    2877 </span>            :                 case ARM_VST4d32_UPD:</a>
<a name="2878"><span class="lineNum">    2878 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+3)%32, Address, Decoder)))</a>
<a name="2879"><span class="lineNum">    2879 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2880"><span class="lineNum">    2880 </span>            :                         break;</a>
<a name="2881"><span class="lineNum">    2881 </span>            :                 case ARM_VST4q8:</a>
<a name="2882"><span class="lineNum">    2882 </span>            :                 case ARM_VST4q16:</a>
<a name="2883"><span class="lineNum">    2883 </span>            :                 case ARM_VST4q32:</a>
<a name="2884"><span class="lineNum">    2884 </span>            :                 case ARM_VST4q8_UPD:</a>
<a name="2885"><span class="lineNum">    2885 </span>            :                 case ARM_VST4q16_UPD:</a>
<a name="2886"><span class="lineNum">    2886 </span>            :                 case ARM_VST4q32_UPD:</a>
<a name="2887"><span class="lineNum">    2887 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+6)%32, Address, Decoder)))</a>
<a name="2888"><span class="lineNum">    2888 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2889"><span class="lineNum">    2889 </span>            :                         break;</a>
<a name="2890"><span class="lineNum">    2890 </span>            :                 default:</a>
<a name="2891"><span class="lineNum">    2891 </span>            :                         break;</a>
<a name="2892"><span class="lineNum">    2892 </span>            :         }</a>
<a name="2893"><span class="lineNum">    2893 </span>            : </a>
<a name="2894"><span class="lineNum">    2894 </span>            :         return S;</a>
<a name="2895"><span class="lineNum">    2895 </span>            : }</a>
<a name="2896"><span class="lineNum">    2896 </span>            : </a>
<a name="2897"><span class="lineNum">    2897 </span>            : static DecodeStatus DecodeVLD1DupInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2898"><span class="lineNum">    2898 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2899"><span class="lineNum">    2899 </span>            : {</a>
<a name="2900"><span class="lineNum">    2900 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2901"><span class="lineNum">    2901 </span>            :         unsigned Rn, Rm, align, size;</a>
<a name="2902"><span class="lineNum">    2902 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="2903"><span class="lineNum">    2903 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="2904"><span class="lineNum">    2904 </span>            :         Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="2905"><span class="lineNum">    2905 </span>            :         Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="2906"><span class="lineNum">    2906 </span>            :         align = fieldFromInstruction_4(Insn, 4, 1);</a>
<a name="2907"><span class="lineNum">    2907 </span>            :         size = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="2908"><span class="lineNum">    2908 </span>            : </a>
<a name="2909"><span class="lineNum">    2909 </span>            :         if (size == 0 &amp;&amp; align == 1)</a>
<a name="2910"><span class="lineNum">    2910 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2911"><span class="lineNum">    2911 </span>            :         align *= (1 &lt;&lt; size);</a>
<a name="2912"><span class="lineNum">    2912 </span>            : </a>
<a name="2913"><span class="lineNum">    2913 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2914"><span class="lineNum">    2914 </span>            :                 case ARM_VLD1DUPq16: case ARM_VLD1DUPq32: case ARM_VLD1DUPq8:</a>
<a name="2915"><span class="lineNum">    2915 </span>            :                 case ARM_VLD1DUPq16wb_fixed: case ARM_VLD1DUPq16wb_register:</a>
<a name="2916"><span class="lineNum">    2916 </span>            :                 case ARM_VLD1DUPq32wb_fixed: case ARM_VLD1DUPq32wb_register:</a>
<a name="2917"><span class="lineNum">    2917 </span>            :                 case ARM_VLD1DUPq8wb_fixed: case ARM_VLD1DUPq8wb_register:</a>
<a name="2918"><span class="lineNum">    2918 </span>            :                         if (!Check(&amp;S, DecodeDPairRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2919"><span class="lineNum">    2919 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2920"><span class="lineNum">    2920 </span>            :                         break;</a>
<a name="2921"><span class="lineNum">    2921 </span>            :                 default:</a>
<a name="2922"><span class="lineNum">    2922 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2923"><span class="lineNum">    2923 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2924"><span class="lineNum">    2924 </span>            :                         break;</a>
<a name="2925"><span class="lineNum">    2925 </span>            :         }</a>
<a name="2926"><span class="lineNum">    2926 </span>            :         if (Rm != 0xF) {</a>
<a name="2927"><span class="lineNum">    2927 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="2928"><span class="lineNum">    2928 </span>            :                         return MCDisassembler_Fail;</a>
<a name="2929"><span class="lineNum">    2929 </span>            :         }</a>
<a name="2930"><span class="lineNum">    2930 </span>            : </a>
<a name="2931"><span class="lineNum">    2931 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="2932"><span class="lineNum">    2932 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2933"><span class="lineNum">    2933 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="2934"><span class="lineNum">    2934 </span>            : </a>
<a name="2935"><span class="lineNum">    2935 </span>            :         // The fixed offset post-increment encodes Rm == 0xd. The no-writeback</a>
<a name="2936"><span class="lineNum">    2936 </span>            :         // variant encodes Rm == 0xf. Anything else is a register offset post-</a>
<a name="2937"><span class="lineNum">    2937 </span>            :         // increment and we need to add the register operand to the instruction.</a>
<a name="2938"><span class="lineNum">    2938 </span>            :         if (Rm != 0xD &amp;&amp; Rm != 0xF &amp;&amp;</a>
<a name="2939"><span class="lineNum">    2939 </span>            :                         !Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="2940"><span class="lineNum">    2940 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2941"><span class="lineNum">    2941 </span>            : </a>
<a name="2942"><span class="lineNum">    2942 </span>            :         return S;</a>
<a name="2943"><span class="lineNum">    2943 </span>            : }</a>
<a name="2944"><span class="lineNum">    2944 </span>            : </a>
<a name="2945"><span class="lineNum">    2945 </span>            : static DecodeStatus DecodeVLD2DupInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2946"><span class="lineNum">    2946 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2947"><span class="lineNum">    2947 </span>            : {</a>
<a name="2948"><span class="lineNum">    2948 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2949"><span class="lineNum">    2949 </span>            :         unsigned Rn, Rm, align, size;</a>
<a name="2950"><span class="lineNum">    2950 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="2951"><span class="lineNum">    2951 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="2952"><span class="lineNum">    2952 </span>            :         Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="2953"><span class="lineNum">    2953 </span>            :         Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="2954"><span class="lineNum">    2954 </span>            :         align = fieldFromInstruction_4(Insn, 4, 1);</a>
<a name="2955"><span class="lineNum">    2955 </span>            :         size = 1 &lt;&lt; fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="2956"><span class="lineNum">    2956 </span>            :         align *= 2*size;</a>
<a name="2957"><span class="lineNum">    2957 </span>            : </a>
<a name="2958"><span class="lineNum">    2958 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="2959"><span class="lineNum">    2959 </span>            :                 case ARM_VLD2DUPd16: case ARM_VLD2DUPd32: case ARM_VLD2DUPd8:</a>
<a name="2960"><span class="lineNum">    2960 </span>            :                 case ARM_VLD2DUPd16wb_fixed: case ARM_VLD2DUPd16wb_register:</a>
<a name="2961"><span class="lineNum">    2961 </span>            :                 case ARM_VLD2DUPd32wb_fixed: case ARM_VLD2DUPd32wb_register:</a>
<a name="2962"><span class="lineNum">    2962 </span>            :                 case ARM_VLD2DUPd8wb_fixed: case ARM_VLD2DUPd8wb_register:</a>
<a name="2963"><span class="lineNum">    2963 </span>            :                         if (!Check(&amp;S, DecodeDPairRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2964"><span class="lineNum">    2964 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2965"><span class="lineNum">    2965 </span>            :                         break;</a>
<a name="2966"><span class="lineNum">    2966 </span>            :                 case ARM_VLD2DUPd16x2: case ARM_VLD2DUPd32x2: case ARM_VLD2DUPd8x2:</a>
<a name="2967"><span class="lineNum">    2967 </span>            :                 case ARM_VLD2DUPd16x2wb_fixed: case ARM_VLD2DUPd16x2wb_register:</a>
<a name="2968"><span class="lineNum">    2968 </span>            :                 case ARM_VLD2DUPd32x2wb_fixed: case ARM_VLD2DUPd32x2wb_register:</a>
<a name="2969"><span class="lineNum">    2969 </span>            :                 case ARM_VLD2DUPd8x2wb_fixed: case ARM_VLD2DUPd8x2wb_register:</a>
<a name="2970"><span class="lineNum">    2970 </span>            :                         if (!Check(&amp;S, DecodeDPairSpacedRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2971"><span class="lineNum">    2971 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2972"><span class="lineNum">    2972 </span>            :                         break;</a>
<a name="2973"><span class="lineNum">    2973 </span>            :                 default:</a>
<a name="2974"><span class="lineNum">    2974 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="2975"><span class="lineNum">    2975 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="2976"><span class="lineNum">    2976 </span>            :                         break;</a>
<a name="2977"><span class="lineNum">    2977 </span>            :         }</a>
<a name="2978"><span class="lineNum">    2978 </span>            : </a>
<a name="2979"><span class="lineNum">    2979 </span>            :         if (Rm != 0xF)</a>
<a name="2980"><span class="lineNum">    2980 </span>            :                 MCOperand_CreateImm0(Inst, 0);</a>
<a name="2981"><span class="lineNum">    2981 </span>            : </a>
<a name="2982"><span class="lineNum">    2982 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="2983"><span class="lineNum">    2983 </span>            :                 return MCDisassembler_Fail;</a>
<a name="2984"><span class="lineNum">    2984 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="2985"><span class="lineNum">    2985 </span>            : </a>
<a name="2986"><span class="lineNum">    2986 </span>            :         if (Rm != 0xD &amp;&amp; Rm != 0xF) {</a>
<a name="2987"><span class="lineNum">    2987 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="2988"><span class="lineNum">    2988 </span>            :                         return MCDisassembler_Fail;</a>
<a name="2989"><span class="lineNum">    2989 </span>            :         }</a>
<a name="2990"><span class="lineNum">    2990 </span>            : </a>
<a name="2991"><span class="lineNum">    2991 </span>            :         return S;</a>
<a name="2992"><span class="lineNum">    2992 </span>            : }</a>
<a name="2993"><span class="lineNum">    2993 </span>            : </a>
<a name="2994"><span class="lineNum">    2994 </span>            : static DecodeStatus DecodeVLD3DupInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="2995"><span class="lineNum">    2995 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="2996"><span class="lineNum">    2996 </span>            : {</a>
<a name="2997"><span class="lineNum">    2997 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="2998"><span class="lineNum">    2998 </span>            :         unsigned Rn, Rm, inc;</a>
<a name="2999"><span class="lineNum">    2999 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3000"><span class="lineNum">    3000 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="3001"><span class="lineNum">    3001 </span>            :         Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="3002"><span class="lineNum">    3002 </span>            :         Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="3003"><span class="lineNum">    3003 </span>            :         inc = fieldFromInstruction_4(Insn, 5, 1) + 1;</a>
<a name="3004"><span class="lineNum">    3004 </span>            : </a>
<a name="3005"><span class="lineNum">    3005 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="3006"><span class="lineNum">    3006 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3007"><span class="lineNum">    3007 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+inc)%32, Address, Decoder)))</a>
<a name="3008"><span class="lineNum">    3008 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3009"><span class="lineNum">    3009 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+2*inc)%32, Address, Decoder)))</a>
<a name="3010"><span class="lineNum">    3010 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3011"><span class="lineNum">    3011 </span>            :         if (Rm != 0xF) {</a>
<a name="3012"><span class="lineNum">    3012 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3013"><span class="lineNum">    3013 </span>            :                         return MCDisassembler_Fail;</a>
<a name="3014"><span class="lineNum">    3014 </span>            :         }</a>
<a name="3015"><span class="lineNum">    3015 </span>            : </a>
<a name="3016"><span class="lineNum">    3016 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3017"><span class="lineNum">    3017 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3018"><span class="lineNum">    3018 </span>            :         MCOperand_CreateImm0(Inst, 0);</a>
<a name="3019"><span class="lineNum">    3019 </span>            : </a>
<a name="3020"><span class="lineNum">    3020 </span>            :         if (Rm == 0xD)</a>
<a name="3021"><span class="lineNum">    3021 </span>            :                 MCOperand_CreateReg0(Inst, 0);</a>
<a name="3022"><span class="lineNum">    3022 </span>            :         else if (Rm != 0xF) {</a>
<a name="3023"><span class="lineNum">    3023 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="3024"><span class="lineNum">    3024 </span>            :                         return MCDisassembler_Fail;</a>
<a name="3025"><span class="lineNum">    3025 </span>            :         }</a>
<a name="3026"><span class="lineNum">    3026 </span>            : </a>
<a name="3027"><span class="lineNum">    3027 </span>            :         return S;</a>
<a name="3028"><span class="lineNum">    3028 </span>            : }</a>
<a name="3029"><span class="lineNum">    3029 </span>            : </a>
<a name="3030"><span class="lineNum">    3030 </span>            : static DecodeStatus DecodeVLD4DupInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="3031"><span class="lineNum">    3031 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3032"><span class="lineNum">    3032 </span>            : {</a>
<a name="3033"><span class="lineNum">    3033 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3034"><span class="lineNum">    3034 </span>            :         unsigned Rn, Rm, size, inc, align;</a>
<a name="3035"><span class="lineNum">    3035 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3036"><span class="lineNum">    3036 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="3037"><span class="lineNum">    3037 </span>            :         Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="3038"><span class="lineNum">    3038 </span>            :         Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="3039"><span class="lineNum">    3039 </span>            :         size = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="3040"><span class="lineNum">    3040 </span>            :         inc = fieldFromInstruction_4(Insn, 5, 1) + 1;</a>
<a name="3041"><span class="lineNum">    3041 </span>            :         align = fieldFromInstruction_4(Insn, 4, 1);</a>
<a name="3042"><span class="lineNum">    3042 </span>            : </a>
<a name="3043"><span class="lineNum">    3043 </span>            :         if (size == 0x3) {</a>
<a name="3044"><span class="lineNum">    3044 </span>            :                 if (align == 0)</a>
<a name="3045"><span class="lineNum">    3045 </span>            :                         return MCDisassembler_Fail;</a>
<a name="3046"><span class="lineNum">    3046 </span>            :                 align = 16;</a>
<a name="3047"><span class="lineNum">    3047 </span>            :         } else {</a>
<a name="3048"><span class="lineNum">    3048 </span>            :                 if (size == 2) {</a>
<a name="3049"><span class="lineNum">    3049 </span>            :                         align *= 8;</a>
<a name="3050"><span class="lineNum">    3050 </span>            :                 } else {</a>
<a name="3051"><span class="lineNum">    3051 </span>            :                         size = 1 &lt;&lt; size;</a>
<a name="3052"><span class="lineNum">    3052 </span>            :                         align *= 4 * size;</a>
<a name="3053"><span class="lineNum">    3053 </span>            :                 }</a>
<a name="3054"><span class="lineNum">    3054 </span>            :         }</a>
<a name="3055"><span class="lineNum">    3055 </span>            : </a>
<a name="3056"><span class="lineNum">    3056 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="3057"><span class="lineNum">    3057 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3058"><span class="lineNum">    3058 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+inc)%32, Address, Decoder)))</a>
<a name="3059"><span class="lineNum">    3059 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3060"><span class="lineNum">    3060 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+2*inc)%32, Address, Decoder)))</a>
<a name="3061"><span class="lineNum">    3061 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3062"><span class="lineNum">    3062 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, (Rd+3*inc)%32, Address, Decoder)))</a>
<a name="3063"><span class="lineNum">    3063 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3064"><span class="lineNum">    3064 </span>            :         if (Rm != 0xF) {</a>
<a name="3065"><span class="lineNum">    3065 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3066"><span class="lineNum">    3066 </span>            :                         return MCDisassembler_Fail;</a>
<a name="3067"><span class="lineNum">    3067 </span>            :         }</a>
<a name="3068"><span class="lineNum">    3068 </span>            : </a>
<a name="3069"><span class="lineNum">    3069 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3070"><span class="lineNum">    3070 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3071"><span class="lineNum">    3071 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="3072"><span class="lineNum">    3072 </span>            : </a>
<a name="3073"><span class="lineNum">    3073 </span>            :         if (Rm == 0xD)</a>
<a name="3074"><span class="lineNum">    3074 </span>            :                 MCOperand_CreateReg0(Inst, 0);</a>
<a name="3075"><span class="lineNum">    3075 </span>            :         else if (Rm != 0xF) {</a>
<a name="3076"><span class="lineNum">    3076 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="3077"><span class="lineNum">    3077 </span>            :                         return MCDisassembler_Fail;</a>
<a name="3078"><span class="lineNum">    3078 </span>            :         }</a>
<a name="3079"><span class="lineNum">    3079 </span>            : </a>
<a name="3080"><span class="lineNum">    3080 </span>            :         return S;</a>
<a name="3081"><span class="lineNum">    3081 </span>            : }</a>
<a name="3082"><span class="lineNum">    3082 </span>            : </a>
<a name="3083"><span class="lineNum">    3083 </span>            : static DecodeStatus DecodeNEONModImmInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="3084"><span class="lineNum">    3084 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3085"><span class="lineNum">    3085 </span>            : {</a>
<a name="3086"><span class="lineNum">    3086 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3087"><span class="lineNum">    3087 </span>            :         unsigned imm, Q;</a>
<a name="3088"><span class="lineNum">    3088 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3089"><span class="lineNum">    3089 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="3090"><span class="lineNum">    3090 </span>            :         imm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="3091"><span class="lineNum">    3091 </span>            :         imm |= fieldFromInstruction_4(Insn, 16, 3) &lt;&lt; 4;</a>
<a name="3092"><span class="lineNum">    3092 </span>            :         imm |= fieldFromInstruction_4(Insn, 24, 1) &lt;&lt; 7;</a>
<a name="3093"><span class="lineNum">    3093 </span>            :         imm |= fieldFromInstruction_4(Insn, 8, 4) &lt;&lt; 8;</a>
<a name="3094"><span class="lineNum">    3094 </span>            :         imm |= fieldFromInstruction_4(Insn, 5, 1) &lt;&lt; 12;</a>
<a name="3095"><span class="lineNum">    3095 </span>            :         Q = fieldFromInstruction_4(Insn, 6, 1);</a>
<a name="3096"><span class="lineNum">    3096 </span>            : </a>
<a name="3097"><span class="lineNum">    3097 </span>            :         if (Q) {</a>
<a name="3098"><span class="lineNum">    3098 </span>            :                 if (!Check(&amp;S, DecodeQPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="3099"><span class="lineNum">    3099 </span>            :                         return MCDisassembler_Fail;</a>
<a name="3100"><span class="lineNum">    3100 </span>            :         } else {</a>
<a name="3101"><span class="lineNum">    3101 </span>            :                 if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="3102"><span class="lineNum">    3102 </span>            :                         return MCDisassembler_Fail;</a>
<a name="3103"><span class="lineNum">    3103 </span>            :         }</a>
<a name="3104"><span class="lineNum">    3104 </span>            : </a>
<a name="3105"><span class="lineNum">    3105 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="3106"><span class="lineNum">    3106 </span>            : </a>
<a name="3107"><span class="lineNum">    3107 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="3108"><span class="lineNum">    3108 </span>            :                 case ARM_VORRiv4i16:</a>
<a name="3109"><span class="lineNum">    3109 </span>            :                 case ARM_VORRiv2i32:</a>
<a name="3110"><span class="lineNum">    3110 </span>            :                 case ARM_VBICiv4i16:</a>
<a name="3111"><span class="lineNum">    3111 </span>            :                 case ARM_VBICiv2i32:</a>
<a name="3112"><span class="lineNum">    3112 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="3113"><span class="lineNum">    3113 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3114"><span class="lineNum">    3114 </span>            :                         break;</a>
<a name="3115"><span class="lineNum">    3115 </span>            :                 case ARM_VORRiv8i16:</a>
<a name="3116"><span class="lineNum">    3116 </span>            :                 case ARM_VORRiv4i32:</a>
<a name="3117"><span class="lineNum">    3117 </span>            :                 case ARM_VBICiv8i16:</a>
<a name="3118"><span class="lineNum">    3118 </span>            :                 case ARM_VBICiv4i32:</a>
<a name="3119"><span class="lineNum">    3119 </span>            :                         if (!Check(&amp;S, DecodeQPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="3120"><span class="lineNum">    3120 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3121"><span class="lineNum">    3121 </span>            :                         break;</a>
<a name="3122"><span class="lineNum">    3122 </span>            :                 default:</a>
<a name="3123"><span class="lineNum">    3123 </span>            :                         break;</a>
<a name="3124"><span class="lineNum">    3124 </span>            :         }</a>
<a name="3125"><span class="lineNum">    3125 </span>            : </a>
<a name="3126"><span class="lineNum">    3126 </span>            :         return S;</a>
<a name="3127"><span class="lineNum">    3127 </span>            : }</a>
<a name="3128"><span class="lineNum">    3128 </span>            : </a>
<a name="3129"><span class="lineNum">    3129 </span>            : static DecodeStatus DecodeVSHLMaxInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="3130"><span class="lineNum">    3130 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3131"><span class="lineNum">    3131 </span>            : {</a>
<a name="3132"><span class="lineNum">    3132 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3133"><span class="lineNum">    3133 </span>            :         unsigned Rm, size;</a>
<a name="3134"><span class="lineNum">    3134 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3135"><span class="lineNum">    3135 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="3136"><span class="lineNum">    3136 </span>            :         Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="3137"><span class="lineNum">    3137 </span>            :         Rm |= fieldFromInstruction_4(Insn, 5, 1) &lt;&lt; 4;</a>
<a name="3138"><span class="lineNum">    3138 </span>            :         size = fieldFromInstruction_4(Insn, 18, 2);</a>
<a name="3139"><span class="lineNum">    3139 </span>            : </a>
<a name="3140"><span class="lineNum">    3140 </span>            :         if (!Check(&amp;S, DecodeQPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="3141"><span class="lineNum">    3141 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3142"><span class="lineNum">    3142 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="3143"><span class="lineNum">    3143 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3144"><span class="lineNum">    3144 </span>            :         MCOperand_CreateImm0(Inst, 8 &lt;&lt; size);</a>
<a name="3145"><span class="lineNum">    3145 </span>            : </a>
<a name="3146"><span class="lineNum">    3146 </span>            :         return S;</a>
<a name="3147"><span class="lineNum">    3147 </span>            : }</a>
<a name="3148"><span class="lineNum">    3148 </span>            : </a>
<a name="3149"><span class="lineNum">    3149 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeShiftRight8Imm(MCInst *Inst, unsigned Val,</span></a>
<a name="3150"><span class="lineNum">    3150 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3151"><span class="lineNum">    3151 </span>            : {</a>
<a name="3152"><span class="lineNum">    3152 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, 8 - Val);</span></a>
<a name="3153"><span class="lineNum">    3153 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3154"><span class="lineNum">    3154 </span>            : }</a>
<a name="3155"><span class="lineNum">    3155 </span>            : </a>
<a name="3156"><span class="lineNum">    3156 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeShiftRight16Imm(MCInst *Inst, unsigned Val,</span></a>
<a name="3157"><span class="lineNum">    3157 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3158"><span class="lineNum">    3158 </span>            : {</a>
<a name="3159"><span class="lineNum">    3159 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, 16 - Val);</span></a>
<a name="3160"><span class="lineNum">    3160 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3161"><span class="lineNum">    3161 </span>            : }</a>
<a name="3162"><span class="lineNum">    3162 </span>            : </a>
<a name="3163"><span class="lineNum">    3163 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeShiftRight32Imm(MCInst *Inst, unsigned Val,</span></a>
<a name="3164"><span class="lineNum">    3164 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3165"><span class="lineNum">    3165 </span>            : {</a>
<a name="3166"><span class="lineNum">    3166 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, 32 - Val);</span></a>
<a name="3167"><span class="lineNum">    3167 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3168"><span class="lineNum">    3168 </span>            : }</a>
<a name="3169"><span class="lineNum">    3169 </span>            : </a>
<a name="3170"><span class="lineNum">    3170 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeShiftRight64Imm(MCInst *Inst, unsigned Val,</span></a>
<a name="3171"><span class="lineNum">    3171 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3172"><span class="lineNum">    3172 </span>            : {</a>
<a name="3173"><span class="lineNum">    3173 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, 64 - Val);</span></a>
<a name="3174"><span class="lineNum">    3174 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3175"><span class="lineNum">    3175 </span>            : }</a>
<a name="3176"><span class="lineNum">    3176 </span>            : </a>
<a name="3177"><span class="lineNum">    3177 </span>            : static DecodeStatus DecodeTBLInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="3178"><span class="lineNum">    3178 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3179"><span class="lineNum">    3179 </span>            : {</a>
<a name="3180"><span class="lineNum">    3180 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3181"><span class="lineNum">    3181 </span>            :         unsigned Rn, Rm, op;</a>
<a name="3182"><span class="lineNum">    3182 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3183"><span class="lineNum">    3183 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="3184"><span class="lineNum">    3184 </span>            :         Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="3185"><span class="lineNum">    3185 </span>            :         Rn |= fieldFromInstruction_4(Insn, 7, 1) &lt;&lt; 4;</a>
<a name="3186"><span class="lineNum">    3186 </span>            :         Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="3187"><span class="lineNum">    3187 </span>            :         Rm |= fieldFromInstruction_4(Insn, 5, 1) &lt;&lt; 4;</a>
<a name="3188"><span class="lineNum">    3188 </span>            :         op = fieldFromInstruction_4(Insn, 6, 1);</a>
<a name="3189"><span class="lineNum">    3189 </span>            : </a>
<a name="3190"><span class="lineNum">    3190 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="3191"><span class="lineNum">    3191 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3192"><span class="lineNum">    3192 </span>            :         if (op) {</a>
<a name="3193"><span class="lineNum">    3193 </span>            :                 if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="3194"><span class="lineNum">    3194 </span>            :                         return MCDisassembler_Fail; // Writeback</a>
<a name="3195"><span class="lineNum">    3195 </span>            :         }</a>
<a name="3196"><span class="lineNum">    3196 </span>            : </a>
<a name="3197"><span class="lineNum">    3197 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="3198"><span class="lineNum">    3198 </span>            :                 case ARM_VTBL2:</a>
<a name="3199"><span class="lineNum">    3199 </span>            :                 case ARM_VTBX2:</a>
<a name="3200"><span class="lineNum">    3200 </span>            :                         if (!Check(&amp;S, DecodeDPairRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3201"><span class="lineNum">    3201 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3202"><span class="lineNum">    3202 </span>            :                         break;</a>
<a name="3203"><span class="lineNum">    3203 </span>            :                 default:</a>
<a name="3204"><span class="lineNum">    3204 </span>            :                         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3205"><span class="lineNum">    3205 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3206"><span class="lineNum">    3206 </span>            :         }</a>
<a name="3207"><span class="lineNum">    3207 </span>            : </a>
<a name="3208"><span class="lineNum">    3208 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="3209"><span class="lineNum">    3209 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3210"><span class="lineNum">    3210 </span>            : </a>
<a name="3211"><span class="lineNum">    3211 </span>            :         return S;</a>
<a name="3212"><span class="lineNum">    3212 </span>            : }</a>
<a name="3213"><span class="lineNum">    3213 </span>            : </a>
<a name="3214"><span class="lineNum">    3214 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeThumbAddSpecialReg(MCInst *Inst, uint16_t Insn,</span></a>
<a name="3215"><span class="lineNum">    3215 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3216"><span class="lineNum">    3216 </span>            : {</a>
<a name="3217"><span class="lineNum">    3217 </span><span class="lineNoCov">          0 :         DecodeStatus S = MCDisassembler_Success;</span></a>
<a name="3218"><span class="lineNum">    3218 </span>            : </a>
<a name="3219"><span class="lineNum">    3219 </span><span class="lineNoCov">          0 :         unsigned dst = fieldFromInstruction_2(Insn, 8, 3);</span></a>
<a name="3220"><span class="lineNum">    3220 </span><span class="lineNoCov">          0 :         unsigned imm = fieldFromInstruction_2(Insn, 0, 8);</span></a>
<a name="3221"><span class="lineNum">    3221 </span>            : </a>
<a name="3222"><span class="lineNum">    3222 </span><span class="lineNoCov">          0 :         if (!Check(&amp;S, DecodetGPRRegisterClass(Inst, dst, Address, Decoder)))</span></a>
<a name="3223"><span class="lineNum">    3223 </span><span class="lineNoCov">          0 :                 return MCDisassembler_Fail;</span></a>
<a name="3224"><span class="lineNum">    3224 </span>            : </a>
<a name="3225"><span class="lineNum">    3225 </span><span class="lineNoCov">          0 :         switch(MCInst_getOpcode(Inst)) {</span></a>
<a name="3226"><span class="lineNum">    3226 </span><span class="lineNoCov">          0 :                 default:</span></a>
<a name="3227"><span class="lineNum">    3227 </span><span class="lineNoCov">          0 :                         return MCDisassembler_Fail;</span></a>
<a name="3228"><span class="lineNum">    3228 </span>            :                 case ARM_tADR:</a>
<a name="3229"><span class="lineNum">    3229 </span>            :                         break; // tADR does not explicitly represent the PC as an operand.</a>
<a name="3230"><span class="lineNum">    3230 </span><span class="lineNoCov">          0 :                 case ARM_tADDrSPi:</span></a>
<a name="3231"><span class="lineNum">    3231 </span><span class="lineNoCov">          0 :                         MCOperand_CreateReg0(Inst, ARM_SP);</span></a>
<a name="3232"><span class="lineNum">    3232 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="3233"><span class="lineNum">    3233 </span>            :         }</a>
<a name="3234"><span class="lineNum">    3234 </span>            : </a>
<a name="3235"><span class="lineNum">    3235 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, imm);</span></a>
<a name="3236"><span class="lineNum">    3236 </span><span class="lineNoCov">          0 :         return S;</span></a>
<a name="3237"><span class="lineNum">    3237 </span>            : }</a>
<a name="3238"><span class="lineNum">    3238 </span>            : </a>
<a name="3239"><span class="lineNum">    3239 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeThumbBROperand(MCInst *Inst, unsigned Val,</span></a>
<a name="3240"><span class="lineNum">    3240 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3241"><span class="lineNum">    3241 </span>            : {</a>
<a name="3242"><span class="lineNum">    3242 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, SignExtend32(Val &lt;&lt; 1, 12));</span></a>
<a name="3243"><span class="lineNum">    3243 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3244"><span class="lineNum">    3244 </span>            : }</a>
<a name="3245"><span class="lineNum">    3245 </span>            : </a>
<a name="3246"><span class="lineNum">    3246 </span>            : static DecodeStatus DecodeT2BROperand(MCInst *Inst, unsigned Val,</a>
<a name="3247"><span class="lineNum">    3247 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3248"><span class="lineNum">    3248 </span>            : {</a>
<a name="3249"><span class="lineNum">    3249 </span>            :         MCOperand_CreateImm0(Inst, SignExtend32(Val, 21));</a>
<a name="3250"><span class="lineNum">    3250 </span>            :         return MCDisassembler_Success;</a>
<a name="3251"><span class="lineNum">    3251 </span>            : }</a>
<a name="3252"><span class="lineNum">    3252 </span>            : </a>
<a name="3253"><span class="lineNum">    3253 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeThumbCmpBROperand(MCInst *Inst, unsigned Val,</span></a>
<a name="3254"><span class="lineNum">    3254 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3255"><span class="lineNum">    3255 </span>            : {</a>
<a name="3256"><span class="lineNum">    3256 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, Val &lt;&lt; 1);</span></a>
<a name="3257"><span class="lineNum">    3257 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3258"><span class="lineNum">    3258 </span>            : }</a>
<a name="3259"><span class="lineNum">    3259 </span>            : </a>
<a name="3260"><span class="lineNum">    3260 </span>            : static DecodeStatus DecodeThumbAddrModeRR(MCInst *Inst, unsigned Val,</a>
<a name="3261"><span class="lineNum">    3261 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3262"><span class="lineNum">    3262 </span>            : {</a>
<a name="3263"><span class="lineNum">    3263 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3264"><span class="lineNum">    3264 </span>            : </a>
<a name="3265"><span class="lineNum">    3265 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 0, 3);</a>
<a name="3266"><span class="lineNum">    3266 </span>            :         unsigned Rm = fieldFromInstruction_4(Val, 3, 3);</a>
<a name="3267"><span class="lineNum">    3267 </span>            : </a>
<a name="3268"><span class="lineNum">    3268 </span>            :         if (!Check(&amp;S, DecodetGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3269"><span class="lineNum">    3269 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3270"><span class="lineNum">    3270 </span>            :         if (!Check(&amp;S, DecodetGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="3271"><span class="lineNum">    3271 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3272"><span class="lineNum">    3272 </span>            : </a>
<a name="3273"><span class="lineNum">    3273 </span>            :         return S;</a>
<a name="3274"><span class="lineNum">    3274 </span>            : }</a>
<a name="3275"><span class="lineNum">    3275 </span>            : </a>
<a name="3276"><span class="lineNum">    3276 </span>            : static DecodeStatus DecodeThumbAddrModeIS(MCInst *Inst, unsigned Val,</a>
<a name="3277"><span class="lineNum">    3277 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3278"><span class="lineNum">    3278 </span>            : {</a>
<a name="3279"><span class="lineNum">    3279 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3280"><span class="lineNum">    3280 </span>            : </a>
<a name="3281"><span class="lineNum">    3281 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 0, 3);</a>
<a name="3282"><span class="lineNum">    3282 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 3, 5);</a>
<a name="3283"><span class="lineNum">    3283 </span>            : </a>
<a name="3284"><span class="lineNum">    3284 </span>            :         if (!Check(&amp;S, DecodetGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3285"><span class="lineNum">    3285 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3286"><span class="lineNum">    3286 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="3287"><span class="lineNum">    3287 </span>            : </a>
<a name="3288"><span class="lineNum">    3288 </span>            :         return S;</a>
<a name="3289"><span class="lineNum">    3289 </span>            : }</a>
<a name="3290"><span class="lineNum">    3290 </span>            : </a>
<a name="3291"><span class="lineNum">    3291 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeThumbAddrModePC(MCInst *Inst, unsigned Val,</span></a>
<a name="3292"><span class="lineNum">    3292 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3293"><span class="lineNum">    3293 </span>            : {</a>
<a name="3294"><span class="lineNum">    3294 </span><span class="lineNoCov">          0 :         unsigned imm = Val &lt;&lt; 2;</span></a>
<a name="3295"><span class="lineNum">    3295 </span>            : </a>
<a name="3296"><span class="lineNum">    3296 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, imm);</span></a>
<a name="3297"><span class="lineNum">    3297 </span>            :         //tryAddingPcLoadReferenceComment(Address, (Address &amp; ~2u) + imm + 4, Decoder);</a>
<a name="3298"><span class="lineNum">    3298 </span>            : </a>
<a name="3299"><span class="lineNum">    3299 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3300"><span class="lineNum">    3300 </span>            : }</a>
<a name="3301"><span class="lineNum">    3301 </span>            : </a>
<a name="3302"><span class="lineNum">    3302 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeThumbAddrModeSP(MCInst *Inst, unsigned Val,</span></a>
<a name="3303"><span class="lineNum">    3303 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3304"><span class="lineNum">    3304 </span>            : {</a>
<a name="3305"><span class="lineNum">    3305 </span><span class="lineNoCov">          0 :         MCOperand_CreateReg0(Inst, ARM_SP);</span></a>
<a name="3306"><span class="lineNum">    3306 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, Val);</span></a>
<a name="3307"><span class="lineNum">    3307 </span>            : </a>
<a name="3308"><span class="lineNum">    3308 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3309"><span class="lineNum">    3309 </span>            : }</a>
<a name="3310"><span class="lineNum">    3310 </span>            : </a>
<a name="3311"><span class="lineNum">    3311 </span>            : static DecodeStatus DecodeT2AddrModeSOReg(MCInst *Inst, unsigned Val,</a>
<a name="3312"><span class="lineNum">    3312 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3313"><span class="lineNum">    3313 </span>            : {</a>
<a name="3314"><span class="lineNum">    3314 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3315"><span class="lineNum">    3315 </span>            : </a>
<a name="3316"><span class="lineNum">    3316 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 6, 4);</a>
<a name="3317"><span class="lineNum">    3317 </span>            :         unsigned Rm = fieldFromInstruction_4(Val, 2, 4);</a>
<a name="3318"><span class="lineNum">    3318 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 0, 2);</a>
<a name="3319"><span class="lineNum">    3319 </span>            : </a>
<a name="3320"><span class="lineNum">    3320 </span>            :         // Thumb stores cannot use PC as dest register.</a>
<a name="3321"><span class="lineNum">    3321 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="3322"><span class="lineNum">    3322 </span>            :                 case ARM_t2STRHs:</a>
<a name="3323"><span class="lineNum">    3323 </span>            :                 case ARM_t2STRBs:</a>
<a name="3324"><span class="lineNum">    3324 </span>            :                 case ARM_t2STRs:</a>
<a name="3325"><span class="lineNum">    3325 </span>            :                         if (Rn == 15)</a>
<a name="3326"><span class="lineNum">    3326 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3327"><span class="lineNum">    3327 </span>            :                 default:</a>
<a name="3328"><span class="lineNum">    3328 </span>            :                         break;</a>
<a name="3329"><span class="lineNum">    3329 </span>            :         }</a>
<a name="3330"><span class="lineNum">    3330 </span>            : </a>
<a name="3331"><span class="lineNum">    3331 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3332"><span class="lineNum">    3332 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3333"><span class="lineNum">    3333 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="3334"><span class="lineNum">    3334 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3335"><span class="lineNum">    3335 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="3336"><span class="lineNum">    3336 </span>            : </a>
<a name="3337"><span class="lineNum">    3337 </span>            :         return S;</a>
<a name="3338"><span class="lineNum">    3338 </span>            : }</a>
<a name="3339"><span class="lineNum">    3339 </span>            : </a>
<a name="3340"><span class="lineNum">    3340 </span>            : static DecodeStatus DecodeT2LoadShift(MCInst *Inst, unsigned Insn,</a>
<a name="3341"><span class="lineNum">    3341 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3342"><span class="lineNum">    3342 </span>            : {</a>
<a name="3343"><span class="lineNum">    3343 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3344"><span class="lineNum">    3344 </span>            :         unsigned addrmode;</a>
<a name="3345"><span class="lineNum">    3345 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3346"><span class="lineNum">    3346 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="3347"><span class="lineNum">    3347 </span>            :         uint64_t featureBits = ARM_getFeatureBits(Inst-&gt;csh-&gt;mode);</a>
<a name="3348"><span class="lineNum">    3348 </span>            :         bool hasMP = ((featureBits &amp; ARM_FeatureMP) != 0);</a>
<a name="3349"><span class="lineNum">    3349 </span>            :         bool hasV7Ops = ((featureBits &amp; ARM_HasV7Ops) != 0);</a>
<a name="3350"><span class="lineNum">    3350 </span>            : </a>
<a name="3351"><span class="lineNum">    3351 </span>            :         if (Rn == 15) {</a>
<a name="3352"><span class="lineNum">    3352 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="3353"><span class="lineNum">    3353 </span>            :                         case ARM_t2LDRBs:</a>
<a name="3354"><span class="lineNum">    3354 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRBpci);</a>
<a name="3355"><span class="lineNum">    3355 </span>            :                                 break;</a>
<a name="3356"><span class="lineNum">    3356 </span>            :                         case ARM_t2LDRHs:</a>
<a name="3357"><span class="lineNum">    3357 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRHpci);</a>
<a name="3358"><span class="lineNum">    3358 </span>            :                                 break;</a>
<a name="3359"><span class="lineNum">    3359 </span>            :                         case ARM_t2LDRSHs:</a>
<a name="3360"><span class="lineNum">    3360 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRSHpci);</a>
<a name="3361"><span class="lineNum">    3361 </span>            :                                 break;</a>
<a name="3362"><span class="lineNum">    3362 </span>            :                         case ARM_t2LDRSBs:</a>
<a name="3363"><span class="lineNum">    3363 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRSBpci);</a>
<a name="3364"><span class="lineNum">    3364 </span>            :                                 break;</a>
<a name="3365"><span class="lineNum">    3365 </span>            :                         case ARM_t2LDRs:</a>
<a name="3366"><span class="lineNum">    3366 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRpci);</a>
<a name="3367"><span class="lineNum">    3367 </span>            :                                 break;</a>
<a name="3368"><span class="lineNum">    3368 </span>            :                         case ARM_t2PLDs:</a>
<a name="3369"><span class="lineNum">    3369 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLDpci);</a>
<a name="3370"><span class="lineNum">    3370 </span>            :                                 break;</a>
<a name="3371"><span class="lineNum">    3371 </span>            :                         case ARM_t2PLIs:</a>
<a name="3372"><span class="lineNum">    3372 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLIpci);</a>
<a name="3373"><span class="lineNum">    3373 </span>            :                                 break;</a>
<a name="3374"><span class="lineNum">    3374 </span>            :                         default:</a>
<a name="3375"><span class="lineNum">    3375 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3376"><span class="lineNum">    3376 </span>            :                 }</a>
<a name="3377"><span class="lineNum">    3377 </span>            : </a>
<a name="3378"><span class="lineNum">    3378 </span>            :                 return DecodeT2LoadLabel(Inst, Insn, Address, Decoder);</a>
<a name="3379"><span class="lineNum">    3379 </span>            :         }</a>
<a name="3380"><span class="lineNum">    3380 </span>            : </a>
<a name="3381"><span class="lineNum">    3381 </span>            :         if (Rt == 15) {</a>
<a name="3382"><span class="lineNum">    3382 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="3383"><span class="lineNum">    3383 </span>            :                         case ARM_t2LDRSHs:</a>
<a name="3384"><span class="lineNum">    3384 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3385"><span class="lineNum">    3385 </span>            :                         case ARM_t2LDRHs:</a>
<a name="3386"><span class="lineNum">    3386 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLDWs);</a>
<a name="3387"><span class="lineNum">    3387 </span>            :                                 break;</a>
<a name="3388"><span class="lineNum">    3388 </span>            :                         case ARM_t2LDRSBs:</a>
<a name="3389"><span class="lineNum">    3389 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLIs);</a>
<a name="3390"><span class="lineNum">    3390 </span>            :                         default:</a>
<a name="3391"><span class="lineNum">    3391 </span>            :                                 break;</a>
<a name="3392"><span class="lineNum">    3392 </span>            :                 }</a>
<a name="3393"><span class="lineNum">    3393 </span>            :         }</a>
<a name="3394"><span class="lineNum">    3394 </span>            : </a>
<a name="3395"><span class="lineNum">    3395 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="3396"><span class="lineNum">    3396 </span>            :                 case ARM_t2PLDs:</a>
<a name="3397"><span class="lineNum">    3397 </span>            :                         break;</a>
<a name="3398"><span class="lineNum">    3398 </span>            :                 case ARM_t2PLIs:</a>
<a name="3399"><span class="lineNum">    3399 </span>            :                         if (!hasV7Ops)</a>
<a name="3400"><span class="lineNum">    3400 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3401"><span class="lineNum">    3401 </span>            :                         break;</a>
<a name="3402"><span class="lineNum">    3402 </span>            :                 case ARM_t2PLDWs:</a>
<a name="3403"><span class="lineNum">    3403 </span>            :                         if (!hasV7Ops || !hasMP)</a>
<a name="3404"><span class="lineNum">    3404 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3405"><span class="lineNum">    3405 </span>            :                         break;</a>
<a name="3406"><span class="lineNum">    3406 </span>            :                 default:</a>
<a name="3407"><span class="lineNum">    3407 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="3408"><span class="lineNum">    3408 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3409"><span class="lineNum">    3409 </span>            :         }</a>
<a name="3410"><span class="lineNum">    3410 </span>            : </a>
<a name="3411"><span class="lineNum">    3411 </span>            :         addrmode = fieldFromInstruction_4(Insn, 4, 2);</a>
<a name="3412"><span class="lineNum">    3412 </span>            :         addrmode |= fieldFromInstruction_4(Insn, 0, 4) &lt;&lt; 2;</a>
<a name="3413"><span class="lineNum">    3413 </span>            :         addrmode |= fieldFromInstruction_4(Insn, 16, 4) &lt;&lt; 6;</a>
<a name="3414"><span class="lineNum">    3414 </span>            :         if (!Check(&amp;S, DecodeT2AddrModeSOReg(Inst, addrmode, Address, Decoder)))</a>
<a name="3415"><span class="lineNum">    3415 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3416"><span class="lineNum">    3416 </span>            : </a>
<a name="3417"><span class="lineNum">    3417 </span>            :         return S;</a>
<a name="3418"><span class="lineNum">    3418 </span>            : }</a>
<a name="3419"><span class="lineNum">    3419 </span>            : </a>
<a name="3420"><span class="lineNum">    3420 </span>            : static DecodeStatus DecodeT2LoadImm8(MCInst *Inst, unsigned Insn,</a>
<a name="3421"><span class="lineNum">    3421 </span>            :                 uint64_t Address, const void* Decoder)</a>
<a name="3422"><span class="lineNum">    3422 </span>            : {</a>
<a name="3423"><span class="lineNum">    3423 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3424"><span class="lineNum">    3424 </span>            : </a>
<a name="3425"><span class="lineNum">    3425 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="3426"><span class="lineNum">    3426 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3427"><span class="lineNum">    3427 </span>            :         unsigned U = fieldFromInstruction_4(Insn, 9, 1);</a>
<a name="3428"><span class="lineNum">    3428 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 8);</a>
<a name="3429"><span class="lineNum">    3429 </span>            :         unsigned add = fieldFromInstruction_4(Insn, 9, 1);</a>
<a name="3430"><span class="lineNum">    3430 </span>            : </a>
<a name="3431"><span class="lineNum">    3431 </span>            :         uint64_t featureBits = ARM_getFeatureBits(Inst-&gt;csh-&gt;mode);</a>
<a name="3432"><span class="lineNum">    3432 </span>            :         bool hasMP = ((featureBits &amp; ARM_FeatureMP) != 0);</a>
<a name="3433"><span class="lineNum">    3433 </span>            :         bool hasV7Ops = ((featureBits &amp; ARM_HasV7Ops) != 0);</a>
<a name="3434"><span class="lineNum">    3434 </span>            : </a>
<a name="3435"><span class="lineNum">    3435 </span>            :         imm |= (U &lt;&lt; 8);</a>
<a name="3436"><span class="lineNum">    3436 </span>            :         imm |= (Rn &lt;&lt; 9);</a>
<a name="3437"><span class="lineNum">    3437 </span>            :         if (Rn == 15) {</a>
<a name="3438"><span class="lineNum">    3438 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="3439"><span class="lineNum">    3439 </span>            :                         case ARM_t2LDRi8:</a>
<a name="3440"><span class="lineNum">    3440 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRpci);</a>
<a name="3441"><span class="lineNum">    3441 </span>            :                                 break;</a>
<a name="3442"><span class="lineNum">    3442 </span>            :                         case ARM_t2LDRBi8:</a>
<a name="3443"><span class="lineNum">    3443 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRBpci);</a>
<a name="3444"><span class="lineNum">    3444 </span>            :                                 break;</a>
<a name="3445"><span class="lineNum">    3445 </span>            :                         case ARM_t2LDRSBi8:</a>
<a name="3446"><span class="lineNum">    3446 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRSBpci);</a>
<a name="3447"><span class="lineNum">    3447 </span>            :                                 break;</a>
<a name="3448"><span class="lineNum">    3448 </span>            :                         case ARM_t2LDRHi8:</a>
<a name="3449"><span class="lineNum">    3449 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRHpci);</a>
<a name="3450"><span class="lineNum">    3450 </span>            :                                 break;</a>
<a name="3451"><span class="lineNum">    3451 </span>            :                         case ARM_t2LDRSHi8:</a>
<a name="3452"><span class="lineNum">    3452 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRSHpci);</a>
<a name="3453"><span class="lineNum">    3453 </span>            :                                 break;</a>
<a name="3454"><span class="lineNum">    3454 </span>            :                         case ARM_t2PLDi8:</a>
<a name="3455"><span class="lineNum">    3455 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLDpci);</a>
<a name="3456"><span class="lineNum">    3456 </span>            :                                 break;</a>
<a name="3457"><span class="lineNum">    3457 </span>            :                         case ARM_t2PLIi8:</a>
<a name="3458"><span class="lineNum">    3458 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLIpci);</a>
<a name="3459"><span class="lineNum">    3459 </span>            :                                 break;</a>
<a name="3460"><span class="lineNum">    3460 </span>            :                         default:</a>
<a name="3461"><span class="lineNum">    3461 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3462"><span class="lineNum">    3462 </span>            :                 }</a>
<a name="3463"><span class="lineNum">    3463 </span>            :                 return DecodeT2LoadLabel(Inst, Insn, Address, Decoder);</a>
<a name="3464"><span class="lineNum">    3464 </span>            :         }</a>
<a name="3465"><span class="lineNum">    3465 </span>            : </a>
<a name="3466"><span class="lineNum">    3466 </span>            :         if (Rt == 15) {</a>
<a name="3467"><span class="lineNum">    3467 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="3468"><span class="lineNum">    3468 </span>            :                         case ARM_t2LDRSHi8:</a>
<a name="3469"><span class="lineNum">    3469 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3470"><span class="lineNum">    3470 </span>            :                         case ARM_t2LDRHi8:</a>
<a name="3471"><span class="lineNum">    3471 </span>            :                                 if (!add)</a>
<a name="3472"><span class="lineNum">    3472 </span>            :                                         MCInst_setOpcode(Inst, ARM_t2PLDWi8);</a>
<a name="3473"><span class="lineNum">    3473 </span>            :                                 break;</a>
<a name="3474"><span class="lineNum">    3474 </span>            :                         case ARM_t2LDRSBi8:</a>
<a name="3475"><span class="lineNum">    3475 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLIi8);</a>
<a name="3476"><span class="lineNum">    3476 </span>            :                                 break;</a>
<a name="3477"><span class="lineNum">    3477 </span>            :                         default:</a>
<a name="3478"><span class="lineNum">    3478 </span>            :                                 break;</a>
<a name="3479"><span class="lineNum">    3479 </span>            :                 }</a>
<a name="3480"><span class="lineNum">    3480 </span>            :         }</a>
<a name="3481"><span class="lineNum">    3481 </span>            : </a>
<a name="3482"><span class="lineNum">    3482 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="3483"><span class="lineNum">    3483 </span>            :                 case ARM_t2PLDi8:</a>
<a name="3484"><span class="lineNum">    3484 </span>            :                         break;</a>
<a name="3485"><span class="lineNum">    3485 </span>            :                 case ARM_t2PLIi8:</a>
<a name="3486"><span class="lineNum">    3486 </span>            :                         if (!hasV7Ops)</a>
<a name="3487"><span class="lineNum">    3487 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3488"><span class="lineNum">    3488 </span>            :                         break;</a>
<a name="3489"><span class="lineNum">    3489 </span>            :                 case ARM_t2PLDWi8:</a>
<a name="3490"><span class="lineNum">    3490 </span>            :                         if (!hasV7Ops || !hasMP)</a>
<a name="3491"><span class="lineNum">    3491 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3492"><span class="lineNum">    3492 </span>            :                         break;</a>
<a name="3493"><span class="lineNum">    3493 </span>            :                 default:</a>
<a name="3494"><span class="lineNum">    3494 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="3495"><span class="lineNum">    3495 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3496"><span class="lineNum">    3496 </span>            :         }</a>
<a name="3497"><span class="lineNum">    3497 </span>            : </a>
<a name="3498"><span class="lineNum">    3498 </span>            :         if (!Check(&amp;S, DecodeT2AddrModeImm8(Inst, imm, Address, Decoder)))</a>
<a name="3499"><span class="lineNum">    3499 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3500"><span class="lineNum">    3500 </span>            :         return S;</a>
<a name="3501"><span class="lineNum">    3501 </span>            : }</a>
<a name="3502"><span class="lineNum">    3502 </span>            : </a>
<a name="3503"><span class="lineNum">    3503 </span>            : static DecodeStatus DecodeT2LoadImm12(MCInst *Inst, unsigned Insn,</a>
<a name="3504"><span class="lineNum">    3504 </span>            :                 uint64_t Address, const void* Decoder)</a>
<a name="3505"><span class="lineNum">    3505 </span>            : {</a>
<a name="3506"><span class="lineNum">    3506 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3507"><span class="lineNum">    3507 </span>            : </a>
<a name="3508"><span class="lineNum">    3508 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="3509"><span class="lineNum">    3509 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3510"><span class="lineNum">    3510 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 12);</a>
<a name="3511"><span class="lineNum">    3511 </span>            :         uint64_t featureBits = ARM_getFeatureBits(Inst-&gt;csh-&gt;mode);</a>
<a name="3512"><span class="lineNum">    3512 </span>            :         bool hasMP = ((featureBits &amp; ARM_FeatureMP) != 0);</a>
<a name="3513"><span class="lineNum">    3513 </span>            :         bool hasV7Ops = ((featureBits &amp; ARM_HasV7Ops) != 0);</a>
<a name="3514"><span class="lineNum">    3514 </span>            : </a>
<a name="3515"><span class="lineNum">    3515 </span>            :         imm |= (Rn &lt;&lt; 13);</a>
<a name="3516"><span class="lineNum">    3516 </span>            : </a>
<a name="3517"><span class="lineNum">    3517 </span>            :         if (Rn == 15) {</a>
<a name="3518"><span class="lineNum">    3518 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="3519"><span class="lineNum">    3519 </span>            :                         case ARM_t2LDRi12:</a>
<a name="3520"><span class="lineNum">    3520 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRpci);</a>
<a name="3521"><span class="lineNum">    3521 </span>            :                                 break;</a>
<a name="3522"><span class="lineNum">    3522 </span>            :                         case ARM_t2LDRHi12:</a>
<a name="3523"><span class="lineNum">    3523 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRHpci);</a>
<a name="3524"><span class="lineNum">    3524 </span>            :                                 break;</a>
<a name="3525"><span class="lineNum">    3525 </span>            :                         case ARM_t2LDRSHi12:</a>
<a name="3526"><span class="lineNum">    3526 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRSHpci);</a>
<a name="3527"><span class="lineNum">    3527 </span>            :                                 break;</a>
<a name="3528"><span class="lineNum">    3528 </span>            :                         case ARM_t2LDRBi12:</a>
<a name="3529"><span class="lineNum">    3529 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRBpci);</a>
<a name="3530"><span class="lineNum">    3530 </span>            :                                 break;</a>
<a name="3531"><span class="lineNum">    3531 </span>            :                         case ARM_t2LDRSBi12:</a>
<a name="3532"><span class="lineNum">    3532 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRSBpci);</a>
<a name="3533"><span class="lineNum">    3533 </span>            :                                 break;</a>
<a name="3534"><span class="lineNum">    3534 </span>            :                         case ARM_t2PLDi12:</a>
<a name="3535"><span class="lineNum">    3535 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLDpci);</a>
<a name="3536"><span class="lineNum">    3536 </span>            :                                 break;</a>
<a name="3537"><span class="lineNum">    3537 </span>            :                         case ARM_t2PLIi12:</a>
<a name="3538"><span class="lineNum">    3538 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLIpci);</a>
<a name="3539"><span class="lineNum">    3539 </span>            :                                 break;</a>
<a name="3540"><span class="lineNum">    3540 </span>            :                         default:</a>
<a name="3541"><span class="lineNum">    3541 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3542"><span class="lineNum">    3542 </span>            :                 }</a>
<a name="3543"><span class="lineNum">    3543 </span>            :                 return DecodeT2LoadLabel(Inst, Insn, Address, Decoder);</a>
<a name="3544"><span class="lineNum">    3544 </span>            :         }</a>
<a name="3545"><span class="lineNum">    3545 </span>            : </a>
<a name="3546"><span class="lineNum">    3546 </span>            :         if (Rt == 15) {</a>
<a name="3547"><span class="lineNum">    3547 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="3548"><span class="lineNum">    3548 </span>            :                         case ARM_t2LDRSHi12:</a>
<a name="3549"><span class="lineNum">    3549 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3550"><span class="lineNum">    3550 </span>            :                         case ARM_t2LDRHi12:</a>
<a name="3551"><span class="lineNum">    3551 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLDWi12);</a>
<a name="3552"><span class="lineNum">    3552 </span>            :                                 break;</a>
<a name="3553"><span class="lineNum">    3553 </span>            :                         case ARM_t2LDRSBi12:</a>
<a name="3554"><span class="lineNum">    3554 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLIi12);</a>
<a name="3555"><span class="lineNum">    3555 </span>            :                                 break;</a>
<a name="3556"><span class="lineNum">    3556 </span>            :                         default:</a>
<a name="3557"><span class="lineNum">    3557 </span>            :                                 break;</a>
<a name="3558"><span class="lineNum">    3558 </span>            :                 }</a>
<a name="3559"><span class="lineNum">    3559 </span>            :         }</a>
<a name="3560"><span class="lineNum">    3560 </span>            : </a>
<a name="3561"><span class="lineNum">    3561 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="3562"><span class="lineNum">    3562 </span>            :                 case ARM_t2PLDi12:</a>
<a name="3563"><span class="lineNum">    3563 </span>            :                         break;</a>
<a name="3564"><span class="lineNum">    3564 </span>            :                 case ARM_t2PLIi12:</a>
<a name="3565"><span class="lineNum">    3565 </span>            :                         if (!hasV7Ops)</a>
<a name="3566"><span class="lineNum">    3566 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3567"><span class="lineNum">    3567 </span>            :                         break;</a>
<a name="3568"><span class="lineNum">    3568 </span>            :                 case ARM_t2PLDWi12:</a>
<a name="3569"><span class="lineNum">    3569 </span>            :                         if (!hasV7Ops || !hasMP)</a>
<a name="3570"><span class="lineNum">    3570 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3571"><span class="lineNum">    3571 </span>            :                         break;</a>
<a name="3572"><span class="lineNum">    3572 </span>            :                 default:</a>
<a name="3573"><span class="lineNum">    3573 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="3574"><span class="lineNum">    3574 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3575"><span class="lineNum">    3575 </span>            :         }</a>
<a name="3576"><span class="lineNum">    3576 </span>            : </a>
<a name="3577"><span class="lineNum">    3577 </span>            :         if (!Check(&amp;S, DecodeT2AddrModeImm12(Inst, imm, Address, Decoder)))</a>
<a name="3578"><span class="lineNum">    3578 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3579"><span class="lineNum">    3579 </span>            :         return S;</a>
<a name="3580"><span class="lineNum">    3580 </span>            : }</a>
<a name="3581"><span class="lineNum">    3581 </span>            : </a>
<a name="3582"><span class="lineNum">    3582 </span>            : static DecodeStatus DecodeT2LoadT(MCInst *Inst, unsigned Insn,</a>
<a name="3583"><span class="lineNum">    3583 </span>            :                 uint64_t Address, const void* Decoder)</a>
<a name="3584"><span class="lineNum">    3584 </span>            : {</a>
<a name="3585"><span class="lineNum">    3585 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3586"><span class="lineNum">    3586 </span>            : </a>
<a name="3587"><span class="lineNum">    3587 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="3588"><span class="lineNum">    3588 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3589"><span class="lineNum">    3589 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 8);</a>
<a name="3590"><span class="lineNum">    3590 </span>            :         imm |= (Rn &lt;&lt; 9);</a>
<a name="3591"><span class="lineNum">    3591 </span>            : </a>
<a name="3592"><span class="lineNum">    3592 </span>            :         if (Rn == 15) {</a>
<a name="3593"><span class="lineNum">    3593 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="3594"><span class="lineNum">    3594 </span>            :                         case ARM_t2LDRT:</a>
<a name="3595"><span class="lineNum">    3595 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRpci);</a>
<a name="3596"><span class="lineNum">    3596 </span>            :                                 break;</a>
<a name="3597"><span class="lineNum">    3597 </span>            :                         case ARM_t2LDRBT:</a>
<a name="3598"><span class="lineNum">    3598 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRBpci);</a>
<a name="3599"><span class="lineNum">    3599 </span>            :                                 break;</a>
<a name="3600"><span class="lineNum">    3600 </span>            :                         case ARM_t2LDRHT:</a>
<a name="3601"><span class="lineNum">    3601 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRHpci);</a>
<a name="3602"><span class="lineNum">    3602 </span>            :                                 break;</a>
<a name="3603"><span class="lineNum">    3603 </span>            :                         case ARM_t2LDRSBT:</a>
<a name="3604"><span class="lineNum">    3604 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRSBpci);</a>
<a name="3605"><span class="lineNum">    3605 </span>            :                                 break;</a>
<a name="3606"><span class="lineNum">    3606 </span>            :                         case ARM_t2LDRSHT:</a>
<a name="3607"><span class="lineNum">    3607 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRSHpci);</a>
<a name="3608"><span class="lineNum">    3608 </span>            :                                 break;</a>
<a name="3609"><span class="lineNum">    3609 </span>            :                         default:</a>
<a name="3610"><span class="lineNum">    3610 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3611"><span class="lineNum">    3611 </span>            :                 }</a>
<a name="3612"><span class="lineNum">    3612 </span>            :                 return DecodeT2LoadLabel(Inst, Insn, Address, Decoder);</a>
<a name="3613"><span class="lineNum">    3613 </span>            :         }</a>
<a name="3614"><span class="lineNum">    3614 </span>            : </a>
<a name="3615"><span class="lineNum">    3615 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="3616"><span class="lineNum">    3616 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3617"><span class="lineNum">    3617 </span>            :         if (!Check(&amp;S, DecodeT2AddrModeImm8(Inst, imm, Address, Decoder)))</a>
<a name="3618"><span class="lineNum">    3618 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3619"><span class="lineNum">    3619 </span>            :         return S;</a>
<a name="3620"><span class="lineNum">    3620 </span>            : }</a>
<a name="3621"><span class="lineNum">    3621 </span>            : </a>
<a name="3622"><span class="lineNum">    3622 </span>            : static DecodeStatus DecodeT2LoadLabel(MCInst *Inst, unsigned Insn,</a>
<a name="3623"><span class="lineNum">    3623 </span>            :                 uint64_t Address, const void* Decoder)</a>
<a name="3624"><span class="lineNum">    3624 </span>            : {</a>
<a name="3625"><span class="lineNum">    3625 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3626"><span class="lineNum">    3626 </span>            : </a>
<a name="3627"><span class="lineNum">    3627 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3628"><span class="lineNum">    3628 </span>            :         unsigned U = fieldFromInstruction_4(Insn, 23, 1);</a>
<a name="3629"><span class="lineNum">    3629 </span>            :         int imm = fieldFromInstruction_4(Insn, 0, 12);</a>
<a name="3630"><span class="lineNum">    3630 </span>            :         uint64_t featureBits = ARM_getFeatureBits(Inst-&gt;csh-&gt;mode);</a>
<a name="3631"><span class="lineNum">    3631 </span>            :         bool hasV7Ops = ((featureBits &amp; ARM_HasV7Ops) != 0);</a>
<a name="3632"><span class="lineNum">    3632 </span>            : </a>
<a name="3633"><span class="lineNum">    3633 </span>            :         if (Rt == 15) {</a>
<a name="3634"><span class="lineNum">    3634 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="3635"><span class="lineNum">    3635 </span>            :                         case ARM_t2LDRBpci:</a>
<a name="3636"><span class="lineNum">    3636 </span>            :                         case ARM_t2LDRHpci:</a>
<a name="3637"><span class="lineNum">    3637 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLDpci);</a>
<a name="3638"><span class="lineNum">    3638 </span>            :                                 break;</a>
<a name="3639"><span class="lineNum">    3639 </span>            :                         case ARM_t2LDRSBpci:</a>
<a name="3640"><span class="lineNum">    3640 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2PLIpci);</a>
<a name="3641"><span class="lineNum">    3641 </span>            :                                 break;</a>
<a name="3642"><span class="lineNum">    3642 </span>            :                         case ARM_t2LDRSHpci:</a>
<a name="3643"><span class="lineNum">    3643 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3644"><span class="lineNum">    3644 </span>            :                         default:</a>
<a name="3645"><span class="lineNum">    3645 </span>            :                                 break;</a>
<a name="3646"><span class="lineNum">    3646 </span>            :                 }</a>
<a name="3647"><span class="lineNum">    3647 </span>            :         }</a>
<a name="3648"><span class="lineNum">    3648 </span>            : </a>
<a name="3649"><span class="lineNum">    3649 </span>            :         switch(MCInst_getOpcode(Inst)) {</a>
<a name="3650"><span class="lineNum">    3650 </span>            :                 case ARM_t2PLDpci:</a>
<a name="3651"><span class="lineNum">    3651 </span>            :                         break;</a>
<a name="3652"><span class="lineNum">    3652 </span>            :                 case ARM_t2PLIpci:</a>
<a name="3653"><span class="lineNum">    3653 </span>            :                         if (!hasV7Ops)</a>
<a name="3654"><span class="lineNum">    3654 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3655"><span class="lineNum">    3655 </span>            :                         break;</a>
<a name="3656"><span class="lineNum">    3656 </span>            :                 default:</a>
<a name="3657"><span class="lineNum">    3657 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="3658"><span class="lineNum">    3658 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3659"><span class="lineNum">    3659 </span>            :         }</a>
<a name="3660"><span class="lineNum">    3660 </span>            : </a>
<a name="3661"><span class="lineNum">    3661 </span>            :         if (!U) {</a>
<a name="3662"><span class="lineNum">    3662 </span>            :                 // Special case for #-0.</a>
<a name="3663"><span class="lineNum">    3663 </span>            :                 if (imm == 0)</a>
<a name="3664"><span class="lineNum">    3664 </span>            :                         imm = INT32_MIN;</a>
<a name="3665"><span class="lineNum">    3665 </span>            :                 else</a>
<a name="3666"><span class="lineNum">    3666 </span>            :                         imm = -imm;</a>
<a name="3667"><span class="lineNum">    3667 </span>            :         }</a>
<a name="3668"><span class="lineNum">    3668 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="3669"><span class="lineNum">    3669 </span>            : </a>
<a name="3670"><span class="lineNum">    3670 </span>            :         return S;</a>
<a name="3671"><span class="lineNum">    3671 </span>            : }</a>
<a name="3672"><span class="lineNum">    3672 </span>            : </a>
<a name="3673"><span class="lineNum">    3673 </span>            : static DecodeStatus DecodeT2Imm8S4(MCInst *Inst, unsigned Val,</a>
<a name="3674"><span class="lineNum">    3674 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3675"><span class="lineNum">    3675 </span>            : {</a>
<a name="3676"><span class="lineNum">    3676 </span>            :         if (Val == 0)</a>
<a name="3677"><span class="lineNum">    3677 </span>            :                 MCOperand_CreateImm0(Inst, INT32_MIN);</a>
<a name="3678"><span class="lineNum">    3678 </span>            :         else {</a>
<a name="3679"><span class="lineNum">    3679 </span>            :                 int imm = Val &amp; 0xFF;</a>
<a name="3680"><span class="lineNum">    3680 </span>            : </a>
<a name="3681"><span class="lineNum">    3681 </span>            :                 if (!(Val &amp; 0x100)) imm *= -1;</a>
<a name="3682"><span class="lineNum">    3682 </span>            :                 MCOperand_CreateImm0(Inst, imm * 4);</a>
<a name="3683"><span class="lineNum">    3683 </span>            :         }</a>
<a name="3684"><span class="lineNum">    3684 </span>            : </a>
<a name="3685"><span class="lineNum">    3685 </span>            :         return MCDisassembler_Success;</a>
<a name="3686"><span class="lineNum">    3686 </span>            : }</a>
<a name="3687"><span class="lineNum">    3687 </span>            : </a>
<a name="3688"><span class="lineNum">    3688 </span>            : static DecodeStatus DecodeT2AddrModeImm8s4(MCInst *Inst, unsigned Val,</a>
<a name="3689"><span class="lineNum">    3689 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3690"><span class="lineNum">    3690 </span>            : {</a>
<a name="3691"><span class="lineNum">    3691 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3692"><span class="lineNum">    3692 </span>            : </a>
<a name="3693"><span class="lineNum">    3693 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 9, 4);</a>
<a name="3694"><span class="lineNum">    3694 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 0, 9);</a>
<a name="3695"><span class="lineNum">    3695 </span>            : </a>
<a name="3696"><span class="lineNum">    3696 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3697"><span class="lineNum">    3697 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3698"><span class="lineNum">    3698 </span>            :         if (!Check(&amp;S, DecodeT2Imm8S4(Inst, imm, Address, Decoder)))</a>
<a name="3699"><span class="lineNum">    3699 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3700"><span class="lineNum">    3700 </span>            : </a>
<a name="3701"><span class="lineNum">    3701 </span>            :         return S;</a>
<a name="3702"><span class="lineNum">    3702 </span>            : }</a>
<a name="3703"><span class="lineNum">    3703 </span>            : </a>
<a name="3704"><span class="lineNum">    3704 </span>            : static DecodeStatus DecodeT2AddrModeImm0_1020s4(MCInst *Inst,unsigned Val,</a>
<a name="3705"><span class="lineNum">    3705 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3706"><span class="lineNum">    3706 </span>            : {</a>
<a name="3707"><span class="lineNum">    3707 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3708"><span class="lineNum">    3708 </span>            : </a>
<a name="3709"><span class="lineNum">    3709 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 8, 4);</a>
<a name="3710"><span class="lineNum">    3710 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 0, 8);</a>
<a name="3711"><span class="lineNum">    3711 </span>            : </a>
<a name="3712"><span class="lineNum">    3712 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3713"><span class="lineNum">    3713 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3714"><span class="lineNum">    3714 </span>            : </a>
<a name="3715"><span class="lineNum">    3715 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="3716"><span class="lineNum">    3716 </span>            : </a>
<a name="3717"><span class="lineNum">    3717 </span>            :         return S;</a>
<a name="3718"><span class="lineNum">    3718 </span>            : }</a>
<a name="3719"><span class="lineNum">    3719 </span>            : </a>
<a name="3720"><span class="lineNum">    3720 </span>            : static DecodeStatus DecodeT2Imm8(MCInst *Inst, unsigned Val,</a>
<a name="3721"><span class="lineNum">    3721 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3722"><span class="lineNum">    3722 </span>            : {</a>
<a name="3723"><span class="lineNum">    3723 </span>            :         int imm = Val &amp; 0xFF;</a>
<a name="3724"><span class="lineNum">    3724 </span>            :         if (Val == 0)</a>
<a name="3725"><span class="lineNum">    3725 </span>            :                 imm = INT32_MIN;</a>
<a name="3726"><span class="lineNum">    3726 </span>            :         else if (!(Val &amp; 0x100))</a>
<a name="3727"><span class="lineNum">    3727 </span>            :                 imm *= -1;</a>
<a name="3728"><span class="lineNum">    3728 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="3729"><span class="lineNum">    3729 </span>            : </a>
<a name="3730"><span class="lineNum">    3730 </span>            :         return MCDisassembler_Success;</a>
<a name="3731"><span class="lineNum">    3731 </span>            : }</a>
<a name="3732"><span class="lineNum">    3732 </span>            : </a>
<a name="3733"><span class="lineNum">    3733 </span>            : static DecodeStatus DecodeT2AddrModeImm8(MCInst *Inst, unsigned Val,</a>
<a name="3734"><span class="lineNum">    3734 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3735"><span class="lineNum">    3735 </span>            : {</a>
<a name="3736"><span class="lineNum">    3736 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3737"><span class="lineNum">    3737 </span>            : </a>
<a name="3738"><span class="lineNum">    3738 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 9, 4);</a>
<a name="3739"><span class="lineNum">    3739 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 0, 9);</a>
<a name="3740"><span class="lineNum">    3740 </span>            : </a>
<a name="3741"><span class="lineNum">    3741 </span>            :         // Thumb stores cannot use PC as dest register.</a>
<a name="3742"><span class="lineNum">    3742 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="3743"><span class="lineNum">    3743 </span>            :                 case ARM_t2STRT:</a>
<a name="3744"><span class="lineNum">    3744 </span>            :                 case ARM_t2STRBT:</a>
<a name="3745"><span class="lineNum">    3745 </span>            :                 case ARM_t2STRHT:</a>
<a name="3746"><span class="lineNum">    3746 </span>            :                 case ARM_t2STRi8:</a>
<a name="3747"><span class="lineNum">    3747 </span>            :                 case ARM_t2STRHi8:</a>
<a name="3748"><span class="lineNum">    3748 </span>            :                 case ARM_t2STRBi8:</a>
<a name="3749"><span class="lineNum">    3749 </span>            :                         if (Rn == 15)</a>
<a name="3750"><span class="lineNum">    3750 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3751"><span class="lineNum">    3751 </span>            :                         break;</a>
<a name="3752"><span class="lineNum">    3752 </span>            :                 default:</a>
<a name="3753"><span class="lineNum">    3753 </span>            :                         break;</a>
<a name="3754"><span class="lineNum">    3754 </span>            :         }</a>
<a name="3755"><span class="lineNum">    3755 </span>            : </a>
<a name="3756"><span class="lineNum">    3756 </span>            :         // Some instructions always use an additive offset.</a>
<a name="3757"><span class="lineNum">    3757 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="3758"><span class="lineNum">    3758 </span>            :                 case ARM_t2LDRT:</a>
<a name="3759"><span class="lineNum">    3759 </span>            :                 case ARM_t2LDRBT:</a>
<a name="3760"><span class="lineNum">    3760 </span>            :                 case ARM_t2LDRHT:</a>
<a name="3761"><span class="lineNum">    3761 </span>            :                 case ARM_t2LDRSBT:</a>
<a name="3762"><span class="lineNum">    3762 </span>            :                 case ARM_t2LDRSHT:</a>
<a name="3763"><span class="lineNum">    3763 </span>            :                 case ARM_t2STRT:</a>
<a name="3764"><span class="lineNum">    3764 </span>            :                 case ARM_t2STRBT:</a>
<a name="3765"><span class="lineNum">    3765 </span>            :                 case ARM_t2STRHT:</a>
<a name="3766"><span class="lineNum">    3766 </span>            :                         imm |= 0x100;</a>
<a name="3767"><span class="lineNum">    3767 </span>            :                         break;</a>
<a name="3768"><span class="lineNum">    3768 </span>            :                 default:</a>
<a name="3769"><span class="lineNum">    3769 </span>            :                         break;</a>
<a name="3770"><span class="lineNum">    3770 </span>            :         }</a>
<a name="3771"><span class="lineNum">    3771 </span>            : </a>
<a name="3772"><span class="lineNum">    3772 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3773"><span class="lineNum">    3773 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3774"><span class="lineNum">    3774 </span>            :         if (!Check(&amp;S, DecodeT2Imm8(Inst, imm, Address, Decoder)))</a>
<a name="3775"><span class="lineNum">    3775 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3776"><span class="lineNum">    3776 </span>            : </a>
<a name="3777"><span class="lineNum">    3777 </span>            :         return S;</a>
<a name="3778"><span class="lineNum">    3778 </span>            : }</a>
<a name="3779"><span class="lineNum">    3779 </span>            : </a>
<a name="3780"><span class="lineNum">    3780 </span>            : static DecodeStatus DecodeT2LdStPre(MCInst *Inst, unsigned Insn,</a>
<a name="3781"><span class="lineNum">    3781 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3782"><span class="lineNum">    3782 </span>            : {</a>
<a name="3783"><span class="lineNum">    3783 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3784"><span class="lineNum">    3784 </span>            :         unsigned load;</a>
<a name="3785"><span class="lineNum">    3785 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="3786"><span class="lineNum">    3786 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="3787"><span class="lineNum">    3787 </span>            :         unsigned addr = fieldFromInstruction_4(Insn, 0, 8);</a>
<a name="3788"><span class="lineNum">    3788 </span>            :         addr |= fieldFromInstruction_4(Insn, 9, 1) &lt;&lt; 8;</a>
<a name="3789"><span class="lineNum">    3789 </span>            :         addr |= Rn &lt;&lt; 9;</a>
<a name="3790"><span class="lineNum">    3790 </span>            :         load = fieldFromInstruction_4(Insn, 20, 1);</a>
<a name="3791"><span class="lineNum">    3791 </span>            : </a>
<a name="3792"><span class="lineNum">    3792 </span>            :         if (Rn == 15) {</a>
<a name="3793"><span class="lineNum">    3793 </span>            :                 switch (MCInst_getOpcode(Inst)) {</a>
<a name="3794"><span class="lineNum">    3794 </span>            :                         case ARM_t2LDR_PRE:</a>
<a name="3795"><span class="lineNum">    3795 </span>            :                         case ARM_t2LDR_POST:</a>
<a name="3796"><span class="lineNum">    3796 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRpci);</a>
<a name="3797"><span class="lineNum">    3797 </span>            :                                 break;</a>
<a name="3798"><span class="lineNum">    3798 </span>            :                         case ARM_t2LDRB_PRE:</a>
<a name="3799"><span class="lineNum">    3799 </span>            :                         case ARM_t2LDRB_POST:</a>
<a name="3800"><span class="lineNum">    3800 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRBpci);</a>
<a name="3801"><span class="lineNum">    3801 </span>            :                                 break;</a>
<a name="3802"><span class="lineNum">    3802 </span>            :                         case ARM_t2LDRH_PRE:</a>
<a name="3803"><span class="lineNum">    3803 </span>            :                         case ARM_t2LDRH_POST:</a>
<a name="3804"><span class="lineNum">    3804 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRHpci);</a>
<a name="3805"><span class="lineNum">    3805 </span>            :                                 break;</a>
<a name="3806"><span class="lineNum">    3806 </span>            :                         case ARM_t2LDRSB_PRE:</a>
<a name="3807"><span class="lineNum">    3807 </span>            :                         case ARM_t2LDRSB_POST:</a>
<a name="3808"><span class="lineNum">    3808 </span>            :                                 if (Rt == 15)</a>
<a name="3809"><span class="lineNum">    3809 </span>            :                                         MCInst_setOpcode(Inst, ARM_t2PLIpci);</a>
<a name="3810"><span class="lineNum">    3810 </span>            :                                 else</a>
<a name="3811"><span class="lineNum">    3811 </span>            :                                         MCInst_setOpcode(Inst, ARM_t2LDRSBpci);</a>
<a name="3812"><span class="lineNum">    3812 </span>            :                                 break;</a>
<a name="3813"><span class="lineNum">    3813 </span>            :                         case ARM_t2LDRSH_PRE:</a>
<a name="3814"><span class="lineNum">    3814 </span>            :                         case ARM_t2LDRSH_POST:</a>
<a name="3815"><span class="lineNum">    3815 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2LDRSHpci);</a>
<a name="3816"><span class="lineNum">    3816 </span>            :                                 break;</a>
<a name="3817"><span class="lineNum">    3817 </span>            :                         default:</a>
<a name="3818"><span class="lineNum">    3818 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3819"><span class="lineNum">    3819 </span>            :                 }</a>
<a name="3820"><span class="lineNum">    3820 </span>            :                 return DecodeT2LoadLabel(Inst, Insn, Address, Decoder);</a>
<a name="3821"><span class="lineNum">    3821 </span>            :         }</a>
<a name="3822"><span class="lineNum">    3822 </span>            : </a>
<a name="3823"><span class="lineNum">    3823 </span>            :         if (!load) {</a>
<a name="3824"><span class="lineNum">    3824 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3825"><span class="lineNum">    3825 </span>            :                         return MCDisassembler_Fail;</a>
<a name="3826"><span class="lineNum">    3826 </span>            :         }</a>
<a name="3827"><span class="lineNum">    3827 </span>            : </a>
<a name="3828"><span class="lineNum">    3828 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="3829"><span class="lineNum">    3829 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3830"><span class="lineNum">    3830 </span>            : </a>
<a name="3831"><span class="lineNum">    3831 </span>            :         if (load) {</a>
<a name="3832"><span class="lineNum">    3832 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3833"><span class="lineNum">    3833 </span>            :                         return MCDisassembler_Fail;</a>
<a name="3834"><span class="lineNum">    3834 </span>            :         }</a>
<a name="3835"><span class="lineNum">    3835 </span>            : </a>
<a name="3836"><span class="lineNum">    3836 </span>            :         if (!Check(&amp;S, DecodeT2AddrModeImm8(Inst, addr, Address, Decoder)))</a>
<a name="3837"><span class="lineNum">    3837 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3838"><span class="lineNum">    3838 </span>            : </a>
<a name="3839"><span class="lineNum">    3839 </span>            :         return S;</a>
<a name="3840"><span class="lineNum">    3840 </span>            : }</a>
<a name="3841"><span class="lineNum">    3841 </span>            : </a>
<a name="3842"><span class="lineNum">    3842 </span>            : static DecodeStatus DecodeT2AddrModeImm12(MCInst *Inst, unsigned Val,</a>
<a name="3843"><span class="lineNum">    3843 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3844"><span class="lineNum">    3844 </span>            : {</a>
<a name="3845"><span class="lineNum">    3845 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3846"><span class="lineNum">    3846 </span>            : </a>
<a name="3847"><span class="lineNum">    3847 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 13, 4);</a>
<a name="3848"><span class="lineNum">    3848 </span>            :         unsigned imm = fieldFromInstruction_4(Val, 0, 12);</a>
<a name="3849"><span class="lineNum">    3849 </span>            : </a>
<a name="3850"><span class="lineNum">    3850 </span>            :         // Thumb stores cannot use PC as dest register.</a>
<a name="3851"><span class="lineNum">    3851 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="3852"><span class="lineNum">    3852 </span>            :                 case ARM_t2STRi12:</a>
<a name="3853"><span class="lineNum">    3853 </span>            :                 case ARM_t2STRBi12:</a>
<a name="3854"><span class="lineNum">    3854 </span>            :                 case ARM_t2STRHi12:</a>
<a name="3855"><span class="lineNum">    3855 </span>            :                         if (Rn == 15)</a>
<a name="3856"><span class="lineNum">    3856 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3857"><span class="lineNum">    3857 </span>            :                 default:</a>
<a name="3858"><span class="lineNum">    3858 </span>            :                         break;</a>
<a name="3859"><span class="lineNum">    3859 </span>            :         }</a>
<a name="3860"><span class="lineNum">    3860 </span>            : </a>
<a name="3861"><span class="lineNum">    3861 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3862"><span class="lineNum">    3862 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3863"><span class="lineNum">    3863 </span>            :         MCOperand_CreateImm0(Inst, imm);</a>
<a name="3864"><span class="lineNum">    3864 </span>            : </a>
<a name="3865"><span class="lineNum">    3865 </span>            :         return S;</a>
<a name="3866"><span class="lineNum">    3866 </span>            : }</a>
<a name="3867"><span class="lineNum">    3867 </span>            : </a>
<a name="3868"><span class="lineNum">    3868 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeThumbAddSPImm(MCInst *Inst, uint16_t Insn,</span></a>
<a name="3869"><span class="lineNum">    3869 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3870"><span class="lineNum">    3870 </span>            : {</a>
<a name="3871"><span class="lineNum">    3871 </span><span class="lineNoCov">          0 :         unsigned imm = fieldFromInstruction_2(Insn, 0, 7);</span></a>
<a name="3872"><span class="lineNum">    3872 </span>            : </a>
<a name="3873"><span class="lineNum">    3873 </span><span class="lineNoCov">          0 :         MCOperand_CreateReg0(Inst, ARM_SP);</span></a>
<a name="3874"><span class="lineNum">    3874 </span><span class="lineNoCov">          0 :         MCOperand_CreateReg0(Inst, ARM_SP);</span></a>
<a name="3875"><span class="lineNum">    3875 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, imm);</span></a>
<a name="3876"><span class="lineNum">    3876 </span>            : </a>
<a name="3877"><span class="lineNum">    3877 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3878"><span class="lineNum">    3878 </span>            : }</a>
<a name="3879"><span class="lineNum">    3879 </span>            : </a>
<a name="3880"><span class="lineNum">    3880 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeThumbAddSPReg(MCInst *Inst, uint16_t Insn,</span></a>
<a name="3881"><span class="lineNum">    3881 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3882"><span class="lineNum">    3882 </span>            : {</a>
<a name="3883"><span class="lineNum">    3883 </span><span class="lineNoCov">          0 :         DecodeStatus S = MCDisassembler_Success;</span></a>
<a name="3884"><span class="lineNum">    3884 </span>            : </a>
<a name="3885"><span class="lineNum">    3885 </span><span class="lineNoCov">          0 :         if (MCInst_getOpcode(Inst) == ARM_tADDrSP) {</span></a>
<a name="3886"><span class="lineNum">    3886 </span><span class="lineNoCov">          0 :                 unsigned Rdm = fieldFromInstruction_2(Insn, 0, 3);</span></a>
<a name="3887"><span class="lineNum">    3887 </span><span class="lineNoCov">          0 :                 Rdm |= fieldFromInstruction_2(Insn, 7, 1) &lt;&lt; 3;</span></a>
<a name="3888"><span class="lineNum">    3888 </span>            : </a>
<a name="3889"><span class="lineNum">    3889 </span><span class="lineNoCov">          0 :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rdm, Address, Decoder)))</span></a>
<a name="3890"><span class="lineNum">    3890 </span><span class="lineNoCov">          0 :                         return MCDisassembler_Fail;</span></a>
<a name="3891"><span class="lineNum">    3891 </span><span class="lineNoCov">          0 :                 MCOperand_CreateReg0(Inst, ARM_SP);</span></a>
<a name="3892"><span class="lineNum">    3892 </span><span class="lineNoCov">          0 :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rdm, Address, Decoder)))</span></a>
<a name="3893"><span class="lineNum">    3893 </span><span class="lineNoCov">          0 :                         return MCDisassembler_Fail;</span></a>
<a name="3894"><span class="lineNum">    3894 </span><span class="lineNoCov">          0 :         } else if (MCInst_getOpcode(Inst) == ARM_tADDspr) {</span></a>
<a name="3895"><span class="lineNum">    3895 </span><span class="lineNoCov">          0 :                 unsigned Rm = fieldFromInstruction_2(Insn, 3, 4);</span></a>
<a name="3896"><span class="lineNum">    3896 </span>            : </a>
<a name="3897"><span class="lineNum">    3897 </span><span class="lineNoCov">          0 :                 MCOperand_CreateReg0(Inst, ARM_SP);</span></a>
<a name="3898"><span class="lineNum">    3898 </span><span class="lineNoCov">          0 :                 MCOperand_CreateReg0(Inst, ARM_SP);</span></a>
<a name="3899"><span class="lineNum">    3899 </span><span class="lineNoCov">          0 :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</span></a>
<a name="3900"><span class="lineNum">    3900 </span><span class="lineNoCov">          0 :                         return MCDisassembler_Fail;</span></a>
<a name="3901"><span class="lineNum">    3901 </span>            :         }</a>
<a name="3902"><span class="lineNum">    3902 </span>            : </a>
<a name="3903"><span class="lineNum">    3903 </span><span class="lineNoCov">          0 :         return S;</span></a>
<a name="3904"><span class="lineNum">    3904 </span>            : }</a>
<a name="3905"><span class="lineNum">    3905 </span>            : </a>
<a name="3906"><span class="lineNum">    3906 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeThumbCPS(MCInst *Inst, uint16_t Insn,</span></a>
<a name="3907"><span class="lineNum">    3907 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3908"><span class="lineNum">    3908 </span>            : {</a>
<a name="3909"><span class="lineNum">    3909 </span><span class="lineNoCov">          0 :         unsigned imod = fieldFromInstruction_2(Insn, 4, 1) | 0x2;</span></a>
<a name="3910"><span class="lineNum">    3910 </span><span class="lineNoCov">          0 :         unsigned flags = fieldFromInstruction_2(Insn, 0, 3);</span></a>
<a name="3911"><span class="lineNum">    3911 </span>            : </a>
<a name="3912"><span class="lineNum">    3912 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, imod);</span></a>
<a name="3913"><span class="lineNum">    3913 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, flags);</span></a>
<a name="3914"><span class="lineNum">    3914 </span>            : </a>
<a name="3915"><span class="lineNum">    3915 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="3916"><span class="lineNum">    3916 </span>            : }</a>
<a name="3917"><span class="lineNum">    3917 </span>            : </a>
<a name="3918"><span class="lineNum">    3918 </span>            : static DecodeStatus DecodePostIdxReg(MCInst *Inst, unsigned Insn,</a>
<a name="3919"><span class="lineNum">    3919 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3920"><span class="lineNum">    3920 </span>            : {</a>
<a name="3921"><span class="lineNum">    3921 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3922"><span class="lineNum">    3922 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="3923"><span class="lineNum">    3923 </span>            :         unsigned add = fieldFromInstruction_4(Insn, 4, 1);</a>
<a name="3924"><span class="lineNum">    3924 </span>            : </a>
<a name="3925"><span class="lineNum">    3925 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="3926"><span class="lineNum">    3926 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3927"><span class="lineNum">    3927 </span>            :         MCOperand_CreateImm0(Inst, add);</a>
<a name="3928"><span class="lineNum">    3928 </span>            : </a>
<a name="3929"><span class="lineNum">    3929 </span>            :         return S;</a>
<a name="3930"><span class="lineNum">    3930 </span>            : }</a>
<a name="3931"><span class="lineNum">    3931 </span>            : </a>
<a name="3932"><span class="lineNum">    3932 </span>            : static DecodeStatus DecodeThumbBLXOffset(MCInst *Inst, unsigned Val,</a>
<a name="3933"><span class="lineNum">    3933 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3934"><span class="lineNum">    3934 </span>            : {</a>
<a name="3935"><span class="lineNum">    3935 </span>            :         // Val is passed in as S:J1:J2:imm10H:imm10L:'0'</a>
<a name="3936"><span class="lineNum">    3936 </span>            :         // Note only one trailing zero not two.  Also the J1 and J2 values are from</a>
<a name="3937"><span class="lineNum">    3937 </span>            :         // the encoded instruction.  So here change to I1 and I2 values via:</a>
<a name="3938"><span class="lineNum">    3938 </span>            :         // I1 = NOT(J1 EOR S);</a>
<a name="3939"><span class="lineNum">    3939 </span>            :         // I2 = NOT(J2 EOR S);</a>
<a name="3940"><span class="lineNum">    3940 </span>            :         // and build the imm32 with two trailing zeros as documented:</a>
<a name="3941"><span class="lineNum">    3941 </span>            :         // imm32 = SignExtend(S:I1:I2:imm10H:imm10L:'00', 32);</a>
<a name="3942"><span class="lineNum">    3942 </span>            :         unsigned S = (Val &gt;&gt; 23) &amp; 1;</a>
<a name="3943"><span class="lineNum">    3943 </span>            :         unsigned J1 = (Val &gt;&gt; 22) &amp; 1;</a>
<a name="3944"><span class="lineNum">    3944 </span>            :         unsigned J2 = (Val &gt;&gt; 21) &amp; 1;</a>
<a name="3945"><span class="lineNum">    3945 </span>            :         unsigned I1 = !(J1 ^ S);</a>
<a name="3946"><span class="lineNum">    3946 </span>            :         unsigned I2 = !(J2 ^ S);</a>
<a name="3947"><span class="lineNum">    3947 </span>            :         unsigned tmp = (Val &amp; ~0x600000) | (I1 &lt;&lt; 22) | (I2 &lt;&lt; 21);</a>
<a name="3948"><span class="lineNum">    3948 </span>            :         int imm32 = SignExtend32(tmp &lt;&lt; 1, 25);</a>
<a name="3949"><span class="lineNum">    3949 </span>            : </a>
<a name="3950"><span class="lineNum">    3950 </span>            :         MCOperand_CreateImm0(Inst, imm32);</a>
<a name="3951"><span class="lineNum">    3951 </span>            :         return MCDisassembler_Success;</a>
<a name="3952"><span class="lineNum">    3952 </span>            : }</a>
<a name="3953"><span class="lineNum">    3953 </span>            : </a>
<a name="3954"><span class="lineNum">    3954 </span>            : static DecodeStatus DecodeCoprocessor(MCInst *Inst, unsigned Val,</a>
<a name="3955"><span class="lineNum">    3955 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3956"><span class="lineNum">    3956 </span>            : {</a>
<a name="3957"><span class="lineNum">    3957 </span>            :         if (Val == 0xA || Val == 0xB)</a>
<a name="3958"><span class="lineNum">    3958 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3959"><span class="lineNum">    3959 </span>            : </a>
<a name="3960"><span class="lineNum">    3960 </span>            :         MCOperand_CreateImm0(Inst, Val);</a>
<a name="3961"><span class="lineNum">    3961 </span>            :         return MCDisassembler_Success;</a>
<a name="3962"><span class="lineNum">    3962 </span>            : }</a>
<a name="3963"><span class="lineNum">    3963 </span>            : </a>
<a name="3964"><span class="lineNum">    3964 </span>            : static DecodeStatus DecodeThumbTableBranch(MCInst *Inst, unsigned Insn,</a>
<a name="3965"><span class="lineNum">    3965 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3966"><span class="lineNum">    3966 </span>            : {</a>
<a name="3967"><span class="lineNum">    3967 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3968"><span class="lineNum">    3968 </span>            : </a>
<a name="3969"><span class="lineNum">    3969 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="3970"><span class="lineNum">    3970 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="3971"><span class="lineNum">    3971 </span>            : </a>
<a name="3972"><span class="lineNum">    3972 </span>            :         if (Rn == ARM_SP) S = MCDisassembler_SoftFail;</a>
<a name="3973"><span class="lineNum">    3973 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="3974"><span class="lineNum">    3974 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3975"><span class="lineNum">    3975 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="3976"><span class="lineNum">    3976 </span>            :                 return MCDisassembler_Fail;</a>
<a name="3977"><span class="lineNum">    3977 </span>            :         return S;</a>
<a name="3978"><span class="lineNum">    3978 </span>            : }</a>
<a name="3979"><span class="lineNum">    3979 </span>            : </a>
<a name="3980"><span class="lineNum">    3980 </span>            : static DecodeStatus DecodeThumb2BCCInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="3981"><span class="lineNum">    3981 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="3982"><span class="lineNum">    3982 </span>            : {</a>
<a name="3983"><span class="lineNum">    3983 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="3984"><span class="lineNum">    3984 </span>            :         unsigned brtarget;</a>
<a name="3985"><span class="lineNum">    3985 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 22, 4);</a>
<a name="3986"><span class="lineNum">    3986 </span>            :         if (pred == 0xE || pred == 0xF) {</a>
<a name="3987"><span class="lineNum">    3987 </span>            :                 unsigned imm;</a>
<a name="3988"><span class="lineNum">    3988 </span>            :                 unsigned opc = fieldFromInstruction_4(Insn, 4, 28);</a>
<a name="3989"><span class="lineNum">    3989 </span>            :                 switch (opc) {</a>
<a name="3990"><span class="lineNum">    3990 </span>            :                         default:</a>
<a name="3991"><span class="lineNum">    3991 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="3992"><span class="lineNum">    3992 </span>            :                         case 0xf3bf8f4:</a>
<a name="3993"><span class="lineNum">    3993 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2DSB);</a>
<a name="3994"><span class="lineNum">    3994 </span>            :                                 break;</a>
<a name="3995"><span class="lineNum">    3995 </span>            :                         case 0xf3bf8f5:</a>
<a name="3996"><span class="lineNum">    3996 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2DMB);</a>
<a name="3997"><span class="lineNum">    3997 </span>            :                                 break;</a>
<a name="3998"><span class="lineNum">    3998 </span>            :                         case 0xf3bf8f6:</a>
<a name="3999"><span class="lineNum">    3999 </span>            :                                 MCInst_setOpcode(Inst, ARM_t2ISB);</a>
<a name="4000"><span class="lineNum">    4000 </span>            :                                 break;</a>
<a name="4001"><span class="lineNum">    4001 </span>            :                 }</a>
<a name="4002"><span class="lineNum">    4002 </span>            : </a>
<a name="4003"><span class="lineNum">    4003 </span>            :                 imm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4004"><span class="lineNum">    4004 </span>            :                 return DecodeMemBarrierOption(Inst, imm, Address, Decoder);</a>
<a name="4005"><span class="lineNum">    4005 </span>            :         }</a>
<a name="4006"><span class="lineNum">    4006 </span>            : </a>
<a name="4007"><span class="lineNum">    4007 </span>            :         brtarget = fieldFromInstruction_4(Insn, 0, 11) &lt;&lt; 1;</a>
<a name="4008"><span class="lineNum">    4008 </span>            :         brtarget |= fieldFromInstruction_4(Insn, 11, 1) &lt;&lt; 19;</a>
<a name="4009"><span class="lineNum">    4009 </span>            :         brtarget |= fieldFromInstruction_4(Insn, 13, 1) &lt;&lt; 18;</a>
<a name="4010"><span class="lineNum">    4010 </span>            :         brtarget |= fieldFromInstruction_4(Insn, 16, 6) &lt;&lt; 12;</a>
<a name="4011"><span class="lineNum">    4011 </span>            :         brtarget |= fieldFromInstruction_4(Insn, 26, 1) &lt;&lt; 20;</a>
<a name="4012"><span class="lineNum">    4012 </span>            : </a>
<a name="4013"><span class="lineNum">    4013 </span>            :         if (!Check(&amp;S, DecodeT2BROperand(Inst, brtarget, Address, Decoder)))</a>
<a name="4014"><span class="lineNum">    4014 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4015"><span class="lineNum">    4015 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="4016"><span class="lineNum">    4016 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4017"><span class="lineNum">    4017 </span>            : </a>
<a name="4018"><span class="lineNum">    4018 </span>            :         return S;</a>
<a name="4019"><span class="lineNum">    4019 </span>            : }</a>
<a name="4020"><span class="lineNum">    4020 </span>            : </a>
<a name="4021"><span class="lineNum">    4021 </span>            : // Decode a shifted immediate operand.  These basically consist</a>
<a name="4022"><span class="lineNum">    4022 </span>            : // of an 8-bit value, and a 4-bit directive that specifies either</a>
<a name="4023"><span class="lineNum">    4023 </span>            : // a splat operation or a rotation.</a>
<a name="4024"><span class="lineNum">    4024 </span>            : static DecodeStatus DecodeT2SOImm(MCInst *Inst, unsigned Val,</a>
<a name="4025"><span class="lineNum">    4025 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4026"><span class="lineNum">    4026 </span>            : {</a>
<a name="4027"><span class="lineNum">    4027 </span>            :         unsigned ctrl = fieldFromInstruction_4(Val, 10, 2);</a>
<a name="4028"><span class="lineNum">    4028 </span>            :         if (ctrl == 0) {</a>
<a name="4029"><span class="lineNum">    4029 </span>            :                 unsigned byte = fieldFromInstruction_4(Val, 8, 2);</a>
<a name="4030"><span class="lineNum">    4030 </span>            :                 unsigned imm = fieldFromInstruction_4(Val, 0, 8);</a>
<a name="4031"><span class="lineNum">    4031 </span>            :                 switch (byte) {</a>
<a name="4032"><span class="lineNum">    4032 </span>            :                         case 0:</a>
<a name="4033"><span class="lineNum">    4033 </span>            :                                 MCOperand_CreateImm0(Inst, imm);</a>
<a name="4034"><span class="lineNum">    4034 </span>            :                                 break;</a>
<a name="4035"><span class="lineNum">    4035 </span>            :                         case 1:</a>
<a name="4036"><span class="lineNum">    4036 </span>            :                                 MCOperand_CreateImm0(Inst, (imm &lt;&lt; 16) | imm);</a>
<a name="4037"><span class="lineNum">    4037 </span>            :                                 break;</a>
<a name="4038"><span class="lineNum">    4038 </span>            :                         case 2:</a>
<a name="4039"><span class="lineNum">    4039 </span>            :                                 MCOperand_CreateImm0(Inst, (imm &lt;&lt; 24) | (imm &lt;&lt; 8));</a>
<a name="4040"><span class="lineNum">    4040 </span>            :                                 break;</a>
<a name="4041"><span class="lineNum">    4041 </span>            :                         case 3:</a>
<a name="4042"><span class="lineNum">    4042 </span>            :                                 MCOperand_CreateImm0(Inst, (imm &lt;&lt; 24) | (imm &lt;&lt; 16) | (imm &lt;&lt; 8)  |  imm);</a>
<a name="4043"><span class="lineNum">    4043 </span>            :                                 break;</a>
<a name="4044"><span class="lineNum">    4044 </span>            :                 }</a>
<a name="4045"><span class="lineNum">    4045 </span>            :         } else {</a>
<a name="4046"><span class="lineNum">    4046 </span>            :                 unsigned unrot = fieldFromInstruction_4(Val, 0, 7) | 0x80;</a>
<a name="4047"><span class="lineNum">    4047 </span>            :                 unsigned rot = fieldFromInstruction_4(Val, 7, 5);</a>
<a name="4048"><span class="lineNum">    4048 </span>            :                 unsigned imm = (unrot &gt;&gt; rot) | (unrot &lt;&lt; ((32-rot)&amp;31));</a>
<a name="4049"><span class="lineNum">    4049 </span>            :                 MCOperand_CreateImm0(Inst, imm);</a>
<a name="4050"><span class="lineNum">    4050 </span>            :         }</a>
<a name="4051"><span class="lineNum">    4051 </span>            : </a>
<a name="4052"><span class="lineNum">    4052 </span>            :         return MCDisassembler_Success;</a>
<a name="4053"><span class="lineNum">    4053 </span>            : }</a>
<a name="4054"><span class="lineNum">    4054 </span>            : </a>
<a name="4055"><span class="lineNum">    4055 </span><span class="lineNoCov">          0 : static DecodeStatus DecodeThumbBCCTargetOperand(MCInst *Inst, unsigned Val,</span></a>
<a name="4056"><span class="lineNum">    4056 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4057"><span class="lineNum">    4057 </span>            : {</a>
<a name="4058"><span class="lineNum">    4058 </span><span class="lineNoCov">          0 :         MCOperand_CreateImm0(Inst, SignExtend32(Val &lt;&lt; 1, 9));</span></a>
<a name="4059"><span class="lineNum">    4059 </span><span class="lineNoCov">          0 :         return MCDisassembler_Success;</span></a>
<a name="4060"><span class="lineNum">    4060 </span>            : }</a>
<a name="4061"><span class="lineNum">    4061 </span>            : </a>
<a name="4062"><span class="lineNum">    4062 </span>            : static DecodeStatus DecodeThumbBLTargetOperand(MCInst *Inst, unsigned Val,</a>
<a name="4063"><span class="lineNum">    4063 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4064"><span class="lineNum">    4064 </span>            : {</a>
<a name="4065"><span class="lineNum">    4065 </span>            :         // Val is passed in as S:J1:J2:imm10:imm11</a>
<a name="4066"><span class="lineNum">    4066 </span>            :         // Note no trailing zero after imm11.  Also the J1 and J2 values are from</a>
<a name="4067"><span class="lineNum">    4067 </span>            :         // the encoded instruction.  So here change to I1 and I2 values via:</a>
<a name="4068"><span class="lineNum">    4068 </span>            :         // I1 = NOT(J1 EOR S);</a>
<a name="4069"><span class="lineNum">    4069 </span>            :         // I2 = NOT(J2 EOR S);</a>
<a name="4070"><span class="lineNum">    4070 </span>            :         // and build the imm32 with one trailing zero as documented:</a>
<a name="4071"><span class="lineNum">    4071 </span>            :         // imm32 = SignExtend(S:I1:I2:imm10:imm11:'0', 32);</a>
<a name="4072"><span class="lineNum">    4072 </span>            :         unsigned S = (Val &gt;&gt; 23) &amp; 1;</a>
<a name="4073"><span class="lineNum">    4073 </span>            :         unsigned J1 = (Val &gt;&gt; 22) &amp; 1;</a>
<a name="4074"><span class="lineNum">    4074 </span>            :         unsigned J2 = (Val &gt;&gt; 21) &amp; 1;</a>
<a name="4075"><span class="lineNum">    4075 </span>            :         unsigned I1 = !(J1 ^ S);</a>
<a name="4076"><span class="lineNum">    4076 </span>            :         unsigned I2 = !(J2 ^ S);</a>
<a name="4077"><span class="lineNum">    4077 </span>            :         unsigned tmp = (Val &amp; ~0x600000) | (I1 &lt;&lt; 22) | (I2 &lt;&lt; 21);</a>
<a name="4078"><span class="lineNum">    4078 </span>            :         int imm32 = SignExtend32(tmp &lt;&lt; 1, 25);</a>
<a name="4079"><span class="lineNum">    4079 </span>            : </a>
<a name="4080"><span class="lineNum">    4080 </span>            :         MCOperand_CreateImm0(Inst, imm32);</a>
<a name="4081"><span class="lineNum">    4081 </span>            :         return MCDisassembler_Success;</a>
<a name="4082"><span class="lineNum">    4082 </span>            : }</a>
<a name="4083"><span class="lineNum">    4083 </span>            : </a>
<a name="4084"><span class="lineNum">    4084 </span>            : static DecodeStatus DecodeMemBarrierOption(MCInst *Inst, unsigned Val,</a>
<a name="4085"><span class="lineNum">    4085 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4086"><span class="lineNum">    4086 </span>            : {</a>
<a name="4087"><span class="lineNum">    4087 </span>            :         if (Val &amp; ~0xf)</a>
<a name="4088"><span class="lineNum">    4088 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4089"><span class="lineNum">    4089 </span>            : </a>
<a name="4090"><span class="lineNum">    4090 </span>            :         MCOperand_CreateImm0(Inst, Val);</a>
<a name="4091"><span class="lineNum">    4091 </span>            :         return MCDisassembler_Success;</a>
<a name="4092"><span class="lineNum">    4092 </span>            : }</a>
<a name="4093"><span class="lineNum">    4093 </span>            : </a>
<a name="4094"><span class="lineNum">    4094 </span>            : static DecodeStatus DecodeInstSyncBarrierOption(MCInst *Inst, unsigned Val,</a>
<a name="4095"><span class="lineNum">    4095 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4096"><span class="lineNum">    4096 </span>            : {</a>
<a name="4097"><span class="lineNum">    4097 </span>            :         if (Val &amp; ~0xf)</a>
<a name="4098"><span class="lineNum">    4098 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4099"><span class="lineNum">    4099 </span>            : </a>
<a name="4100"><span class="lineNum">    4100 </span>            :         MCOperand_CreateImm0(Inst, Val);</a>
<a name="4101"><span class="lineNum">    4101 </span>            :         return MCDisassembler_Success;</a>
<a name="4102"><span class="lineNum">    4102 </span>            : }</a>
<a name="4103"><span class="lineNum">    4103 </span>            : </a>
<a name="4104"><span class="lineNum">    4104 </span>            : static DecodeStatus DecodeMSRMask(MCInst *Inst, unsigned Val,</a>
<a name="4105"><span class="lineNum">    4105 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4106"><span class="lineNum">    4106 </span>            : {</a>
<a name="4107"><span class="lineNum">    4107 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4108"><span class="lineNum">    4108 </span>            :         uint64_t FeatureBits = ARM_getFeatureBits(Inst-&gt;csh-&gt;mode);</a>
<a name="4109"><span class="lineNum">    4109 </span>            :         if (FeatureBits &amp; ARM_FeatureMClass) {</a>
<a name="4110"><span class="lineNum">    4110 </span>            :                 unsigned ValLow = Val &amp; 0xff;</a>
<a name="4111"><span class="lineNum">    4111 </span>            : </a>
<a name="4112"><span class="lineNum">    4112 </span>            :                 // Validate the SYSm value first.</a>
<a name="4113"><span class="lineNum">    4113 </span>            :                 switch (ValLow) {</a>
<a name="4114"><span class="lineNum">    4114 </span>            :                         case  0: // apsr</a>
<a name="4115"><span class="lineNum">    4115 </span>            :                         case  1: // iapsr</a>
<a name="4116"><span class="lineNum">    4116 </span>            :                         case  2: // eapsr</a>
<a name="4117"><span class="lineNum">    4117 </span>            :                         case  3: // xpsr</a>
<a name="4118"><span class="lineNum">    4118 </span>            :                         case  5: // ipsr</a>
<a name="4119"><span class="lineNum">    4119 </span>            :                         case  6: // epsr</a>
<a name="4120"><span class="lineNum">    4120 </span>            :                         case  7: // iepsr</a>
<a name="4121"><span class="lineNum">    4121 </span>            :                         case  8: // msp</a>
<a name="4122"><span class="lineNum">    4122 </span>            :                         case  9: // psp</a>
<a name="4123"><span class="lineNum">    4123 </span>            :                         case 16: // primask</a>
<a name="4124"><span class="lineNum">    4124 </span>            :                         case 20: // control</a>
<a name="4125"><span class="lineNum">    4125 </span>            :                                 break;</a>
<a name="4126"><span class="lineNum">    4126 </span>            :                         case 17: // basepri</a>
<a name="4127"><span class="lineNum">    4127 </span>            :                         case 18: // basepri_max</a>
<a name="4128"><span class="lineNum">    4128 </span>            :                         case 19: // faultmask</a>
<a name="4129"><span class="lineNum">    4129 </span>            :                                 if (!(FeatureBits &amp; ARM_HasV7Ops))</a>
<a name="4130"><span class="lineNum">    4130 </span>            :                                         // Values basepri, basepri_max and faultmask are only valid for v7m.</a>
<a name="4131"><span class="lineNum">    4131 </span>            :                                         return MCDisassembler_Fail;</a>
<a name="4132"><span class="lineNum">    4132 </span>            :                                 break;</a>
<a name="4133"><span class="lineNum">    4133 </span>            :                         default:</a>
<a name="4134"><span class="lineNum">    4134 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="4135"><span class="lineNum">    4135 </span>            :                 }</a>
<a name="4136"><span class="lineNum">    4136 </span>            : </a>
<a name="4137"><span class="lineNum">    4137 </span>            :                 if (MCInst_getOpcode(Inst) == ARM_t2MSR_M) {</a>
<a name="4138"><span class="lineNum">    4138 </span>            :                         unsigned Mask = fieldFromInstruction_4(Val, 10, 2);</a>
<a name="4139"><span class="lineNum">    4139 </span>            :                         if (!(FeatureBits &amp; ARM_HasV7Ops)) {</a>
<a name="4140"><span class="lineNum">    4140 </span>            :                                 // The ARMv6-M MSR bits {11-10} can be only 0b10, other values are</a>
<a name="4141"><span class="lineNum">    4141 </span>            :                                 // unpredictable.</a>
<a name="4142"><span class="lineNum">    4142 </span>            :                                 if (Mask != 2)</a>
<a name="4143"><span class="lineNum">    4143 </span>            :                                         S = MCDisassembler_SoftFail;</a>
<a name="4144"><span class="lineNum">    4144 </span>            :                         }</a>
<a name="4145"><span class="lineNum">    4145 </span>            :                         else {</a>
<a name="4146"><span class="lineNum">    4146 </span>            :                                 // The ARMv7-M architecture stores an additional 2-bit mask value in</a>
<a name="4147"><span class="lineNum">    4147 </span>            :                                 // MSR bits {11-10}. The mask is used only with apsr, iapsr, eapsr and</a>
<a name="4148"><span class="lineNum">    4148 </span>            :                                 // xpsr, it has to be 0b10 in other cases. Bit mask{1} indicates if</a>
<a name="4149"><span class="lineNum">    4149 </span>            :                                 // the NZCVQ bits should be moved by the instruction. Bit mask{0}</a>
<a name="4150"><span class="lineNum">    4150 </span>            :                                 // indicates the move for the GE{3:0} bits, the mask{0} bit can be set</a>
<a name="4151"><span class="lineNum">    4151 </span>            :                                 // only if the processor includes the DSP extension.</a>
<a name="4152"><span class="lineNum">    4152 </span>            :                                 if (Mask == 0 || (Mask != 2 &amp;&amp; ValLow &gt; 3) ||</a>
<a name="4153"><span class="lineNum">    4153 </span>            :                                                 (!(FeatureBits &amp; ARM_FeatureDSPThumb2) &amp;&amp; (Mask &amp; 1)))</a>
<a name="4154"><span class="lineNum">    4154 </span>            :                                         S = MCDisassembler_SoftFail;</a>
<a name="4155"><span class="lineNum">    4155 </span>            :                         }</a>
<a name="4156"><span class="lineNum">    4156 </span>            :                 }</a>
<a name="4157"><span class="lineNum">    4157 </span>            :         } else {</a>
<a name="4158"><span class="lineNum">    4158 </span>            :                 // A/R class</a>
<a name="4159"><span class="lineNum">    4159 </span>            :                 if (Val == 0)</a>
<a name="4160"><span class="lineNum">    4160 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4161"><span class="lineNum">    4161 </span>            :         }</a>
<a name="4162"><span class="lineNum">    4162 </span>            : </a>
<a name="4163"><span class="lineNum">    4163 </span>            :         MCOperand_CreateImm0(Inst, Val);</a>
<a name="4164"><span class="lineNum">    4164 </span>            :         return S;</a>
<a name="4165"><span class="lineNum">    4165 </span>            : }</a>
<a name="4166"><span class="lineNum">    4166 </span>            : </a>
<a name="4167"><span class="lineNum">    4167 </span>            : static DecodeStatus DecodeBankedReg(MCInst *Inst, unsigned Val,</a>
<a name="4168"><span class="lineNum">    4168 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4169"><span class="lineNum">    4169 </span>            : {</a>
<a name="4170"><span class="lineNum">    4170 </span>            : </a>
<a name="4171"><span class="lineNum">    4171 </span>            :         unsigned R = fieldFromInstruction_4(Val, 5, 1);</a>
<a name="4172"><span class="lineNum">    4172 </span>            :         unsigned SysM = fieldFromInstruction_4(Val, 0, 5);</a>
<a name="4173"><span class="lineNum">    4173 </span>            : </a>
<a name="4174"><span class="lineNum">    4174 </span>            :         // The table of encodings for these banked registers comes from B9.2.3 of the</a>
<a name="4175"><span class="lineNum">    4175 </span>            :         // ARM ARM. There are patterns, but nothing regular enough to make this logic</a>
<a name="4176"><span class="lineNum">    4176 </span>            :         // neater. So by fiat, these values are UNPREDICTABLE:</a>
<a name="4177"><span class="lineNum">    4177 </span>            :         if (!R) {</a>
<a name="4178"><span class="lineNum">    4178 </span>            :                 if (SysM == 0x7 || SysM == 0xf || SysM == 0x18 || SysM == 0x19 ||</a>
<a name="4179"><span class="lineNum">    4179 </span>            :                                 SysM == 0x1a || SysM == 0x1b)</a>
<a name="4180"><span class="lineNum">    4180 </span>            :                         return MCDisassembler_SoftFail;</a>
<a name="4181"><span class="lineNum">    4181 </span>            :         } else {</a>
<a name="4182"><span class="lineNum">    4182 </span>            :                 if (SysM != 0xe &amp;&amp; SysM != 0x10 &amp;&amp; SysM != 0x12 &amp;&amp; SysM != 0x14 &amp;&amp;</a>
<a name="4183"><span class="lineNum">    4183 </span>            :                                 SysM != 0x16 &amp;&amp; SysM != 0x1c &amp;&amp; SysM != 0x1e)</a>
<a name="4184"><span class="lineNum">    4184 </span>            :                         return MCDisassembler_SoftFail;</a>
<a name="4185"><span class="lineNum">    4185 </span>            :         }</a>
<a name="4186"><span class="lineNum">    4186 </span>            : </a>
<a name="4187"><span class="lineNum">    4187 </span>            :         MCOperand_CreateImm0(Inst, Val);</a>
<a name="4188"><span class="lineNum">    4188 </span>            :         return MCDisassembler_Success;</a>
<a name="4189"><span class="lineNum">    4189 </span>            : }</a>
<a name="4190"><span class="lineNum">    4190 </span>            : </a>
<a name="4191"><span class="lineNum">    4191 </span>            : static DecodeStatus DecodeDoubleRegLoad(MCInst *Inst, unsigned Insn,</a>
<a name="4192"><span class="lineNum">    4192 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4193"><span class="lineNum">    4193 </span>            : {</a>
<a name="4194"><span class="lineNum">    4194 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4195"><span class="lineNum">    4195 </span>            : </a>
<a name="4196"><span class="lineNum">    4196 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4197"><span class="lineNum">    4197 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4198"><span class="lineNum">    4198 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="4199"><span class="lineNum">    4199 </span>            : </a>
<a name="4200"><span class="lineNum">    4200 </span>            :         if (Rn == 0xF)</a>
<a name="4201"><span class="lineNum">    4201 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="4202"><span class="lineNum">    4202 </span>            : </a>
<a name="4203"><span class="lineNum">    4203 </span>            :         if (!Check(&amp;S, DecodeGPRPairRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="4204"><span class="lineNum">    4204 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4205"><span class="lineNum">    4205 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4206"><span class="lineNum">    4206 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4207"><span class="lineNum">    4207 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="4208"><span class="lineNum">    4208 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4209"><span class="lineNum">    4209 </span>            : </a>
<a name="4210"><span class="lineNum">    4210 </span>            :         return S;</a>
<a name="4211"><span class="lineNum">    4211 </span>            : }</a>
<a name="4212"><span class="lineNum">    4212 </span>            : </a>
<a name="4213"><span class="lineNum">    4213 </span>            : static DecodeStatus DecodeDoubleRegStore(MCInst *Inst, unsigned Insn,</a>
<a name="4214"><span class="lineNum">    4214 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4215"><span class="lineNum">    4215 </span>            : {</a>
<a name="4216"><span class="lineNum">    4216 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4217"><span class="lineNum">    4217 </span>            : </a>
<a name="4218"><span class="lineNum">    4218 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4219"><span class="lineNum">    4219 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4220"><span class="lineNum">    4220 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4221"><span class="lineNum">    4221 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="4222"><span class="lineNum">    4222 </span>            : </a>
<a name="4223"><span class="lineNum">    4223 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4224"><span class="lineNum">    4224 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4225"><span class="lineNum">    4225 </span>            : </a>
<a name="4226"><span class="lineNum">    4226 </span>            :         if (Rn == 0xF || Rd == Rn || Rd == Rt || Rd == Rt+1)</a>
<a name="4227"><span class="lineNum">    4227 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="4228"><span class="lineNum">    4228 </span>            : </a>
<a name="4229"><span class="lineNum">    4229 </span>            :         if (!Check(&amp;S, DecodeGPRPairRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="4230"><span class="lineNum">    4230 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4231"><span class="lineNum">    4231 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4232"><span class="lineNum">    4232 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4233"><span class="lineNum">    4233 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="4234"><span class="lineNum">    4234 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4235"><span class="lineNum">    4235 </span>            : </a>
<a name="4236"><span class="lineNum">    4236 </span>            :         return S;</a>
<a name="4237"><span class="lineNum">    4237 </span>            : }</a>
<a name="4238"><span class="lineNum">    4238 </span>            : </a>
<a name="4239"><span class="lineNum">    4239 </span>            : static DecodeStatus DecodeLDRPreImm(MCInst *Inst, unsigned Insn,</a>
<a name="4240"><span class="lineNum">    4240 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4241"><span class="lineNum">    4241 </span>            : {</a>
<a name="4242"><span class="lineNum">    4242 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4243"><span class="lineNum">    4243 </span>            :         unsigned pred;</a>
<a name="4244"><span class="lineNum">    4244 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4245"><span class="lineNum">    4245 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4246"><span class="lineNum">    4246 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 12);</a>
<a name="4247"><span class="lineNum">    4247 </span>            :         imm |= fieldFromInstruction_4(Insn, 16, 4) &lt;&lt; 13;</a>
<a name="4248"><span class="lineNum">    4248 </span>            :         imm |= fieldFromInstruction_4(Insn, 23, 1) &lt;&lt; 12;</a>
<a name="4249"><span class="lineNum">    4249 </span>            :         pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="4250"><span class="lineNum">    4250 </span>            : </a>
<a name="4251"><span class="lineNum">    4251 </span>            :         if (Rn == 0xF || Rn == Rt) S = MCDisassembler_SoftFail;</a>
<a name="4252"><span class="lineNum">    4252 </span>            : </a>
<a name="4253"><span class="lineNum">    4253 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="4254"><span class="lineNum">    4254 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4255"><span class="lineNum">    4255 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4256"><span class="lineNum">    4256 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4257"><span class="lineNum">    4257 </span>            :         if (!Check(&amp;S, DecodeAddrModeImm12Operand(Inst, imm, Address, Decoder)))</a>
<a name="4258"><span class="lineNum">    4258 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4259"><span class="lineNum">    4259 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="4260"><span class="lineNum">    4260 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4261"><span class="lineNum">    4261 </span>            : </a>
<a name="4262"><span class="lineNum">    4262 </span>            :         return S;</a>
<a name="4263"><span class="lineNum">    4263 </span>            : }</a>
<a name="4264"><span class="lineNum">    4264 </span>            : </a>
<a name="4265"><span class="lineNum">    4265 </span>            : static DecodeStatus DecodeLDRPreReg(MCInst *Inst, unsigned Insn,</a>
<a name="4266"><span class="lineNum">    4266 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4267"><span class="lineNum">    4267 </span>            : {</a>
<a name="4268"><span class="lineNum">    4268 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4269"><span class="lineNum">    4269 </span>            :         unsigned pred, Rm;</a>
<a name="4270"><span class="lineNum">    4270 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4271"><span class="lineNum">    4271 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4272"><span class="lineNum">    4272 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 12);</a>
<a name="4273"><span class="lineNum">    4273 </span>            :         imm |= fieldFromInstruction_4(Insn, 16, 4) &lt;&lt; 13;</a>
<a name="4274"><span class="lineNum">    4274 </span>            :         imm |= fieldFromInstruction_4(Insn, 23, 1) &lt;&lt; 12;</a>
<a name="4275"><span class="lineNum">    4275 </span>            :         pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="4276"><span class="lineNum">    4276 </span>            :         Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4277"><span class="lineNum">    4277 </span>            : </a>
<a name="4278"><span class="lineNum">    4278 </span>            :         if (Rn == 0xF || Rn == Rt) S = MCDisassembler_SoftFail;</a>
<a name="4279"><span class="lineNum">    4279 </span>            :         if (Rm == 0xF) S = MCDisassembler_SoftFail;</a>
<a name="4280"><span class="lineNum">    4280 </span>            : </a>
<a name="4281"><span class="lineNum">    4281 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="4282"><span class="lineNum">    4282 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4283"><span class="lineNum">    4283 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4284"><span class="lineNum">    4284 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4285"><span class="lineNum">    4285 </span>            :         if (!Check(&amp;S, DecodeSORegMemOperand(Inst, imm, Address, Decoder)))</a>
<a name="4286"><span class="lineNum">    4286 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4287"><span class="lineNum">    4287 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="4288"><span class="lineNum">    4288 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4289"><span class="lineNum">    4289 </span>            : </a>
<a name="4290"><span class="lineNum">    4290 </span>            :         return S;</a>
<a name="4291"><span class="lineNum">    4291 </span>            : }</a>
<a name="4292"><span class="lineNum">    4292 </span>            : </a>
<a name="4293"><span class="lineNum">    4293 </span>            : static DecodeStatus DecodeSTRPreImm(MCInst *Inst, unsigned Insn,</a>
<a name="4294"><span class="lineNum">    4294 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4295"><span class="lineNum">    4295 </span>            : {</a>
<a name="4296"><span class="lineNum">    4296 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4297"><span class="lineNum">    4297 </span>            :         unsigned pred;</a>
<a name="4298"><span class="lineNum">    4298 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4299"><span class="lineNum">    4299 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4300"><span class="lineNum">    4300 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 12);</a>
<a name="4301"><span class="lineNum">    4301 </span>            :         imm |= fieldFromInstruction_4(Insn, 16, 4) &lt;&lt; 13;</a>
<a name="4302"><span class="lineNum">    4302 </span>            :         imm |= fieldFromInstruction_4(Insn, 23, 1) &lt;&lt; 12;</a>
<a name="4303"><span class="lineNum">    4303 </span>            :         pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="4304"><span class="lineNum">    4304 </span>            : </a>
<a name="4305"><span class="lineNum">    4305 </span>            :         if (Rn == 0xF || Rn == Rt) S = MCDisassembler_SoftFail;</a>
<a name="4306"><span class="lineNum">    4306 </span>            : </a>
<a name="4307"><span class="lineNum">    4307 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4308"><span class="lineNum">    4308 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4309"><span class="lineNum">    4309 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="4310"><span class="lineNum">    4310 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4311"><span class="lineNum">    4311 </span>            :         if (!Check(&amp;S, DecodeAddrModeImm12Operand(Inst, imm, Address, Decoder)))</a>
<a name="4312"><span class="lineNum">    4312 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4313"><span class="lineNum">    4313 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="4314"><span class="lineNum">    4314 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4315"><span class="lineNum">    4315 </span>            : </a>
<a name="4316"><span class="lineNum">    4316 </span>            :         return S;</a>
<a name="4317"><span class="lineNum">    4317 </span>            : }</a>
<a name="4318"><span class="lineNum">    4318 </span>            : </a>
<a name="4319"><span class="lineNum">    4319 </span>            : static DecodeStatus DecodeSTRPreReg(MCInst *Inst, unsigned Insn,</a>
<a name="4320"><span class="lineNum">    4320 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4321"><span class="lineNum">    4321 </span>            : {</a>
<a name="4322"><span class="lineNum">    4322 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4323"><span class="lineNum">    4323 </span>            :         unsigned pred;</a>
<a name="4324"><span class="lineNum">    4324 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4325"><span class="lineNum">    4325 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4326"><span class="lineNum">    4326 </span>            :         unsigned imm = fieldFromInstruction_4(Insn, 0, 12);</a>
<a name="4327"><span class="lineNum">    4327 </span>            :         imm |= fieldFromInstruction_4(Insn, 16, 4) &lt;&lt; 13;</a>
<a name="4328"><span class="lineNum">    4328 </span>            :         imm |= fieldFromInstruction_4(Insn, 23, 1) &lt;&lt; 12;</a>
<a name="4329"><span class="lineNum">    4329 </span>            :         pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="4330"><span class="lineNum">    4330 </span>            : </a>
<a name="4331"><span class="lineNum">    4331 </span>            :         if (Rn == 0xF || Rn == Rt) S = MCDisassembler_SoftFail;</a>
<a name="4332"><span class="lineNum">    4332 </span>            : </a>
<a name="4333"><span class="lineNum">    4333 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4334"><span class="lineNum">    4334 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4335"><span class="lineNum">    4335 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="4336"><span class="lineNum">    4336 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4337"><span class="lineNum">    4337 </span>            :         if (!Check(&amp;S, DecodeSORegMemOperand(Inst, imm, Address, Decoder)))</a>
<a name="4338"><span class="lineNum">    4338 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4339"><span class="lineNum">    4339 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="4340"><span class="lineNum">    4340 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4341"><span class="lineNum">    4341 </span>            : </a>
<a name="4342"><span class="lineNum">    4342 </span>            :         return S;</a>
<a name="4343"><span class="lineNum">    4343 </span>            : }</a>
<a name="4344"><span class="lineNum">    4344 </span>            : </a>
<a name="4345"><span class="lineNum">    4345 </span>            : static DecodeStatus DecodeVLD1LN(MCInst *Inst, unsigned Insn,</a>
<a name="4346"><span class="lineNum">    4346 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4347"><span class="lineNum">    4347 </span>            : {</a>
<a name="4348"><span class="lineNum">    4348 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4349"><span class="lineNum">    4349 </span>            :         unsigned size, align = 0, index = 0;</a>
<a name="4350"><span class="lineNum">    4350 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4351"><span class="lineNum">    4351 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4352"><span class="lineNum">    4352 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4353"><span class="lineNum">    4353 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="4354"><span class="lineNum">    4354 </span>            :         size = fieldFromInstruction_4(Insn, 10, 2);</a>
<a name="4355"><span class="lineNum">    4355 </span>            : </a>
<a name="4356"><span class="lineNum">    4356 </span>            :         switch (size) {</a>
<a name="4357"><span class="lineNum">    4357 </span>            :                 default:</a>
<a name="4358"><span class="lineNum">    4358 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4359"><span class="lineNum">    4359 </span>            :                 case 0:</a>
<a name="4360"><span class="lineNum">    4360 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4361"><span class="lineNum">    4361 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4362"><span class="lineNum">    4362 </span>            :                         index = fieldFromInstruction_4(Insn, 5, 3);</a>
<a name="4363"><span class="lineNum">    4363 </span>            :                         break;</a>
<a name="4364"><span class="lineNum">    4364 </span>            :                 case 1:</a>
<a name="4365"><span class="lineNum">    4365 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4366"><span class="lineNum">    4366 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4367"><span class="lineNum">    4367 </span>            :                         index = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="4368"><span class="lineNum">    4368 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4369"><span class="lineNum">    4369 </span>            :                                 align = 2;</a>
<a name="4370"><span class="lineNum">    4370 </span>            :                         break;</a>
<a name="4371"><span class="lineNum">    4371 </span>            :                 case 2:</a>
<a name="4372"><span class="lineNum">    4372 </span>            :                         if (fieldFromInstruction_4(Insn, 6, 1))</a>
<a name="4373"><span class="lineNum">    4373 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4374"><span class="lineNum">    4374 </span>            :                         index = fieldFromInstruction_4(Insn, 7, 1);</a>
<a name="4375"><span class="lineNum">    4375 </span>            : </a>
<a name="4376"><span class="lineNum">    4376 </span>            :                         switch (fieldFromInstruction_4(Insn, 4, 2)) {</a>
<a name="4377"><span class="lineNum">    4377 </span>            :                                 case 0 :</a>
<a name="4378"><span class="lineNum">    4378 </span>            :                                         align = 0; break;</a>
<a name="4379"><span class="lineNum">    4379 </span>            :                                 case 3:</a>
<a name="4380"><span class="lineNum">    4380 </span>            :                                         align = 4; break;</a>
<a name="4381"><span class="lineNum">    4381 </span>            :                                 default:</a>
<a name="4382"><span class="lineNum">    4382 </span>            :                                         return MCDisassembler_Fail;</a>
<a name="4383"><span class="lineNum">    4383 </span>            :                         }</a>
<a name="4384"><span class="lineNum">    4384 </span>            :                         break;</a>
<a name="4385"><span class="lineNum">    4385 </span>            :         }</a>
<a name="4386"><span class="lineNum">    4386 </span>            : </a>
<a name="4387"><span class="lineNum">    4387 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4388"><span class="lineNum">    4388 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4389"><span class="lineNum">    4389 </span>            :         if (Rm != 0xF) { // Writeback</a>
<a name="4390"><span class="lineNum">    4390 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4391"><span class="lineNum">    4391 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4392"><span class="lineNum">    4392 </span>            :         }</a>
<a name="4393"><span class="lineNum">    4393 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4394"><span class="lineNum">    4394 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4395"><span class="lineNum">    4395 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="4396"><span class="lineNum">    4396 </span>            :         if (Rm != 0xF) {</a>
<a name="4397"><span class="lineNum">    4397 </span>            :                 if (Rm != 0xD) {</a>
<a name="4398"><span class="lineNum">    4398 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="4399"><span class="lineNum">    4399 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="4400"><span class="lineNum">    4400 </span>            :                 } else</a>
<a name="4401"><span class="lineNum">    4401 </span>            :                         MCOperand_CreateReg0(Inst, 0);</a>
<a name="4402"><span class="lineNum">    4402 </span>            :         }</a>
<a name="4403"><span class="lineNum">    4403 </span>            : </a>
<a name="4404"><span class="lineNum">    4404 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4405"><span class="lineNum">    4405 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4406"><span class="lineNum">    4406 </span>            :         MCOperand_CreateImm0(Inst, index);</a>
<a name="4407"><span class="lineNum">    4407 </span>            : </a>
<a name="4408"><span class="lineNum">    4408 </span>            :         return S;</a>
<a name="4409"><span class="lineNum">    4409 </span>            : }</a>
<a name="4410"><span class="lineNum">    4410 </span>            : </a>
<a name="4411"><span class="lineNum">    4411 </span>            : static DecodeStatus DecodeVST1LN(MCInst *Inst, unsigned Insn,</a>
<a name="4412"><span class="lineNum">    4412 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4413"><span class="lineNum">    4413 </span>            : {</a>
<a name="4414"><span class="lineNum">    4414 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4415"><span class="lineNum">    4415 </span>            :         unsigned size, align = 0, index = 0;</a>
<a name="4416"><span class="lineNum">    4416 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4417"><span class="lineNum">    4417 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4418"><span class="lineNum">    4418 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4419"><span class="lineNum">    4419 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="4420"><span class="lineNum">    4420 </span>            :         size = fieldFromInstruction_4(Insn, 10, 2);</a>
<a name="4421"><span class="lineNum">    4421 </span>            : </a>
<a name="4422"><span class="lineNum">    4422 </span>            :         switch (size) {</a>
<a name="4423"><span class="lineNum">    4423 </span>            :                 default:</a>
<a name="4424"><span class="lineNum">    4424 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4425"><span class="lineNum">    4425 </span>            :                 case 0:</a>
<a name="4426"><span class="lineNum">    4426 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4427"><span class="lineNum">    4427 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4428"><span class="lineNum">    4428 </span>            :                         index = fieldFromInstruction_4(Insn, 5, 3);</a>
<a name="4429"><span class="lineNum">    4429 </span>            :                         break;</a>
<a name="4430"><span class="lineNum">    4430 </span>            :                 case 1:</a>
<a name="4431"><span class="lineNum">    4431 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4432"><span class="lineNum">    4432 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4433"><span class="lineNum">    4433 </span>            :                         index = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="4434"><span class="lineNum">    4434 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4435"><span class="lineNum">    4435 </span>            :                                 align = 2;</a>
<a name="4436"><span class="lineNum">    4436 </span>            :                         break;</a>
<a name="4437"><span class="lineNum">    4437 </span>            :                 case 2:</a>
<a name="4438"><span class="lineNum">    4438 </span>            :                         if (fieldFromInstruction_4(Insn, 6, 1))</a>
<a name="4439"><span class="lineNum">    4439 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4440"><span class="lineNum">    4440 </span>            :                         index = fieldFromInstruction_4(Insn, 7, 1);</a>
<a name="4441"><span class="lineNum">    4441 </span>            : </a>
<a name="4442"><span class="lineNum">    4442 </span>            :                         switch (fieldFromInstruction_4(Insn, 4, 2)) {</a>
<a name="4443"><span class="lineNum">    4443 </span>            :                                 case 0: </a>
<a name="4444"><span class="lineNum">    4444 </span>            :                                         align = 0; break;</a>
<a name="4445"><span class="lineNum">    4445 </span>            :                                 case 3:</a>
<a name="4446"><span class="lineNum">    4446 </span>            :                                         align = 4; break;</a>
<a name="4447"><span class="lineNum">    4447 </span>            :                                 default:</a>
<a name="4448"><span class="lineNum">    4448 </span>            :                                         return MCDisassembler_Fail;</a>
<a name="4449"><span class="lineNum">    4449 </span>            :                         }</a>
<a name="4450"><span class="lineNum">    4450 </span>            :                         break;</a>
<a name="4451"><span class="lineNum">    4451 </span>            :         }</a>
<a name="4452"><span class="lineNum">    4452 </span>            : </a>
<a name="4453"><span class="lineNum">    4453 </span>            :         if (Rm != 0xF) { // Writeback</a>
<a name="4454"><span class="lineNum">    4454 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4455"><span class="lineNum">    4455 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4456"><span class="lineNum">    4456 </span>            :         }</a>
<a name="4457"><span class="lineNum">    4457 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4458"><span class="lineNum">    4458 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4459"><span class="lineNum">    4459 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="4460"><span class="lineNum">    4460 </span>            :         if (Rm != 0xF) {</a>
<a name="4461"><span class="lineNum">    4461 </span>            :                 if (Rm != 0xD) {</a>
<a name="4462"><span class="lineNum">    4462 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="4463"><span class="lineNum">    4463 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="4464"><span class="lineNum">    4464 </span>            :                 } else</a>
<a name="4465"><span class="lineNum">    4465 </span>            :                         MCOperand_CreateReg0(Inst, 0);</a>
<a name="4466"><span class="lineNum">    4466 </span>            :         }</a>
<a name="4467"><span class="lineNum">    4467 </span>            : </a>
<a name="4468"><span class="lineNum">    4468 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4469"><span class="lineNum">    4469 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4470"><span class="lineNum">    4470 </span>            :         MCOperand_CreateImm0(Inst, index);</a>
<a name="4471"><span class="lineNum">    4471 </span>            : </a>
<a name="4472"><span class="lineNum">    4472 </span>            :         return S;</a>
<a name="4473"><span class="lineNum">    4473 </span>            : }</a>
<a name="4474"><span class="lineNum">    4474 </span>            : </a>
<a name="4475"><span class="lineNum">    4475 </span>            : static DecodeStatus DecodeVLD2LN(MCInst *Inst, unsigned Insn,</a>
<a name="4476"><span class="lineNum">    4476 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4477"><span class="lineNum">    4477 </span>            : {</a>
<a name="4478"><span class="lineNum">    4478 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4479"><span class="lineNum">    4479 </span>            :         unsigned size, align = 0, index = 0, inc = 1;</a>
<a name="4480"><span class="lineNum">    4480 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4481"><span class="lineNum">    4481 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4482"><span class="lineNum">    4482 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4483"><span class="lineNum">    4483 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="4484"><span class="lineNum">    4484 </span>            :         size = fieldFromInstruction_4(Insn, 10, 2);</a>
<a name="4485"><span class="lineNum">    4485 </span>            : </a>
<a name="4486"><span class="lineNum">    4486 </span>            :         switch (size) {</a>
<a name="4487"><span class="lineNum">    4487 </span>            :                 default:</a>
<a name="4488"><span class="lineNum">    4488 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4489"><span class="lineNum">    4489 </span>            :                 case 0:</a>
<a name="4490"><span class="lineNum">    4490 </span>            :                         index = fieldFromInstruction_4(Insn, 5, 3);</a>
<a name="4491"><span class="lineNum">    4491 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4492"><span class="lineNum">    4492 </span>            :                                 align = 2;</a>
<a name="4493"><span class="lineNum">    4493 </span>            :                         break;</a>
<a name="4494"><span class="lineNum">    4494 </span>            :                 case 1:</a>
<a name="4495"><span class="lineNum">    4495 </span>            :                         index = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="4496"><span class="lineNum">    4496 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4497"><span class="lineNum">    4497 </span>            :                                 align = 4;</a>
<a name="4498"><span class="lineNum">    4498 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4499"><span class="lineNum">    4499 </span>            :                                 inc = 2;</a>
<a name="4500"><span class="lineNum">    4500 </span>            :                         break;</a>
<a name="4501"><span class="lineNum">    4501 </span>            :                 case 2:</a>
<a name="4502"><span class="lineNum">    4502 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4503"><span class="lineNum">    4503 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4504"><span class="lineNum">    4504 </span>            :                         index = fieldFromInstruction_4(Insn, 7, 1);</a>
<a name="4505"><span class="lineNum">    4505 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1) != 0)</a>
<a name="4506"><span class="lineNum">    4506 </span>            :                                 align = 8;</a>
<a name="4507"><span class="lineNum">    4507 </span>            :                         if (fieldFromInstruction_4(Insn, 6, 1))</a>
<a name="4508"><span class="lineNum">    4508 </span>            :                                 inc = 2;</a>
<a name="4509"><span class="lineNum">    4509 </span>            :                         break;</a>
<a name="4510"><span class="lineNum">    4510 </span>            :         }</a>
<a name="4511"><span class="lineNum">    4511 </span>            : </a>
<a name="4512"><span class="lineNum">    4512 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4513"><span class="lineNum">    4513 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4514"><span class="lineNum">    4514 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+inc, Address, Decoder)))</a>
<a name="4515"><span class="lineNum">    4515 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4516"><span class="lineNum">    4516 </span>            :         if (Rm != 0xF) { // Writeback</a>
<a name="4517"><span class="lineNum">    4517 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4518"><span class="lineNum">    4518 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4519"><span class="lineNum">    4519 </span>            :         }</a>
<a name="4520"><span class="lineNum">    4520 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4521"><span class="lineNum">    4521 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4522"><span class="lineNum">    4522 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="4523"><span class="lineNum">    4523 </span>            :         if (Rm != 0xF) {</a>
<a name="4524"><span class="lineNum">    4524 </span>            :                 if (Rm != 0xD) {</a>
<a name="4525"><span class="lineNum">    4525 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="4526"><span class="lineNum">    4526 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="4527"><span class="lineNum">    4527 </span>            :                 } else</a>
<a name="4528"><span class="lineNum">    4528 </span>            :                         MCOperand_CreateReg0(Inst, 0);</a>
<a name="4529"><span class="lineNum">    4529 </span>            :         }</a>
<a name="4530"><span class="lineNum">    4530 </span>            : </a>
<a name="4531"><span class="lineNum">    4531 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4532"><span class="lineNum">    4532 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4533"><span class="lineNum">    4533 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+inc, Address, Decoder)))</a>
<a name="4534"><span class="lineNum">    4534 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4535"><span class="lineNum">    4535 </span>            :         MCOperand_CreateImm0(Inst, index);</a>
<a name="4536"><span class="lineNum">    4536 </span>            : </a>
<a name="4537"><span class="lineNum">    4537 </span>            :         return S;</a>
<a name="4538"><span class="lineNum">    4538 </span>            : }</a>
<a name="4539"><span class="lineNum">    4539 </span>            : </a>
<a name="4540"><span class="lineNum">    4540 </span>            : static DecodeStatus DecodeVST2LN(MCInst *Inst, unsigned Insn,</a>
<a name="4541"><span class="lineNum">    4541 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4542"><span class="lineNum">    4542 </span>            : {</a>
<a name="4543"><span class="lineNum">    4543 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4544"><span class="lineNum">    4544 </span>            :         unsigned size, align = 0, index = 0, inc = 1;</a>
<a name="4545"><span class="lineNum">    4545 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4546"><span class="lineNum">    4546 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4547"><span class="lineNum">    4547 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4548"><span class="lineNum">    4548 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="4549"><span class="lineNum">    4549 </span>            :         size = fieldFromInstruction_4(Insn, 10, 2);</a>
<a name="4550"><span class="lineNum">    4550 </span>            : </a>
<a name="4551"><span class="lineNum">    4551 </span>            :         switch (size) {</a>
<a name="4552"><span class="lineNum">    4552 </span>            :                 default:</a>
<a name="4553"><span class="lineNum">    4553 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4554"><span class="lineNum">    4554 </span>            :                 case 0:</a>
<a name="4555"><span class="lineNum">    4555 </span>            :                         index = fieldFromInstruction_4(Insn, 5, 3);</a>
<a name="4556"><span class="lineNum">    4556 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4557"><span class="lineNum">    4557 </span>            :                                 align = 2;</a>
<a name="4558"><span class="lineNum">    4558 </span>            :                         break;</a>
<a name="4559"><span class="lineNum">    4559 </span>            :                 case 1:</a>
<a name="4560"><span class="lineNum">    4560 </span>            :                         index = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="4561"><span class="lineNum">    4561 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4562"><span class="lineNum">    4562 </span>            :                                 align = 4;</a>
<a name="4563"><span class="lineNum">    4563 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4564"><span class="lineNum">    4564 </span>            :                                 inc = 2;</a>
<a name="4565"><span class="lineNum">    4565 </span>            :                         break;</a>
<a name="4566"><span class="lineNum">    4566 </span>            :                 case 2:</a>
<a name="4567"><span class="lineNum">    4567 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4568"><span class="lineNum">    4568 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4569"><span class="lineNum">    4569 </span>            :                         index = fieldFromInstruction_4(Insn, 7, 1);</a>
<a name="4570"><span class="lineNum">    4570 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1) != 0)</a>
<a name="4571"><span class="lineNum">    4571 </span>            :                                 align = 8;</a>
<a name="4572"><span class="lineNum">    4572 </span>            :                         if (fieldFromInstruction_4(Insn, 6, 1))</a>
<a name="4573"><span class="lineNum">    4573 </span>            :                                 inc = 2;</a>
<a name="4574"><span class="lineNum">    4574 </span>            :                         break;</a>
<a name="4575"><span class="lineNum">    4575 </span>            :         }</a>
<a name="4576"><span class="lineNum">    4576 </span>            : </a>
<a name="4577"><span class="lineNum">    4577 </span>            :         if (Rm != 0xF) { // Writeback</a>
<a name="4578"><span class="lineNum">    4578 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4579"><span class="lineNum">    4579 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4580"><span class="lineNum">    4580 </span>            :         }</a>
<a name="4581"><span class="lineNum">    4581 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4582"><span class="lineNum">    4582 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4583"><span class="lineNum">    4583 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="4584"><span class="lineNum">    4584 </span>            :         if (Rm != 0xF) {</a>
<a name="4585"><span class="lineNum">    4585 </span>            :                 if (Rm != 0xD) {</a>
<a name="4586"><span class="lineNum">    4586 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="4587"><span class="lineNum">    4587 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="4588"><span class="lineNum">    4588 </span>            :                 } else</a>
<a name="4589"><span class="lineNum">    4589 </span>            :                         MCOperand_CreateReg0(Inst, 0);</a>
<a name="4590"><span class="lineNum">    4590 </span>            :         }</a>
<a name="4591"><span class="lineNum">    4591 </span>            : </a>
<a name="4592"><span class="lineNum">    4592 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4593"><span class="lineNum">    4593 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4594"><span class="lineNum">    4594 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+inc, Address, Decoder)))</a>
<a name="4595"><span class="lineNum">    4595 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4596"><span class="lineNum">    4596 </span>            :         MCOperand_CreateImm0(Inst, index);</a>
<a name="4597"><span class="lineNum">    4597 </span>            : </a>
<a name="4598"><span class="lineNum">    4598 </span>            :         return S;</a>
<a name="4599"><span class="lineNum">    4599 </span>            : }</a>
<a name="4600"><span class="lineNum">    4600 </span>            : </a>
<a name="4601"><span class="lineNum">    4601 </span>            : static DecodeStatus DecodeVLD3LN(MCInst *Inst, unsigned Insn,</a>
<a name="4602"><span class="lineNum">    4602 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4603"><span class="lineNum">    4603 </span>            : {</a>
<a name="4604"><span class="lineNum">    4604 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4605"><span class="lineNum">    4605 </span>            :         unsigned size, align = 0, index = 0, inc = 1;</a>
<a name="4606"><span class="lineNum">    4606 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4607"><span class="lineNum">    4607 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4608"><span class="lineNum">    4608 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4609"><span class="lineNum">    4609 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="4610"><span class="lineNum">    4610 </span>            :         size = fieldFromInstruction_4(Insn, 10, 2);</a>
<a name="4611"><span class="lineNum">    4611 </span>            : </a>
<a name="4612"><span class="lineNum">    4612 </span>            :         switch (size) {</a>
<a name="4613"><span class="lineNum">    4613 </span>            :                 default:</a>
<a name="4614"><span class="lineNum">    4614 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4615"><span class="lineNum">    4615 </span>            :                 case 0:</a>
<a name="4616"><span class="lineNum">    4616 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4617"><span class="lineNum">    4617 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4618"><span class="lineNum">    4618 </span>            :                         index = fieldFromInstruction_4(Insn, 5, 3);</a>
<a name="4619"><span class="lineNum">    4619 </span>            :                         break;</a>
<a name="4620"><span class="lineNum">    4620 </span>            :                 case 1:</a>
<a name="4621"><span class="lineNum">    4621 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4622"><span class="lineNum">    4622 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4623"><span class="lineNum">    4623 </span>            :                         index = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="4624"><span class="lineNum">    4624 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4625"><span class="lineNum">    4625 </span>            :                                 inc = 2;</a>
<a name="4626"><span class="lineNum">    4626 </span>            :                         break;</a>
<a name="4627"><span class="lineNum">    4627 </span>            :                 case 2:</a>
<a name="4628"><span class="lineNum">    4628 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 2))</a>
<a name="4629"><span class="lineNum">    4629 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4630"><span class="lineNum">    4630 </span>            :                         index = fieldFromInstruction_4(Insn, 7, 1);</a>
<a name="4631"><span class="lineNum">    4631 </span>            :                         if (fieldFromInstruction_4(Insn, 6, 1))</a>
<a name="4632"><span class="lineNum">    4632 </span>            :                                 inc = 2;</a>
<a name="4633"><span class="lineNum">    4633 </span>            :                         break;</a>
<a name="4634"><span class="lineNum">    4634 </span>            :         }</a>
<a name="4635"><span class="lineNum">    4635 </span>            : </a>
<a name="4636"><span class="lineNum">    4636 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4637"><span class="lineNum">    4637 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4638"><span class="lineNum">    4638 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+inc, Address, Decoder)))</a>
<a name="4639"><span class="lineNum">    4639 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4640"><span class="lineNum">    4640 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+2*inc, Address, Decoder)))</a>
<a name="4641"><span class="lineNum">    4641 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4642"><span class="lineNum">    4642 </span>            : </a>
<a name="4643"><span class="lineNum">    4643 </span>            :         if (Rm != 0xF) { // Writeback</a>
<a name="4644"><span class="lineNum">    4644 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4645"><span class="lineNum">    4645 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4646"><span class="lineNum">    4646 </span>            :         }</a>
<a name="4647"><span class="lineNum">    4647 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4648"><span class="lineNum">    4648 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4649"><span class="lineNum">    4649 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="4650"><span class="lineNum">    4650 </span>            :         if (Rm != 0xF) {</a>
<a name="4651"><span class="lineNum">    4651 </span>            :                 if (Rm != 0xD) {</a>
<a name="4652"><span class="lineNum">    4652 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="4653"><span class="lineNum">    4653 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="4654"><span class="lineNum">    4654 </span>            :                 } else</a>
<a name="4655"><span class="lineNum">    4655 </span>            :                         MCOperand_CreateReg0(Inst, 0);</a>
<a name="4656"><span class="lineNum">    4656 </span>            :         }</a>
<a name="4657"><span class="lineNum">    4657 </span>            : </a>
<a name="4658"><span class="lineNum">    4658 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4659"><span class="lineNum">    4659 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4660"><span class="lineNum">    4660 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+inc, Address, Decoder)))</a>
<a name="4661"><span class="lineNum">    4661 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4662"><span class="lineNum">    4662 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+2*inc, Address, Decoder)))</a>
<a name="4663"><span class="lineNum">    4663 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4664"><span class="lineNum">    4664 </span>            :         MCOperand_CreateImm0(Inst, index);</a>
<a name="4665"><span class="lineNum">    4665 </span>            : </a>
<a name="4666"><span class="lineNum">    4666 </span>            :         return S;</a>
<a name="4667"><span class="lineNum">    4667 </span>            : }</a>
<a name="4668"><span class="lineNum">    4668 </span>            : </a>
<a name="4669"><span class="lineNum">    4669 </span>            : static DecodeStatus DecodeVST3LN(MCInst *Inst, unsigned Insn,</a>
<a name="4670"><span class="lineNum">    4670 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4671"><span class="lineNum">    4671 </span>            : {</a>
<a name="4672"><span class="lineNum">    4672 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4673"><span class="lineNum">    4673 </span>            :         unsigned size, align = 0, index = 0, inc = 1;</a>
<a name="4674"><span class="lineNum">    4674 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4675"><span class="lineNum">    4675 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4676"><span class="lineNum">    4676 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4677"><span class="lineNum">    4677 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="4678"><span class="lineNum">    4678 </span>            :         size = fieldFromInstruction_4(Insn, 10, 2);</a>
<a name="4679"><span class="lineNum">    4679 </span>            : </a>
<a name="4680"><span class="lineNum">    4680 </span>            :         switch (size) {</a>
<a name="4681"><span class="lineNum">    4681 </span>            :                 default:</a>
<a name="4682"><span class="lineNum">    4682 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4683"><span class="lineNum">    4683 </span>            :                 case 0:</a>
<a name="4684"><span class="lineNum">    4684 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4685"><span class="lineNum">    4685 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4686"><span class="lineNum">    4686 </span>            :                         index = fieldFromInstruction_4(Insn, 5, 3);</a>
<a name="4687"><span class="lineNum">    4687 </span>            :                         break;</a>
<a name="4688"><span class="lineNum">    4688 </span>            :                 case 1:</a>
<a name="4689"><span class="lineNum">    4689 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4690"><span class="lineNum">    4690 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4691"><span class="lineNum">    4691 </span>            :                         index = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="4692"><span class="lineNum">    4692 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4693"><span class="lineNum">    4693 </span>            :                                 inc = 2;</a>
<a name="4694"><span class="lineNum">    4694 </span>            :                         break;</a>
<a name="4695"><span class="lineNum">    4695 </span>            :                 case 2:</a>
<a name="4696"><span class="lineNum">    4696 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 2))</a>
<a name="4697"><span class="lineNum">    4697 </span>            :                                 return MCDisassembler_Fail; // UNDEFINED</a>
<a name="4698"><span class="lineNum">    4698 </span>            :                         index = fieldFromInstruction_4(Insn, 7, 1);</a>
<a name="4699"><span class="lineNum">    4699 </span>            :                         if (fieldFromInstruction_4(Insn, 6, 1))</a>
<a name="4700"><span class="lineNum">    4700 </span>            :                                 inc = 2;</a>
<a name="4701"><span class="lineNum">    4701 </span>            :                         break;</a>
<a name="4702"><span class="lineNum">    4702 </span>            :         }</a>
<a name="4703"><span class="lineNum">    4703 </span>            : </a>
<a name="4704"><span class="lineNum">    4704 </span>            :         if (Rm != 0xF) { // Writeback</a>
<a name="4705"><span class="lineNum">    4705 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4706"><span class="lineNum">    4706 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4707"><span class="lineNum">    4707 </span>            :         }</a>
<a name="4708"><span class="lineNum">    4708 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4709"><span class="lineNum">    4709 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4710"><span class="lineNum">    4710 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="4711"><span class="lineNum">    4711 </span>            :         if (Rm != 0xF) {</a>
<a name="4712"><span class="lineNum">    4712 </span>            :                 if (Rm != 0xD) {</a>
<a name="4713"><span class="lineNum">    4713 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="4714"><span class="lineNum">    4714 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="4715"><span class="lineNum">    4715 </span>            :                 } else</a>
<a name="4716"><span class="lineNum">    4716 </span>            :                         MCOperand_CreateReg0(Inst, 0);</a>
<a name="4717"><span class="lineNum">    4717 </span>            :         }</a>
<a name="4718"><span class="lineNum">    4718 </span>            : </a>
<a name="4719"><span class="lineNum">    4719 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4720"><span class="lineNum">    4720 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4721"><span class="lineNum">    4721 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+inc, Address, Decoder)))</a>
<a name="4722"><span class="lineNum">    4722 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4723"><span class="lineNum">    4723 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+2*inc, Address, Decoder)))</a>
<a name="4724"><span class="lineNum">    4724 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4725"><span class="lineNum">    4725 </span>            :         MCOperand_CreateImm0(Inst, index);</a>
<a name="4726"><span class="lineNum">    4726 </span>            : </a>
<a name="4727"><span class="lineNum">    4727 </span>            :         return S;</a>
<a name="4728"><span class="lineNum">    4728 </span>            : }</a>
<a name="4729"><span class="lineNum">    4729 </span>            : </a>
<a name="4730"><span class="lineNum">    4730 </span>            : static DecodeStatus DecodeVLD4LN(MCInst *Inst, unsigned Insn,</a>
<a name="4731"><span class="lineNum">    4731 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4732"><span class="lineNum">    4732 </span>            : {</a>
<a name="4733"><span class="lineNum">    4733 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4734"><span class="lineNum">    4734 </span>            :         unsigned size, align = 0, index = 0, inc = 1;</a>
<a name="4735"><span class="lineNum">    4735 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4736"><span class="lineNum">    4736 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4737"><span class="lineNum">    4737 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4738"><span class="lineNum">    4738 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="4739"><span class="lineNum">    4739 </span>            :         size = fieldFromInstruction_4(Insn, 10, 2);</a>
<a name="4740"><span class="lineNum">    4740 </span>            : </a>
<a name="4741"><span class="lineNum">    4741 </span>            :         switch (size) {</a>
<a name="4742"><span class="lineNum">    4742 </span>            :                 default:</a>
<a name="4743"><span class="lineNum">    4743 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4744"><span class="lineNum">    4744 </span>            :                 case 0:</a>
<a name="4745"><span class="lineNum">    4745 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4746"><span class="lineNum">    4746 </span>            :                                 align = 4;</a>
<a name="4747"><span class="lineNum">    4747 </span>            :                         index = fieldFromInstruction_4(Insn, 5, 3);</a>
<a name="4748"><span class="lineNum">    4748 </span>            :                         break;</a>
<a name="4749"><span class="lineNum">    4749 </span>            :                 case 1:</a>
<a name="4750"><span class="lineNum">    4750 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4751"><span class="lineNum">    4751 </span>            :                                 align = 8;</a>
<a name="4752"><span class="lineNum">    4752 </span>            :                         index = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="4753"><span class="lineNum">    4753 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4754"><span class="lineNum">    4754 </span>            :                                 inc = 2;</a>
<a name="4755"><span class="lineNum">    4755 </span>            :                         break;</a>
<a name="4756"><span class="lineNum">    4756 </span>            :                 case 2:</a>
<a name="4757"><span class="lineNum">    4757 </span>            :                         switch (fieldFromInstruction_4(Insn, 4, 2)) {</a>
<a name="4758"><span class="lineNum">    4758 </span>            :                                 case 0:</a>
<a name="4759"><span class="lineNum">    4759 </span>            :                                         align = 0; break;</a>
<a name="4760"><span class="lineNum">    4760 </span>            :                                 case 3:</a>
<a name="4761"><span class="lineNum">    4761 </span>            :                                         return MCDisassembler_Fail;</a>
<a name="4762"><span class="lineNum">    4762 </span>            :                                 default:</a>
<a name="4763"><span class="lineNum">    4763 </span>            :                                         align = 4 &lt;&lt; fieldFromInstruction_4(Insn, 4, 2); break;</a>
<a name="4764"><span class="lineNum">    4764 </span>            :                         }</a>
<a name="4765"><span class="lineNum">    4765 </span>            : </a>
<a name="4766"><span class="lineNum">    4766 </span>            :                         index = fieldFromInstruction_4(Insn, 7, 1);</a>
<a name="4767"><span class="lineNum">    4767 </span>            :                         if (fieldFromInstruction_4(Insn, 6, 1))</a>
<a name="4768"><span class="lineNum">    4768 </span>            :                                 inc = 2;</a>
<a name="4769"><span class="lineNum">    4769 </span>            :                         break;</a>
<a name="4770"><span class="lineNum">    4770 </span>            :         }</a>
<a name="4771"><span class="lineNum">    4771 </span>            : </a>
<a name="4772"><span class="lineNum">    4772 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4773"><span class="lineNum">    4773 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4774"><span class="lineNum">    4774 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+inc, Address, Decoder)))</a>
<a name="4775"><span class="lineNum">    4775 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4776"><span class="lineNum">    4776 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+2*inc, Address, Decoder)))</a>
<a name="4777"><span class="lineNum">    4777 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4778"><span class="lineNum">    4778 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+3*inc, Address, Decoder)))</a>
<a name="4779"><span class="lineNum">    4779 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4780"><span class="lineNum">    4780 </span>            : </a>
<a name="4781"><span class="lineNum">    4781 </span>            :         if (Rm != 0xF) { // Writeback</a>
<a name="4782"><span class="lineNum">    4782 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4783"><span class="lineNum">    4783 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4784"><span class="lineNum">    4784 </span>            :         }</a>
<a name="4785"><span class="lineNum">    4785 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4786"><span class="lineNum">    4786 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4787"><span class="lineNum">    4787 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="4788"><span class="lineNum">    4788 </span>            :         if (Rm != 0xF) {</a>
<a name="4789"><span class="lineNum">    4789 </span>            :                 if (Rm != 0xD) {</a>
<a name="4790"><span class="lineNum">    4790 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="4791"><span class="lineNum">    4791 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="4792"><span class="lineNum">    4792 </span>            :                 } else</a>
<a name="4793"><span class="lineNum">    4793 </span>            :                         MCOperand_CreateReg0(Inst, 0);</a>
<a name="4794"><span class="lineNum">    4794 </span>            :         }</a>
<a name="4795"><span class="lineNum">    4795 </span>            : </a>
<a name="4796"><span class="lineNum">    4796 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4797"><span class="lineNum">    4797 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4798"><span class="lineNum">    4798 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+inc, Address, Decoder)))</a>
<a name="4799"><span class="lineNum">    4799 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4800"><span class="lineNum">    4800 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+2*inc, Address, Decoder)))</a>
<a name="4801"><span class="lineNum">    4801 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4802"><span class="lineNum">    4802 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+3*inc, Address, Decoder)))</a>
<a name="4803"><span class="lineNum">    4803 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4804"><span class="lineNum">    4804 </span>            :         MCOperand_CreateImm0(Inst, index);</a>
<a name="4805"><span class="lineNum">    4805 </span>            : </a>
<a name="4806"><span class="lineNum">    4806 </span>            :         return S;</a>
<a name="4807"><span class="lineNum">    4807 </span>            : }</a>
<a name="4808"><span class="lineNum">    4808 </span>            : </a>
<a name="4809"><span class="lineNum">    4809 </span>            : static DecodeStatus DecodeVST4LN(MCInst *Inst, unsigned Insn,</a>
<a name="4810"><span class="lineNum">    4810 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4811"><span class="lineNum">    4811 </span>            : {</a>
<a name="4812"><span class="lineNum">    4812 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4813"><span class="lineNum">    4813 </span>            :         unsigned size, align = 0, index = 0, inc = 1;</a>
<a name="4814"><span class="lineNum">    4814 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4815"><span class="lineNum">    4815 </span>            :         unsigned Rm = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4816"><span class="lineNum">    4816 </span>            :         unsigned Rd = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4817"><span class="lineNum">    4817 </span>            :         Rd |= fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4;</a>
<a name="4818"><span class="lineNum">    4818 </span>            :         size = fieldFromInstruction_4(Insn, 10, 2);</a>
<a name="4819"><span class="lineNum">    4819 </span>            : </a>
<a name="4820"><span class="lineNum">    4820 </span>            :         switch (size) {</a>
<a name="4821"><span class="lineNum">    4821 </span>            :                 default:</a>
<a name="4822"><span class="lineNum">    4822 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4823"><span class="lineNum">    4823 </span>            :                 case 0:</a>
<a name="4824"><span class="lineNum">    4824 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4825"><span class="lineNum">    4825 </span>            :                                 align = 4;</a>
<a name="4826"><span class="lineNum">    4826 </span>            :                         index = fieldFromInstruction_4(Insn, 5, 3);</a>
<a name="4827"><span class="lineNum">    4827 </span>            :                         break;</a>
<a name="4828"><span class="lineNum">    4828 </span>            :                 case 1:</a>
<a name="4829"><span class="lineNum">    4829 </span>            :                         if (fieldFromInstruction_4(Insn, 4, 1))</a>
<a name="4830"><span class="lineNum">    4830 </span>            :                                 align = 8;</a>
<a name="4831"><span class="lineNum">    4831 </span>            :                         index = fieldFromInstruction_4(Insn, 6, 2);</a>
<a name="4832"><span class="lineNum">    4832 </span>            :                         if (fieldFromInstruction_4(Insn, 5, 1))</a>
<a name="4833"><span class="lineNum">    4833 </span>            :                                 inc = 2;</a>
<a name="4834"><span class="lineNum">    4834 </span>            :                         break;</a>
<a name="4835"><span class="lineNum">    4835 </span>            :                 case 2:</a>
<a name="4836"><span class="lineNum">    4836 </span>            :                         switch (fieldFromInstruction_4(Insn, 4, 2)) {</a>
<a name="4837"><span class="lineNum">    4837 </span>            :                                 case 0:</a>
<a name="4838"><span class="lineNum">    4838 </span>            :                                         align = 0; break;</a>
<a name="4839"><span class="lineNum">    4839 </span>            :                                 case 3:</a>
<a name="4840"><span class="lineNum">    4840 </span>            :                                         return MCDisassembler_Fail;</a>
<a name="4841"><span class="lineNum">    4841 </span>            :                                 default:</a>
<a name="4842"><span class="lineNum">    4842 </span>            :                                         align = 4 &lt;&lt; fieldFromInstruction_4(Insn, 4, 2); break;</a>
<a name="4843"><span class="lineNum">    4843 </span>            :                         }</a>
<a name="4844"><span class="lineNum">    4844 </span>            : </a>
<a name="4845"><span class="lineNum">    4845 </span>            :                         index = fieldFromInstruction_4(Insn, 7, 1);</a>
<a name="4846"><span class="lineNum">    4846 </span>            :                         if (fieldFromInstruction_4(Insn, 6, 1))</a>
<a name="4847"><span class="lineNum">    4847 </span>            :                                 inc = 2;</a>
<a name="4848"><span class="lineNum">    4848 </span>            :                         break;</a>
<a name="4849"><span class="lineNum">    4849 </span>            :         }</a>
<a name="4850"><span class="lineNum">    4850 </span>            : </a>
<a name="4851"><span class="lineNum">    4851 </span>            :         if (Rm != 0xF) { // Writeback</a>
<a name="4852"><span class="lineNum">    4852 </span>            :                 if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4853"><span class="lineNum">    4853 </span>            :                         return MCDisassembler_Fail;</a>
<a name="4854"><span class="lineNum">    4854 </span>            :         }</a>
<a name="4855"><span class="lineNum">    4855 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4856"><span class="lineNum">    4856 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4857"><span class="lineNum">    4857 </span>            :         MCOperand_CreateImm0(Inst, align);</a>
<a name="4858"><span class="lineNum">    4858 </span>            :         if (Rm != 0xF) {</a>
<a name="4859"><span class="lineNum">    4859 </span>            :                 if (Rm != 0xD) {</a>
<a name="4860"><span class="lineNum">    4860 </span>            :                         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rm, Address, Decoder)))</a>
<a name="4861"><span class="lineNum">    4861 </span>            :                                 return MCDisassembler_Fail;</a>
<a name="4862"><span class="lineNum">    4862 </span>            :                 } else</a>
<a name="4863"><span class="lineNum">    4863 </span>            :                         MCOperand_CreateReg0(Inst, 0);</a>
<a name="4864"><span class="lineNum">    4864 </span>            :         }</a>
<a name="4865"><span class="lineNum">    4865 </span>            : </a>
<a name="4866"><span class="lineNum">    4866 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd, Address, Decoder)))</a>
<a name="4867"><span class="lineNum">    4867 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4868"><span class="lineNum">    4868 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+inc, Address, Decoder)))</a>
<a name="4869"><span class="lineNum">    4869 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4870"><span class="lineNum">    4870 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+2*inc, Address, Decoder)))</a>
<a name="4871"><span class="lineNum">    4871 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4872"><span class="lineNum">    4872 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Rd+3*inc, Address, Decoder)))</a>
<a name="4873"><span class="lineNum">    4873 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4874"><span class="lineNum">    4874 </span>            :         MCOperand_CreateImm0(Inst, index);</a>
<a name="4875"><span class="lineNum">    4875 </span>            : </a>
<a name="4876"><span class="lineNum">    4876 </span>            :         return S;</a>
<a name="4877"><span class="lineNum">    4877 </span>            : }</a>
<a name="4878"><span class="lineNum">    4878 </span>            : </a>
<a name="4879"><span class="lineNum">    4879 </span>            : static DecodeStatus DecodeVMOVSRR(MCInst *Inst, unsigned Insn,</a>
<a name="4880"><span class="lineNum">    4880 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4881"><span class="lineNum">    4881 </span>            : {</a>
<a name="4882"><span class="lineNum">    4882 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4883"><span class="lineNum">    4883 </span>            :         unsigned Rt  = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4884"><span class="lineNum">    4884 </span>            :         unsigned Rt2 = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4885"><span class="lineNum">    4885 </span>            :         unsigned Rm  = fieldFromInstruction_4(Insn,  5, 1);</a>
<a name="4886"><span class="lineNum">    4886 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="4887"><span class="lineNum">    4887 </span>            :         Rm |= fieldFromInstruction_4(Insn, 0, 4) &lt;&lt; 1;</a>
<a name="4888"><span class="lineNum">    4888 </span>            : </a>
<a name="4889"><span class="lineNum">    4889 </span>            :         if (Rt == 0xF || Rt2 == 0xF || Rm == 0x1F)</a>
<a name="4890"><span class="lineNum">    4890 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="4891"><span class="lineNum">    4891 </span>            : </a>
<a name="4892"><span class="lineNum">    4892 </span>            :         if (!Check(&amp;S, DecodeSPRRegisterClass(Inst, Rm  , Address, Decoder)))</a>
<a name="4893"><span class="lineNum">    4893 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4894"><span class="lineNum">    4894 </span>            :         if (!Check(&amp;S, DecodeSPRRegisterClass(Inst, Rm+1, Address, Decoder)))</a>
<a name="4895"><span class="lineNum">    4895 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4896"><span class="lineNum">    4896 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt  , Address, Decoder)))</a>
<a name="4897"><span class="lineNum">    4897 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4898"><span class="lineNum">    4898 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt2 , Address, Decoder)))</a>
<a name="4899"><span class="lineNum">    4899 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4900"><span class="lineNum">    4900 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="4901"><span class="lineNum">    4901 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4902"><span class="lineNum">    4902 </span>            : </a>
<a name="4903"><span class="lineNum">    4903 </span>            :         return S;</a>
<a name="4904"><span class="lineNum">    4904 </span>            : }</a>
<a name="4905"><span class="lineNum">    4905 </span>            : </a>
<a name="4906"><span class="lineNum">    4906 </span>            : static DecodeStatus DecodeVMOVRRS(MCInst *Inst, unsigned Insn,</a>
<a name="4907"><span class="lineNum">    4907 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4908"><span class="lineNum">    4908 </span>            : {</a>
<a name="4909"><span class="lineNum">    4909 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4910"><span class="lineNum">    4910 </span>            :         unsigned Rt  = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4911"><span class="lineNum">    4911 </span>            :         unsigned Rt2 = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4912"><span class="lineNum">    4912 </span>            :         unsigned Rm  = fieldFromInstruction_4(Insn,  5, 1);</a>
<a name="4913"><span class="lineNum">    4913 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="4914"><span class="lineNum">    4914 </span>            :         Rm |= fieldFromInstruction_4(Insn, 0, 4) &lt;&lt; 1;</a>
<a name="4915"><span class="lineNum">    4915 </span>            : </a>
<a name="4916"><span class="lineNum">    4916 </span>            :         if (Rt == 0xF || Rt2 == 0xF || Rm == 0x1F)</a>
<a name="4917"><span class="lineNum">    4917 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="4918"><span class="lineNum">    4918 </span>            : </a>
<a name="4919"><span class="lineNum">    4919 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt  , Address, Decoder)))</a>
<a name="4920"><span class="lineNum">    4920 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4921"><span class="lineNum">    4921 </span>            :         if (!Check(&amp;S, DecodeGPRRegisterClass(Inst, Rt2 , Address, Decoder)))</a>
<a name="4922"><span class="lineNum">    4922 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4923"><span class="lineNum">    4923 </span>            :         if (!Check(&amp;S, DecodeSPRRegisterClass(Inst, Rm  , Address, Decoder)))</a>
<a name="4924"><span class="lineNum">    4924 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4925"><span class="lineNum">    4925 </span>            :         if (!Check(&amp;S, DecodeSPRRegisterClass(Inst, Rm+1, Address, Decoder)))</a>
<a name="4926"><span class="lineNum">    4926 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4927"><span class="lineNum">    4927 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="4928"><span class="lineNum">    4928 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4929"><span class="lineNum">    4929 </span>            : </a>
<a name="4930"><span class="lineNum">    4930 </span>            :         return S;</a>
<a name="4931"><span class="lineNum">    4931 </span>            : }</a>
<a name="4932"><span class="lineNum">    4932 </span>            : </a>
<a name="4933"><span class="lineNum">    4933 </span>            : static DecodeStatus DecodeIT(MCInst *Inst, unsigned Insn,</a>
<a name="4934"><span class="lineNum">    4934 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4935"><span class="lineNum">    4935 </span>            : {</a>
<a name="4936"><span class="lineNum">    4936 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4937"><span class="lineNum">    4937 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 4, 4);</a>
<a name="4938"><span class="lineNum">    4938 </span>            :         unsigned mask = fieldFromInstruction_4(Insn, 0, 4);</a>
<a name="4939"><span class="lineNum">    4939 </span>            : </a>
<a name="4940"><span class="lineNum">    4940 </span>            :         if (pred == 0xF) {</a>
<a name="4941"><span class="lineNum">    4941 </span>            :                 pred = 0xE;</a>
<a name="4942"><span class="lineNum">    4942 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="4943"><span class="lineNum">    4943 </span>            :         }</a>
<a name="4944"><span class="lineNum">    4944 </span>            : </a>
<a name="4945"><span class="lineNum">    4945 </span>            :         if (mask == 0x0)</a>
<a name="4946"><span class="lineNum">    4946 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4947"><span class="lineNum">    4947 </span>            : </a>
<a name="4948"><span class="lineNum">    4948 </span>            :         MCOperand_CreateImm0(Inst, pred);</a>
<a name="4949"><span class="lineNum">    4949 </span>            :         MCOperand_CreateImm0(Inst, mask);</a>
<a name="4950"><span class="lineNum">    4950 </span>            :         return S;</a>
<a name="4951"><span class="lineNum">    4951 </span>            : }</a>
<a name="4952"><span class="lineNum">    4952 </span>            : </a>
<a name="4953"><span class="lineNum">    4953 </span>            : static DecodeStatus DecodeT2LDRDPreInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="4954"><span class="lineNum">    4954 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4955"><span class="lineNum">    4955 </span>            : {</a>
<a name="4956"><span class="lineNum">    4956 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4957"><span class="lineNum">    4957 </span>            : </a>
<a name="4958"><span class="lineNum">    4958 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4959"><span class="lineNum">    4959 </span>            :         unsigned Rt2 = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="4960"><span class="lineNum">    4960 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4961"><span class="lineNum">    4961 </span>            :         unsigned addr = fieldFromInstruction_4(Insn, 0, 8);</a>
<a name="4962"><span class="lineNum">    4962 </span>            :         unsigned W = fieldFromInstruction_4(Insn, 21, 1);</a>
<a name="4963"><span class="lineNum">    4963 </span>            :         unsigned U = fieldFromInstruction_4(Insn, 23, 1);</a>
<a name="4964"><span class="lineNum">    4964 </span>            :         unsigned P = fieldFromInstruction_4(Insn, 24, 1);</a>
<a name="4965"><span class="lineNum">    4965 </span>            :         bool writeback = (W == 1) | (P == 0);</a>
<a name="4966"><span class="lineNum">    4966 </span>            : </a>
<a name="4967"><span class="lineNum">    4967 </span>            :         addr |= (U &lt;&lt; 8) | (Rn &lt;&lt; 9);</a>
<a name="4968"><span class="lineNum">    4968 </span>            : </a>
<a name="4969"><span class="lineNum">    4969 </span>            :         if (writeback &amp;&amp; (Rn == Rt || Rn == Rt2))</a>
<a name="4970"><span class="lineNum">    4970 </span>            :                 Check(&amp;S, MCDisassembler_SoftFail);</a>
<a name="4971"><span class="lineNum">    4971 </span>            :         if (Rt == Rt2)</a>
<a name="4972"><span class="lineNum">    4972 </span>            :                 Check(&amp;S, MCDisassembler_SoftFail);</a>
<a name="4973"><span class="lineNum">    4973 </span>            : </a>
<a name="4974"><span class="lineNum">    4974 </span>            :         // Rt</a>
<a name="4975"><span class="lineNum">    4975 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="4976"><span class="lineNum">    4976 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4977"><span class="lineNum">    4977 </span>            :         // Rt2</a>
<a name="4978"><span class="lineNum">    4978 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rt2, Address, Decoder)))</a>
<a name="4979"><span class="lineNum">    4979 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4980"><span class="lineNum">    4980 </span>            :         // Writeback operand</a>
<a name="4981"><span class="lineNum">    4981 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="4982"><span class="lineNum">    4982 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4983"><span class="lineNum">    4983 </span>            :         // addr</a>
<a name="4984"><span class="lineNum">    4984 </span>            :         if (!Check(&amp;S, DecodeT2AddrModeImm8s4(Inst, addr, Address, Decoder)))</a>
<a name="4985"><span class="lineNum">    4985 </span>            :                 return MCDisassembler_Fail;</a>
<a name="4986"><span class="lineNum">    4986 </span>            : </a>
<a name="4987"><span class="lineNum">    4987 </span>            :         return S;</a>
<a name="4988"><span class="lineNum">    4988 </span>            : }</a>
<a name="4989"><span class="lineNum">    4989 </span>            : </a>
<a name="4990"><span class="lineNum">    4990 </span>            : static DecodeStatus DecodeT2STRDPreInstruction(MCInst *Inst, unsigned Insn,</a>
<a name="4991"><span class="lineNum">    4991 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="4992"><span class="lineNum">    4992 </span>            : {</a>
<a name="4993"><span class="lineNum">    4993 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="4994"><span class="lineNum">    4994 </span>            : </a>
<a name="4995"><span class="lineNum">    4995 </span>            :         unsigned Rt = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="4996"><span class="lineNum">    4996 </span>            :         unsigned Rt2 = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="4997"><span class="lineNum">    4997 </span>            :         unsigned Rn = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="4998"><span class="lineNum">    4998 </span>            :         unsigned addr = fieldFromInstruction_4(Insn, 0, 8);</a>
<a name="4999"><span class="lineNum">    4999 </span>            :         unsigned W = fieldFromInstruction_4(Insn, 21, 1);</a>
<a name="5000"><span class="lineNum">    5000 </span>            :         unsigned U = fieldFromInstruction_4(Insn, 23, 1);</a>
<a name="5001"><span class="lineNum">    5001 </span>            :         unsigned P = fieldFromInstruction_4(Insn, 24, 1);</a>
<a name="5002"><span class="lineNum">    5002 </span>            :         bool writeback = (W == 1) | (P == 0);</a>
<a name="5003"><span class="lineNum">    5003 </span>            : </a>
<a name="5004"><span class="lineNum">    5004 </span>            :         addr |= (U &lt;&lt; 8) | (Rn &lt;&lt; 9);</a>
<a name="5005"><span class="lineNum">    5005 </span>            : </a>
<a name="5006"><span class="lineNum">    5006 </span>            :         if (writeback &amp;&amp; (Rn == Rt || Rn == Rt2))</a>
<a name="5007"><span class="lineNum">    5007 </span>            :                 Check(&amp;S, MCDisassembler_SoftFail);</a>
<a name="5008"><span class="lineNum">    5008 </span>            : </a>
<a name="5009"><span class="lineNum">    5009 </span>            :         // Writeback operand</a>
<a name="5010"><span class="lineNum">    5010 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="5011"><span class="lineNum">    5011 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5012"><span class="lineNum">    5012 </span>            :         // Rt</a>
<a name="5013"><span class="lineNum">    5013 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="5014"><span class="lineNum">    5014 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5015"><span class="lineNum">    5015 </span>            :         // Rt2</a>
<a name="5016"><span class="lineNum">    5016 </span>            :         if (!Check(&amp;S, DecoderGPRRegisterClass(Inst, Rt2, Address, Decoder)))</a>
<a name="5017"><span class="lineNum">    5017 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5018"><span class="lineNum">    5018 </span>            :         // addr</a>
<a name="5019"><span class="lineNum">    5019 </span>            :         if (!Check(&amp;S, DecodeT2AddrModeImm8s4(Inst, addr, Address, Decoder)))</a>
<a name="5020"><span class="lineNum">    5020 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5021"><span class="lineNum">    5021 </span>            : </a>
<a name="5022"><span class="lineNum">    5022 </span>            :         return S;</a>
<a name="5023"><span class="lineNum">    5023 </span>            : }</a>
<a name="5024"><span class="lineNum">    5024 </span>            : </a>
<a name="5025"><span class="lineNum">    5025 </span>            : static DecodeStatus DecodeT2Adr(MCInst *Inst, uint32_t Insn,</a>
<a name="5026"><span class="lineNum">    5026 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="5027"><span class="lineNum">    5027 </span>            : {</a>
<a name="5028"><span class="lineNum">    5028 </span>            :         unsigned Val;</a>
<a name="5029"><span class="lineNum">    5029 </span>            :         unsigned sign1 = fieldFromInstruction_4(Insn, 21, 1);</a>
<a name="5030"><span class="lineNum">    5030 </span>            :         unsigned sign2 = fieldFromInstruction_4(Insn, 23, 1);</a>
<a name="5031"><span class="lineNum">    5031 </span>            :         if (sign1 != sign2) return MCDisassembler_Fail;</a>
<a name="5032"><span class="lineNum">    5032 </span>            : </a>
<a name="5033"><span class="lineNum">    5033 </span>            :         Val = fieldFromInstruction_4(Insn, 0, 8);</a>
<a name="5034"><span class="lineNum">    5034 </span>            :         Val |= fieldFromInstruction_4(Insn, 12, 3) &lt;&lt; 8;</a>
<a name="5035"><span class="lineNum">    5035 </span>            :         Val |= fieldFromInstruction_4(Insn, 26, 1) &lt;&lt; 11;</a>
<a name="5036"><span class="lineNum">    5036 </span>            :         Val |= sign1 &lt;&lt; 12;</a>
<a name="5037"><span class="lineNum">    5037 </span>            :         MCOperand_CreateImm0(Inst, SignExtend32(Val, 13));</a>
<a name="5038"><span class="lineNum">    5038 </span>            : </a>
<a name="5039"><span class="lineNum">    5039 </span>            :         return MCDisassembler_Success;</a>
<a name="5040"><span class="lineNum">    5040 </span>            : }</a>
<a name="5041"><span class="lineNum">    5041 </span>            : </a>
<a name="5042"><span class="lineNum">    5042 </span>            : static DecodeStatus DecodeT2ShifterImmOperand(MCInst *Inst, uint32_t Val,</a>
<a name="5043"><span class="lineNum">    5043 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="5044"><span class="lineNum">    5044 </span>            : {</a>
<a name="5045"><span class="lineNum">    5045 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="5046"><span class="lineNum">    5046 </span>            : </a>
<a name="5047"><span class="lineNum">    5047 </span>            :         // Shift of &quot;asr #32&quot; is not allowed in Thumb2 mode.</a>
<a name="5048"><span class="lineNum">    5048 </span>            :         if (Val == 0x20)</a>
<a name="5049"><span class="lineNum">    5049 </span>            :                 S = MCDisassembler_Fail;</a>
<a name="5050"><span class="lineNum">    5050 </span>            :         MCOperand_CreateImm0(Inst, Val);</a>
<a name="5051"><span class="lineNum">    5051 </span>            : </a>
<a name="5052"><span class="lineNum">    5052 </span>            :         return S;</a>
<a name="5053"><span class="lineNum">    5053 </span>            : }</a>
<a name="5054"><span class="lineNum">    5054 </span>            : </a>
<a name="5055"><span class="lineNum">    5055 </span>            : static DecodeStatus DecodeSwap(MCInst *Inst, unsigned Insn,</a>
<a name="5056"><span class="lineNum">    5056 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="5057"><span class="lineNum">    5057 </span>            : {</a>
<a name="5058"><span class="lineNum">    5058 </span>            :         DecodeStatus S;</a>
<a name="5059"><span class="lineNum">    5059 </span>            : </a>
<a name="5060"><span class="lineNum">    5060 </span>            :         unsigned Rt   = fieldFromInstruction_4(Insn, 12, 4);</a>
<a name="5061"><span class="lineNum">    5061 </span>            :         unsigned Rt2  = fieldFromInstruction_4(Insn, 0,  4);</a>
<a name="5062"><span class="lineNum">    5062 </span>            :         unsigned Rn   = fieldFromInstruction_4(Insn, 16, 4);</a>
<a name="5063"><span class="lineNum">    5063 </span>            :         unsigned pred = fieldFromInstruction_4(Insn, 28, 4);</a>
<a name="5064"><span class="lineNum">    5064 </span>            : </a>
<a name="5065"><span class="lineNum">    5065 </span>            :         if (pred == 0xF)</a>
<a name="5066"><span class="lineNum">    5066 </span>            :                 return DecodeCPSInstruction(Inst, Insn, Address, Decoder);</a>
<a name="5067"><span class="lineNum">    5067 </span>            : </a>
<a name="5068"><span class="lineNum">    5068 </span>            :         S = MCDisassembler_Success;</a>
<a name="5069"><span class="lineNum">    5069 </span>            : </a>
<a name="5070"><span class="lineNum">    5070 </span>            :         if (Rt == Rn || Rn == Rt2)</a>
<a name="5071"><span class="lineNum">    5071 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="5072"><span class="lineNum">    5072 </span>            : </a>
<a name="5073"><span class="lineNum">    5073 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="5074"><span class="lineNum">    5074 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5075"><span class="lineNum">    5075 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rt2, Address, Decoder)))</a>
<a name="5076"><span class="lineNum">    5076 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5077"><span class="lineNum">    5077 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="5078"><span class="lineNum">    5078 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5079"><span class="lineNum">    5079 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, pred, Address, Decoder)))</a>
<a name="5080"><span class="lineNum">    5080 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5081"><span class="lineNum">    5081 </span>            : </a>
<a name="5082"><span class="lineNum">    5082 </span>            :         return S;</a>
<a name="5083"><span class="lineNum">    5083 </span>            : }</a>
<a name="5084"><span class="lineNum">    5084 </span>            : </a>
<a name="5085"><span class="lineNum">    5085 </span>            : static DecodeStatus DecodeVCVTD(MCInst *Inst, unsigned Insn,</a>
<a name="5086"><span class="lineNum">    5086 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="5087"><span class="lineNum">    5087 </span>            : {</a>
<a name="5088"><span class="lineNum">    5088 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="5089"><span class="lineNum">    5089 </span>            :         unsigned Vm, imm, cmode, op;</a>
<a name="5090"><span class="lineNum">    5090 </span>            :         unsigned Vd = (fieldFromInstruction_4(Insn, 12, 4) &lt;&lt; 0);</a>
<a name="5091"><span class="lineNum">    5091 </span>            :         Vd |= (fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4);</a>
<a name="5092"><span class="lineNum">    5092 </span>            :         Vm = (fieldFromInstruction_4(Insn, 0, 4) &lt;&lt; 0);</a>
<a name="5093"><span class="lineNum">    5093 </span>            :         Vm |= (fieldFromInstruction_4(Insn, 5, 1) &lt;&lt; 4);</a>
<a name="5094"><span class="lineNum">    5094 </span>            :         imm = fieldFromInstruction_4(Insn, 16, 6);</a>
<a name="5095"><span class="lineNum">    5095 </span>            :         cmode = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="5096"><span class="lineNum">    5096 </span>            :         op = fieldFromInstruction_4(Insn, 5, 1);</a>
<a name="5097"><span class="lineNum">    5097 </span>            : </a>
<a name="5098"><span class="lineNum">    5098 </span>            :         // VMOVv2f32 is ambiguous with these decodings.</a>
<a name="5099"><span class="lineNum">    5099 </span>            :         if (!(imm &amp; 0x38) &amp;&amp; cmode == 0xF) {</a>
<a name="5100"><span class="lineNum">    5100 </span>            :                 if (op == 1) return MCDisassembler_Fail;</a>
<a name="5101"><span class="lineNum">    5101 </span>            :                 MCInst_setOpcode(Inst, ARM_VMOVv2f32);</a>
<a name="5102"><span class="lineNum">    5102 </span>            :                 return DecodeNEONModImmInstruction(Inst, Insn, Address, Decoder);</a>
<a name="5103"><span class="lineNum">    5103 </span>            :         }</a>
<a name="5104"><span class="lineNum">    5104 </span>            : </a>
<a name="5105"><span class="lineNum">    5105 </span>            :         if (!(imm &amp; 0x20)) return MCDisassembler_Fail;</a>
<a name="5106"><span class="lineNum">    5106 </span>            : </a>
<a name="5107"><span class="lineNum">    5107 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Vd, Address, Decoder)))</a>
<a name="5108"><span class="lineNum">    5108 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5109"><span class="lineNum">    5109 </span>            :         if (!Check(&amp;S, DecodeDPRRegisterClass(Inst, Vm, Address, Decoder)))</a>
<a name="5110"><span class="lineNum">    5110 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5111"><span class="lineNum">    5111 </span>            :         MCOperand_CreateImm0(Inst, 64 - imm);</a>
<a name="5112"><span class="lineNum">    5112 </span>            : </a>
<a name="5113"><span class="lineNum">    5113 </span>            :         return S;</a>
<a name="5114"><span class="lineNum">    5114 </span>            : }</a>
<a name="5115"><span class="lineNum">    5115 </span>            : </a>
<a name="5116"><span class="lineNum">    5116 </span>            : static DecodeStatus DecodeVCVTQ(MCInst *Inst, unsigned Insn,</a>
<a name="5117"><span class="lineNum">    5117 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="5118"><span class="lineNum">    5118 </span>            : {</a>
<a name="5119"><span class="lineNum">    5119 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="5120"><span class="lineNum">    5120 </span>            :         unsigned Vm, imm, cmode, op;</a>
<a name="5121"><span class="lineNum">    5121 </span>            :         unsigned Vd = (fieldFromInstruction_4(Insn, 12, 4) &lt;&lt; 0);</a>
<a name="5122"><span class="lineNum">    5122 </span>            :         Vd |= (fieldFromInstruction_4(Insn, 22, 1) &lt;&lt; 4);</a>
<a name="5123"><span class="lineNum">    5123 </span>            :         Vm = (fieldFromInstruction_4(Insn, 0, 4) &lt;&lt; 0);</a>
<a name="5124"><span class="lineNum">    5124 </span>            :         Vm |= (fieldFromInstruction_4(Insn, 5, 1) &lt;&lt; 4);</a>
<a name="5125"><span class="lineNum">    5125 </span>            :         imm = fieldFromInstruction_4(Insn, 16, 6);</a>
<a name="5126"><span class="lineNum">    5126 </span>            :         cmode = fieldFromInstruction_4(Insn, 8, 4);</a>
<a name="5127"><span class="lineNum">    5127 </span>            :         op = fieldFromInstruction_4(Insn, 5, 1);</a>
<a name="5128"><span class="lineNum">    5128 </span>            : </a>
<a name="5129"><span class="lineNum">    5129 </span>            :         // VMOVv4f32 is ambiguous with these decodings.</a>
<a name="5130"><span class="lineNum">    5130 </span>            :         if (!(imm &amp; 0x38) &amp;&amp; cmode == 0xF) {</a>
<a name="5131"><span class="lineNum">    5131 </span>            :                 if (op == 1) return MCDisassembler_Fail;</a>
<a name="5132"><span class="lineNum">    5132 </span>            :                 MCInst_setOpcode(Inst, ARM_VMOVv4f32);</a>
<a name="5133"><span class="lineNum">    5133 </span>            :                 return DecodeNEONModImmInstruction(Inst, Insn, Address, Decoder);</a>
<a name="5134"><span class="lineNum">    5134 </span>            :         }</a>
<a name="5135"><span class="lineNum">    5135 </span>            : </a>
<a name="5136"><span class="lineNum">    5136 </span>            :         if (!(imm &amp; 0x20)) return MCDisassembler_Fail;</a>
<a name="5137"><span class="lineNum">    5137 </span>            : </a>
<a name="5138"><span class="lineNum">    5138 </span>            :         if (!Check(&amp;S, DecodeQPRRegisterClass(Inst, Vd, Address, Decoder)))</a>
<a name="5139"><span class="lineNum">    5139 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5140"><span class="lineNum">    5140 </span>            :         if (!Check(&amp;S, DecodeQPRRegisterClass(Inst, Vm, Address, Decoder)))</a>
<a name="5141"><span class="lineNum">    5141 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5142"><span class="lineNum">    5142 </span>            :         MCOperand_CreateImm0(Inst, 64 - imm);</a>
<a name="5143"><span class="lineNum">    5143 </span>            : </a>
<a name="5144"><span class="lineNum">    5144 </span>            :         return S;</a>
<a name="5145"><span class="lineNum">    5145 </span>            : }</a>
<a name="5146"><span class="lineNum">    5146 </span>            : </a>
<a name="5147"><span class="lineNum">    5147 </span>            : static DecodeStatus DecodeLDR(MCInst *Inst, unsigned Val,</a>
<a name="5148"><span class="lineNum">    5148 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="5149"><span class="lineNum">    5149 </span>            : {</a>
<a name="5150"><span class="lineNum">    5150 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="5151"><span class="lineNum">    5151 </span>            :         unsigned Cond;</a>
<a name="5152"><span class="lineNum">    5152 </span>            :         unsigned Rn = fieldFromInstruction_4(Val, 16, 4);</a>
<a name="5153"><span class="lineNum">    5153 </span>            :         unsigned Rt = fieldFromInstruction_4(Val, 12, 4);</a>
<a name="5154"><span class="lineNum">    5154 </span>            :         unsigned Rm = fieldFromInstruction_4(Val, 0, 4);</a>
<a name="5155"><span class="lineNum">    5155 </span>            :         Rm |= (fieldFromInstruction_4(Val, 23, 1) &lt;&lt; 4);</a>
<a name="5156"><span class="lineNum">    5156 </span>            :         Cond = fieldFromInstruction_4(Val, 28, 4);</a>
<a name="5157"><span class="lineNum">    5157 </span>            : </a>
<a name="5158"><span class="lineNum">    5158 </span>            :         if (fieldFromInstruction_4(Val, 8, 4) != 0 || Rn == Rt)</a>
<a name="5159"><span class="lineNum">    5159 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="5160"><span class="lineNum">    5160 </span>            : </a>
<a name="5161"><span class="lineNum">    5161 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="5162"><span class="lineNum">    5162 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5163"><span class="lineNum">    5163 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rn, Address, Decoder)))</a>
<a name="5164"><span class="lineNum">    5164 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5165"><span class="lineNum">    5165 </span>            :         if (!Check(&amp;S, DecodeAddrMode7Operand(Inst, Rn, Address, Decoder))) </a>
<a name="5166"><span class="lineNum">    5166 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5167"><span class="lineNum">    5167 </span>            :         if (!Check(&amp;S, DecodePostIdxReg(Inst, Rm, Address, Decoder)))</a>
<a name="5168"><span class="lineNum">    5168 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5169"><span class="lineNum">    5169 </span>            :         if (!Check(&amp;S, DecodePredicateOperand(Inst, Cond, Address, Decoder)))</a>
<a name="5170"><span class="lineNum">    5170 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5171"><span class="lineNum">    5171 </span>            : </a>
<a name="5172"><span class="lineNum">    5172 </span>            :         return S;</a>
<a name="5173"><span class="lineNum">    5173 </span>            : }</a>
<a name="5174"><span class="lineNum">    5174 </span>            : </a>
<a name="5175"><span class="lineNum">    5175 </span>            : static DecodeStatus DecodeMRRC2(MCInst *Inst, unsigned Val,</a>
<a name="5176"><span class="lineNum">    5176 </span>            :                 uint64_t Address, const void *Decoder)</a>
<a name="5177"><span class="lineNum">    5177 </span>            : {</a>
<a name="5178"><span class="lineNum">    5178 </span>            : </a>
<a name="5179"><span class="lineNum">    5179 </span>            :         DecodeStatus S = MCDisassembler_Success;</a>
<a name="5180"><span class="lineNum">    5180 </span>            : </a>
<a name="5181"><span class="lineNum">    5181 </span>            :         unsigned CRm = fieldFromInstruction_4(Val, 0, 4);</a>
<a name="5182"><span class="lineNum">    5182 </span>            :         unsigned opc1 = fieldFromInstruction_4(Val, 4, 4);</a>
<a name="5183"><span class="lineNum">    5183 </span>            :         unsigned cop = fieldFromInstruction_4(Val, 8, 4);</a>
<a name="5184"><span class="lineNum">    5184 </span>            :         unsigned Rt = fieldFromInstruction_4(Val, 12, 4);</a>
<a name="5185"><span class="lineNum">    5185 </span>            :         unsigned Rt2 = fieldFromInstruction_4(Val, 16, 4);</a>
<a name="5186"><span class="lineNum">    5186 </span>            : </a>
<a name="5187"><span class="lineNum">    5187 </span>            :         if ((cop &amp; ~0x1) == 0xa)</a>
<a name="5188"><span class="lineNum">    5188 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5189"><span class="lineNum">    5189 </span>            : </a>
<a name="5190"><span class="lineNum">    5190 </span>            :         if (Rt == Rt2)</a>
<a name="5191"><span class="lineNum">    5191 </span>            :                 S = MCDisassembler_SoftFail;</a>
<a name="5192"><span class="lineNum">    5192 </span>            : </a>
<a name="5193"><span class="lineNum">    5193 </span>            :         MCOperand_CreateImm0(Inst, cop);</a>
<a name="5194"><span class="lineNum">    5194 </span>            :         MCOperand_CreateImm0(Inst, opc1);</a>
<a name="5195"><span class="lineNum">    5195 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rt, Address, Decoder)))</a>
<a name="5196"><span class="lineNum">    5196 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5197"><span class="lineNum">    5197 </span>            :         if (!Check(&amp;S, DecodeGPRnopcRegisterClass(Inst, Rt2, Address, Decoder)))</a>
<a name="5198"><span class="lineNum">    5198 </span>            :                 return MCDisassembler_Fail;</a>
<a name="5199"><span class="lineNum">    5199 </span>            :         MCOperand_CreateImm0(Inst, CRm);</a>
<a name="5200"><span class="lineNum">    5200 </span>            : </a>
<a name="5201"><span class="lineNum">    5201 </span>            :         return S;</a>
<a name="5202"><span class="lineNum">    5202 </span>            : }</a>
<a name="5203"><span class="lineNum">    5203 </span>            : </a>
<a name="5204"><span class="lineNum">    5204 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
