
*** Running vivado
    with args -log pdatapath_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pdatapath_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pdatapath_top.tcl -notrace
Command: synth_design -top pdatapath_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1033.395 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pdatapath_top' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:22]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/toure.o/Desktop/Lab 4/Lab4/Lab4.srcs/sources_1/new/regfile.v:23]
	Parameter WordSize bound to: 8 - type: integer 
	Parameter AddrSize bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (1#1) [C:/Users/toure.o/Desktop/Lab 4/Lab4/Lab4.srcs/sources_1/new/regfile.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'rd0_data' does not match port width (8) of module 'regfile' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:61]
WARNING: [Synth 8-689] width (9) of port connection 'rd1_data' does not match port width (8) of module 'regfile' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:62]
WARNING: [Synth 8-7071] port 'rst' of module 'regfile' is unconnected for instance 'rf' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:60]
WARNING: [Synth 8-7023] instance 'rf' of module 'regfile' has 9 connections declared, but only 8 given [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:60]
INFO: [Synth 8-6157] synthesizing module 'Mux' [C:/Users/toure.o/Desktop/Lab 4/Lab4/Lab4.srcs/sources_1/new/Mux.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (2#1) [C:/Users/toure.o/Desktop/Lab 4/Lab4/Lab4.srcs/sources_1/new/Mux.v:25]
WARNING: [Synth 8-689] width (9) of port connection 'in1' does not match port width (8) of module 'Mux' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:73]
WARNING: [Synth 8-689] width (9) of port connection 'in1' does not match port width (8) of module 'Mux' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:79]
WARNING: [Synth 8-689] width (9) of port connection 'in2' does not match port width (8) of module 'Mux' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:85]
WARNING: [Synth 8-689] width (9) of port connection 'in1' does not match port width (8) of module 'Mux' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:87]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (8) of module 'Mux' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:88]
INFO: [Synth 8-6157] synthesizing module 'eightbit_alu' [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/sources_1/imports/new/eightbit_alu.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/sources_1/imports/new/eightbit_alu.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eightbit_alu' (3#1) [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/sources_1/imports/new/eightbit_alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.runs/synth_1/.Xil/Vivado-12600-WFXA4BB6DBB7727/realtime/data_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (4#1) [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.runs/synth_1/.Xil/Vivado-12600-WFXA4BB6DBB7727/realtime/data_memory_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.runs/synth_1/.Xil/Vivado-12600-WFXA4BB6DBB7727/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (5#1) [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.runs/synth_1/.Xil/Vivado-12600-WFXA4BB6DBB7727/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'probe_in1' does not match port width (8) of module 'vio_0' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:116]
WARNING: [Synth 8-689] width (9) of port connection 'probe_in2' does not match port width (8) of module 'vio_0' [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:117]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:113]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm2'. This will prevent further optimization [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'a1'. This will prevent further optimization [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:92]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rf'. This will prevent further optimization [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:60]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm1'. This will prevent further optimization [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm3'. This will prevent further optimization [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:104]
INFO: [Synth 8-6155] done synthesizing module 'pdatapath_top' (6#1) [C:/Users/toure.o/Desktop/Lab5/pdatapath_top_lab5.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.340 ; gain = 51.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.340 ; gain = 51.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.340 ; gain = 51.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1090.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [c:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/sources_1/ip/data_memory/data_memory/data_memory_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [c:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/sources_1/ip/vio_0_1/vio_0/vio_0_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [c:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/sources_1/ip/vio_0_1/vio_0/vio_0_in_context.xdc] for cell 'vio'
Parsing XDC File [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/constrs_1/imports/Lab5/pdatapath_lab5.xdc]
Finished Parsing XDC File [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/constrs_1/imports/Lab5/pdatapath_lab5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/toure.o/Desktop/Lab5/project_1/project_1.srcs/constrs_1/imports/Lab5/pdatapath_lab5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pdatapath_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pdatapath_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1205.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1205.336 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'your_instance_name' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.695 ; gain = 175.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.695 ; gain = 175.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.695 ; gain = 175.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1208.695 ; gain = 175.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1208.695 ; gain = 175.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.695 ; gain = 175.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.695 ; gain = 175.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1208.695 ; gain = 175.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1212.539 ; gain = 179.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1212.539 ; gain = 179.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1212.539 ; gain = 179.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1212.539 ; gain = 179.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1212.539 ; gain = 179.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1212.539 ; gain = 179.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |data_memory   |         1|
|2     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |data_memory |     1|
|2     |vio         |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |     8|
|5     |LUT1        |     3|
|6     |LUT2        |    33|
|7     |LUT3        |    21|
|8     |LUT4        |    11|
|9     |LUT5        |     8|
|10    |LUT6        |    62|
|11    |FDRE        |    32|
|12    |IBUF        |     1|
|13    |OBUF        |     9|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1212.539 ; gain = 179.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1212.539 ; gain = 55.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1212.539 ; gain = 179.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1212.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1223.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1223.602 ; gain = 190.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/toure.o/Desktop/Lab5/project_1/project_1.runs/synth_1/pdatapath_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pdatapath_top_utilization_synth.rpt -pb pdatapath_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  2 11:21:20 2022...
