#-----------------------------------------------------------
# PlanAhead v13.3
# Build 147507 by hdbuild on Tue Oct  4 19:03:28 MDT 2011
# Start of session at: Fri Jul 07 18:31:45 2017
# Process ID: 3148
# Log file: S:/FPGA_Prak/Termin Freitag/LCD_Module/planAhead_run_1/planAhead.log
# Journal file: S:/FPGA_Prak/Termin Freitag/LCD_Module/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -1680 day(s)
INFO: [Device-25] Loading parts and site information from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Programme/Xilinx/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Programme/Xilinx/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source {S:/FPGA_Prak/Termin Freitag/LCD_Module/pa.fromHdl.tcl}
# create_project -name LCD_Module -dir "S:/FPGA_Prak/Termin Freitag/LCD_Module/planAhead_run_1" -part xc5vlx50tff1136-1
Parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Programme/Xilinx/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top LCD_Module $srcset
# set_property target_constrs_file "Entprellungs_tb.ucf" [current_fileset -constrset]
Adding file 'S:\FPGA_Prak\Termin Freitag\LCD_Module\Entprellungs_tb.ucf' to fileset 'constrs_1'
CRITICAL WARNING: [Designutils-735] The top module "LCD_Module" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
# set hdlfile [add_files [list {Entprellungs.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {WriteAsciiLCD.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Taktteiler.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mux21.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {InitLCD.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LCD_Module.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files [list {Entprellungs_tb.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx50tff1136-1
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:/Programme/Xilinx/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Analyzing Verilog file "S:\FPGA_Prak\Termin Freitag\LCD_Module\Entprellungs.v" into library work
Analyzing Verilog file "S:\FPGA_Prak\Termin Freitag\LCD_Module\WriteAsciiLCD.v" into library work
Analyzing Verilog file "S:\FPGA_Prak\Termin Freitag\LCD_Module\Taktteiler.v" into library work
Analyzing Verilog file "S:\FPGA_Prak\Termin Freitag\LCD_Module\Mux21.v" into library work
Analyzing Verilog file "S:\FPGA_Prak\Termin Freitag\LCD_Module\InitLCD.v" into library work
Analyzing Verilog file "S:\FPGA_Prak\Termin Freitag\LCD_Module\LCD_Module.v" into library work
INFO: [PlanAhead-430] Reading macro library C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device-21] Reading bus macro file C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/pr_bus_macros.xmlLoading clock regions from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockRegion.xml
Loading clock buffers from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockBuffers.xml
Loading package from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/Package.xml
Loading io standards from C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Programme/Xilinx/ISE_DS/PlanAhead\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/SSORules.xml
Loading list of drcs for the architecture : C:/Programme/Xilinx/ISE_DS/PlanAhead\./parts/xilinx/virtex5/drc.xml
Parsing UCF File [S:\FPGA_Prak\Termin Freitag\LCD_Module\Entprellungs_tb.ucf]
Finished Parsing UCF File [S:\FPGA_Prak\Termin Freitag\LCD_Module\Entprellungs_tb.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_rtl_design: Time (s): 26.969w.  Memory (MB): 217.328p 107.031g
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
