{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629230968351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629230968353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 17:09:28 2021 " "Processing started: Tue Aug 17 17:09:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629230968353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230968353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230968354 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629230968677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629230968682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 17 17 " "Found 17 design units, including 17 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_counter " "Found entity 1: Program_counter" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultiplexULA " "Found entity 2: MultiplexULA" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "3 MuxPC " "Found entity 3: MuxPC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "4 MuxExte " "Found entity 4: MuxExte" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux_Desv " "Found entity 5: Mux_Desv" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "6 Muxout " "Found entity 6: Muxout" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "7 ExtensorBit " "Found entity 7: ExtensorBit" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "8 Extensor_bitsB " "Found entity 8: Extensor_bitsB" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "9 Somadordesv " "Found entity 9: Somadordesv" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "10 Somador_Padrao " "Found entity 10: Somador_Padrao" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "11 ULA " "Found entity 11: ULA" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "12 Registradores " "Found entity 12: Registradores" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mem_instr " "Found entity 13: Mem_instr" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mem_dados " "Found entity 14: Mem_dados" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "15 datapath " "Found entity 15: datapath" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU " "Found entity 16: CPU" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""} { "Info" "ISGN_ENTITY_NAME" "17 Unidade_controle " "Found entity 17: Unidade_controle" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230984028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984028 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ResulULA CPU.v(288) " "Verilog HDL Implicit Net warning at CPU.v(288): created implicit net for \"ResulULA\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SinalEscrita CPU.v(289) " "Verilog HDL Implicit Net warning at CPU.v(289): created implicit net for \"SinalEscrita\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Resul CPU.v(297) " "Verilog HDL Implicit Net warning at CPU.v(297): created implicit net for \"Resul\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 297 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sdes CPU.v(317) " "Verilog HDL Implicit Net warning at CPU.v(317): created implicit net for \"Sdes\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629230984136 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out CPU.v(310) " "Output port \"out\" at CPU.v(310) has no driver" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629230984139 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data " "Elaborating entity \"datapath\" for hierarchy \"datapath:data\"" {  } { { "CPU.v" "data" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA datapath:data\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"datapath:data\|ULA:ula\"" {  } { { "CPU.v" "ula" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_dados datapath:data\|Mem_dados:md " "Elaborating entity \"Mem_dados\" for hierarchy \"datapath:data\|Mem_dados:md\"" {  } { { "CPU.v" "md" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores datapath:data\|Registradores:Regis " "Elaborating entity \"Registradores\" for hierarchy \"datapath:data\|Registradores:Regis\"" {  } { { "CPU.v" "Regis" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_instr datapath:data\|Mem_instr:minst " "Elaborating entity \"Mem_instr\" for hierarchy \"datapath:data\|Mem_instr:minst\"" {  } { { "CPU.v" "minst" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984177 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "CPU.v(228) " "Verilog HDL error at CPU.v(228): constant value overflow" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 228 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1629230984178 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 CPU.v(228) " "Net \"rom.data_a\" at CPU.v(228) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 228 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629230984178 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a\[0\] 0 CPU.v(228) " "Net \"rom.waddr_a\[0\]\" at CPU.v(228) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 228 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629230984178 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 CPU.v(228) " "Net \"rom.we_a\" at CPU.v(228) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 228 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629230984178 "|CPU|datapath:data|Mem_instr:minst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_bitsB datapath:data\|Extensor_bitsB:dezesseis " "Elaborating entity \"Extensor_bitsB\" for hierarchy \"datapath:data\|Extensor_bitsB:dezesseis\"" {  } { { "CPU.v" "dezesseis" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorBit datapath:data\|ExtensorBit:vinteum " "Elaborating entity \"ExtensorBit\" for hierarchy \"datapath:data\|ExtensorBit:vinteum\"" {  } { { "CPU.v" "vinteum" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxExte datapath:data\|MuxExte:exteout " "Elaborating entity \"MuxExte\" for hierarchy \"datapath:data\|MuxExte:exteout\"" {  } { { "CPU.v" "exteout" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexULA datapath:data\|MultiplexULA:muxULA " "Elaborating entity \"MultiplexULA\" for hierarchy \"datapath:data\|MultiplexULA:muxULA\"" {  } { { "CPU.v" "muxULA" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Desv datapath:data\|Mux_Desv:mudev " "Elaborating entity \"Mux_Desv\" for hierarchy \"datapath:data\|Mux_Desv:mudev\"" {  } { { "CPU.v" "mudev" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxout datapath:data\|Muxout:muxot " "Elaborating entity \"Muxout\" for hierarchy \"datapath:data\|Muxout:muxot\"" {  } { { "CPU.v" "muxot" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC datapath:data\|MuxPC:mupc " "Elaborating entity \"MuxPC\" for hierarchy \"datapath:data\|MuxPC:mupc\"" {  } { { "CPU.v" "mupc" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_counter datapath:data\|Program_counter:Pc " "Elaborating entity \"Program_counter\" for hierarchy \"datapath:data\|Program_counter:Pc\"" {  } { { "CPU.v" "Pc" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Padrao datapath:data\|Somador_Padrao:SumP " "Elaborating entity \"Somador_Padrao\" for hierarchy \"datapath:data\|Somador_Padrao:SumP\"" {  } { { "CPU.v" "SumP" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadordesv datapath:data\|Somadordesv:Sumdesv " "Elaborating entity \"Somadordesv\" for hierarchy \"datapath:data\|Somadordesv:Sumdesv\"" {  } { { "CPU.v" "Sumdesv" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_controle Unidade_controle:UC " "Elaborating entity \"Unidade_controle\" for hierarchy \"Unidade_controle:UC\"" {  } { { "CPU.v" "UC" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230984191 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NotFound CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"NotFound\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ControleUla CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"ControleUla\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SinalMux CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"SinalMux\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelPC CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"SelPC\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSinalEscritaMem CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"regSinalEscritaMem\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Smuxula CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"Smuxula\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sdadoext CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"Sdadoext\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SinalEscritaReg CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"SinalEscritaReg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sdesv CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"Sdesv\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sdesv CPU.v(345) " "Inferred latch for \"Sdesv\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalEscritaReg CPU.v(345) " "Inferred latch for \"SinalEscritaReg\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sdadoext CPU.v(345) " "Inferred latch for \"Sdadoext\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984193 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Smuxula CPU.v(345) " "Inferred latch for \"Smuxula\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSinalEscritaMem CPU.v(345) " "Inferred latch for \"regSinalEscritaMem\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelPC CPU.v(345) " "Inferred latch for \"SelPC\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalMux\[0\] CPU.v(345) " "Inferred latch for \"SinalMux\[0\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalMux\[1\] CPU.v(345) " "Inferred latch for \"SinalMux\[1\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[0\] CPU.v(345) " "Inferred latch for \"ControleUla\[0\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[1\] CPU.v(345) " "Inferred latch for \"ControleUla\[1\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[2\] CPU.v(345) " "Inferred latch for \"ControleUla\[2\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[3\] CPU.v(345) " "Inferred latch for \"ControleUla\[3\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[4\] CPU.v(345) " "Inferred latch for \"ControleUla\[4\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NotFound CPU.v(345) " "Inferred latch for \"NotFound\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230984194 "|CPU|Unidade_controle:UC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[31\] " "Net \"datapath:data\|outmuxMD\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[31\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[30\] " "Net \"datapath:data\|outmuxMD\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[30\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[29\] " "Net \"datapath:data\|outmuxMD\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[29\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[28\] " "Net \"datapath:data\|outmuxMD\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[28\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[27\] " "Net \"datapath:data\|outmuxMD\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[27\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[26\] " "Net \"datapath:data\|outmuxMD\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[26\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[25\] " "Net \"datapath:data\|outmuxMD\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[25\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[24\] " "Net \"datapath:data\|outmuxMD\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[24\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[23\] " "Net \"datapath:data\|outmuxMD\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[23\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[22\] " "Net \"datapath:data\|outmuxMD\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[22\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[21\] " "Net \"datapath:data\|outmuxMD\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[21\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[20\] " "Net \"datapath:data\|outmuxMD\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[20\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[19\] " "Net \"datapath:data\|outmuxMD\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[19\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[18\] " "Net \"datapath:data\|outmuxMD\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[18\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[17\] " "Net \"datapath:data\|outmuxMD\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[17\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[16\] " "Net \"datapath:data\|outmuxMD\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[16\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[15\] " "Net \"datapath:data\|outmuxMD\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[15\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[14\] " "Net \"datapath:data\|outmuxMD\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[14\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[13\] " "Net \"datapath:data\|outmuxMD\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[13\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[12\] " "Net \"datapath:data\|outmuxMD\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[12\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[11\] " "Net \"datapath:data\|outmuxMD\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[11\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[10\] " "Net \"datapath:data\|outmuxMD\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[10\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[9\] " "Net \"datapath:data\|outmuxMD\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[9\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[8\] " "Net \"datapath:data\|outmuxMD\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[8\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[7\] " "Net \"datapath:data\|outmuxMD\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[7\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[6\] " "Net \"datapath:data\|outmuxMD\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[6\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[5\] " "Net \"datapath:data\|outmuxMD\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[5\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[4\] " "Net \"datapath:data\|outmuxMD\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[4\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[3\] " "Net \"datapath:data\|outmuxMD\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[3\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[2\] " "Net \"datapath:data\|outmuxMD\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[2\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[1\] " "Net \"datapath:data\|outmuxMD\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[1\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[0\] " "Net \"datapath:data\|outmuxMD\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[0\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230984450 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629230984450 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1629230985478 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[0\] GND " "Pin \"saida\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[1\] GND " "Pin \"saida\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[2\] GND " "Pin \"saida\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[3\] GND " "Pin \"saida\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[4\] GND " "Pin \"saida\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[5\] GND " "Pin \"saida\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[6\] GND " "Pin \"saida\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[7\] GND " "Pin \"saida\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[8\] GND " "Pin \"saida\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[9\] GND " "Pin \"saida\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[10\] GND " "Pin \"saida\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[11\] GND " "Pin \"saida\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[12\] GND " "Pin \"saida\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[13\] GND " "Pin \"saida\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[14\] GND " "Pin \"saida\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[15\] GND " "Pin \"saida\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[16\] GND " "Pin \"saida\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[17\] GND " "Pin \"saida\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[18\] GND " "Pin \"saida\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[19\] GND " "Pin \"saida\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[20\] GND " "Pin \"saida\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[21\] GND " "Pin \"saida\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[22\] GND " "Pin \"saida\[22\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[23\] GND " "Pin \"saida\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[24\] GND " "Pin \"saida\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[25\] GND " "Pin \"saida\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[26\] GND " "Pin \"saida\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[27\] GND " "Pin \"saida\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[28\] GND " "Pin \"saida\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[29\] GND " "Pin \"saida\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[30\] GND " "Pin \"saida\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[31\] GND " "Pin \"saida\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|saida[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NotF VCC " "Pin \"NotF\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|NotF"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230985507 "|CPU|out[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629230985507 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629230985522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629230985717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230985717 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629230985810 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetPC " "No output dependent on input pin \"resetPC\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629230985810 "|CPU|resetPC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1629230985810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629230985810 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629230985810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629230985810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "904 " "Peak virtual memory: 904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629230985831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 17:09:45 2021 " "Processing ended: Tue Aug 17 17:09:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629230985831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629230985831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629230985831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230985831 ""}
