{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478229429243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478229429263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 20:17:08 2016 " "Processing started: Thu Nov 03 20:17:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478229429263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478229429263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478229429264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1478229430477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478229448911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478229448911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/pc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478229448918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478229448918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/reg_file.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478229448924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478229448924 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(16) " "Verilog HDL warning at alu.sv(16): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/alu.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(17) " "Verilog HDL warning at alu.sv(17): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/alu.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448928 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(18) " "Verilog HDL warning at alu.sv(18): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/alu.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478229448931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478229448931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/definitions.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478229448937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478229448937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478229448942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478229448942 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(23) " "Verilog HDL warning at test.sv(23): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(24) " "Verilog HDL warning at test.sv(24): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(25) " "Verilog HDL warning at test.sv(25): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(51) " "Verilog HDL warning at test.sv(51): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(52) " "Verilog HDL warning at test.sv(52): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(53) " "Verilog HDL warning at test.sv(53): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(58) " "Verilog HDL warning at test.sv(58): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(71) " "Verilog HDL warning at test.sv(71): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(72) " "Verilog HDL warning at test.sv(72): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(73) " "Verilog HDL warning at test.sv(73): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(78) " "Verilog HDL warning at test.sv(78): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(92) " "Verilog HDL warning at test.sv(92): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(93) " "Verilog HDL warning at test.sv(93): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(94) " "Verilog HDL warning at test.sv(94): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(99) " "Verilog HDL warning at test.sv(99): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(113) " "Verilog HDL warning at test.sv(113): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(114) " "Verilog HDL warning at test.sv(114): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(115) " "Verilog HDL warning at test.sv(115): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(159) " "Verilog HDL warning at test.sv(159): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(160) " "Verilog HDL warning at test.sv(160): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(161) " "Verilog HDL warning at test.sv(161): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(181) " "Verilog HDL warning at test.sv(181): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(182) " "Verilog HDL warning at test.sv(182): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(183) " "Verilog HDL warning at test.sv(183): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(188) " "Verilog HDL warning at test.sv(188): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(208) " "Verilog HDL warning at test.sv(208): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 208 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(209) " "Verilog HDL warning at test.sv(209): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 209 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(210) " "Verilog HDL warning at test.sv(210): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 210 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(215) " "Verilog HDL warning at test.sv(215): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(218) " "Verilog HDL warning at test.sv(218): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 218 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(221) " "Verilog HDL warning at test.sv(221): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 221 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(224) " "Verilog HDL warning at test.sv(224): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 224 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(227) " "Verilog HDL warning at test.sv(227): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(230) " "Verilog HDL warning at test.sv(230): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 230 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(233) " "Verilog HDL warning at test.sv(233): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(238) " "Verilog HDL warning at test.sv(238): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(239) " "Verilog HDL warning at test.sv(239): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(240) " "Verilog HDL warning at test.sv(240): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(248) " "Verilog HDL warning at test.sv(248): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(249) " "Verilog HDL warning at test.sv(249): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 249 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.sv(250) " "Verilog HDL warning at test.sv(250): extended using \"x\" or \"z\"" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1478229448955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/SouICry/Desktop/cse141l/lab2/test.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478229448956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478229448956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478229449090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1478229450031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SouICry/Desktop/cse141l/lab2/output_files/adder.map.smsg " "Generated suppressed messages file C:/Users/SouICry/Desktop/cse141l/lab2/output_files/adder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1478229451716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478229452085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478229452085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478229452241 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478229452241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478229452241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478229452241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478229452313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 20:17:32 2016 " "Processing ended: Thu Nov 03 20:17:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478229452313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478229452313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478229452313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478229452313 ""}
