// Seed: 144171655
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri id_6
    , id_17,
    output wor id_7
    , id_18,
    output uwire id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input supply0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    output uwire id_15
);
  assign id_3 = 1;
  wire id_19;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2
);
  module_0(
      id_0, id_1, id_1, id_0, id_2, id_1, id_2, id_0, id_0, id_0, id_1, id_2, id_1, id_0, id_1, id_0
  );
endmodule
