<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/11.1/ISE/xpla3/data/xmlReportxpla3.dtd">
<document><ascFile>Point4_Lambert_PLD_Project_revC.rpt</ascFile><devFile>C:/Xilinx/11.1/ISE/xpla3/data/xcr3128xl.chp</devFile><mfdFile>Point4_Lambert_PLD_Project_revC.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunner_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 9- 3-2013" design="Point4_Lambert_PLD_Project_revC" device="XCR3128XL" eqnType="0" pkg="VQ100" speed="-10" status="1" statusStr="Successful" swVersion="L.33" time=" 10:16AM" version="1.0"/><inputs id="DC_DIRECTION"/><inputs id="DEC_AXIS_OK"/><inputs id="DEPLOYED_1"/><inputs id="X_DC_START"/><inputs id="X_RA_AXIS_OK"/><inputs id="STOWED_1"/><inputs id="UV_STRIP"/><inputs id="LIGHTBARMINUS"/><inputs id="PWM_IR_LOAD"/><inputs id="X_PWM_IR_EN"/><inputs id="X_PWM_UV_EN"/><inputs id="PWM_D0_SPECSIG"/><inputs id="PWM_D1_SPECSIG"/><inputs id="PWM_D2_SPECSIG"/><inputs id="PWM_D3_SPECSIG"/><inputs id="PWM_D4_SPECSIG"/><inputs id="PWM_D5_SPECSIG"/><inputs id="PWM_D6_SPECSIG"/><inputs id="PWM_D7_SPECSIG"/><inputs id="PWM_UV_LOAD"/><inputs id="PWM_WHT_LOAD"/><inputs id="X_PWM_WHT_EN"/><inputs id="xPUP_0"/><global_inputs id="CLK_20MHZ" use="GCK"/><pin id="FB1_MC2_PIN73" pinnum="73" signal="U2i0_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC3_PIN72" pinnum="72" signal="U3i7_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC4_PIN71" pinnum="71" signal="U3i6_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC5_PIN70" pinnum="70" signal="DEPLOYED_1" use="I"/><pin id="FB1_MC6_PIN69" pinnum="69" signal="PWM_IR_LOAD" use="I"/><pin id="FB1_MC7_PIN68" pinnum="68" signal="U3i3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC11_PIN67" pinnum="67" signal="U3i2_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC13_PIN65" pinnum="65" signal="PWM_UV_LOAD" use="I"/><pin id="FB1_MC14_PIN64" pinnum="64" signal="STOWED_1" use="I"/><pin id="FB1_MC15_PIN63" pinnum="63" signal="UV_STRIP" use="I"/><pin id="FB2_MC1_PIN75" pinnum="75" signal="X_HOME" use="O"/><pin id="FB2_MC2_PIN76" pinnum="76" signal="IN1" use="O"/><pin id="FB2_MC3_PIN77" pinnum="77" signal="IN2" use="O"/><pin id="FB2_MC4_PIN78" pinnum="78" signal="PWM_UV_OUT" use="O"/><pin id="FB2_MC5_PIN79" pinnum="79" signal="U9Q1_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC6_PIN80" pinnum="80" signal="U9Q0_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC7_PIN81" pinnum="81" signal="PinSignal_U1_Q" use="b_SPECSIG"/><pin id="FB2_MC11_PIN83" pinnum="83" signal="U5Q7_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC12_PIN84" pinnum="84" signal="U5Q6_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC13_PIN85" pinnum="85" signal="PWM_IR_OUT" use="O"/><pin id="FB3_MC2_PIN62" pinnum="62" signal="U12Q0_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC3_PIN61" pinnum="61" signal="PWM_WHT_LOAD" use="I"/><pin id="FB3_MC4_PIN60" pinnum="60" signal="PWM_D0_SPECSIG" use="I"/><pin id="FB3_MC6_PIN58" pinnum="58" signal="PWM_D2_SPECSIG" use="I"/><pin id="FB3_MC7_PIN57" pinnum="57" signal="PWM_D1_SPECSIG" use="I"/><pin id="FB3_MC11_PIN56" pinnum="56" signal="X_PWM_IR_EN" use="I"/><pin id="FB3_MC12_PIN55" pinnum="55" signal="PWM_D3_SPECSIG" use="I"/><pin id="FB3_MC13_PIN54" pinnum="54" signal="PWM_D4_SPECSIG" use="I"/><pin id="FB3_MC14_PIN53" pinnum="53" signal="PWM_D5_SPECSIG" use="I"/><pin id="FB3_MC15_PIN52" pinnum="52" signal="PWM_D7_SPECSIG" use="I"/><pin id="FB4_MC2_PIN40" pinnum="40" signal="PinSignal_U6_Q_5" use="b_SPECSIG"/><pin id="FB4_MC3_PIN41" pinnum="41" signal="PinSignal_U6_Q_4" use="b_SPECSIG"/><pin id="FB4_MC4_PIN42" pinnum="42" signal="PinSignal_U6_Q_3" use="b_SPECSIG"/><pin id="FB4_MC5_PIN44" pinnum="44" signal="PinSignal_U6_Q_2" use="b_SPECSIG"/><pin id="FB4_MC6_PIN45" pinnum="45" signal="OK_TO_MOVE" use="O"/><pin id="FB4_MC7_PIN46" pinnum="46" signal="X_DC_START" use="I"/><pin id="FB4_MC11_PIN47" pinnum="47" signal="DC_DIRECTION" use="I"/><pin id="FB4_MC12_PIN48" pinnum="48" signal="X_PWM_UV_EN" use="I"/><pin id="FB4_MC13_PIN49" pinnum="49" signal="PWM_D6_SPECSIG" use="I"/><pin id="FB4_MC14_PIN50" pinnum="50" signal="X_PWM_WHT_EN" use="I"/><pin id="FB5_MC1_PIN2" pinnum="2"/><pin id="FB5_MC2_PIN1" pinnum="1"/><pin id="FB5_MC3_PIN100" pinnum="100" signal="PWM_WHT_OUT" use="O"/><pin id="FB5_MC4_PIN99" pinnum="99" signal="LIGHTBARMINUS" use="I"/><pin id="FB5_MC5_PIN98" pinnum="98" signal="PinSignal_U19_O" use="b_SPECSIG"/><pin id="FB5_MC6_PIN97" pinnum="97" signal="PinSignal_U7_Q_5" use="b_SPECSIG"/><pin id="FB5_MC7_PIN96" pinnum="96" signal="PinSignal_U7_Q_4" use="b_SPECSIG"/><pin id="FB5_MC13_PIN94" pinnum="94" signal="IR_STRIP" use="O"/><pin id="FB5_MC14_PIN93" pinnum="93" signal="PinSignal_U7_Q_3" use="b_SPECSIG"/><pin id="FB5_MC15_PIN92" pinnum="92" signal="PinSignal_U7_Q_2" use="b_SPECSIG"/><pin id="FB6_MC2_PIN4" pinnum="4"/><pin id="FB6_MC3_PIN5" pinnum="5"/><pin id="FB6_MC4_PIN6" pinnum="6"/><pin id="FB6_MC5_PIN7" pinnum="7"/><pin id="FB6_MC6_PIN8" pinnum="8"/><pin id="FB6_MC7_PIN9" pinnum="9"/><pin id="FB6_MC11_PIN10" pinnum="10"/><pin id="FB6_MC14_PIN12" pinnum="12"/><pin id="FB6_MC15_PIN13" pinnum="13"/><pin id="FB6_MC16_PIN14" pinnum="14"/><pin id="FB7_MC2_PIN37" pinnum="37"/><pin id="FB7_MC3_PIN36" pinnum="36"/><pin id="FB7_MC4_PIN35" pinnum="35"/><pin id="FB7_MC5_PIN33" pinnum="33"/><pin id="FB7_MC6_PIN32" pinnum="32"/><pin id="FB7_MC7_PIN31" pinnum="31" signal="X_RA_AXIS_OK" use="I"/><pin id="FB7_MC11_PIN30" pinnum="30"/><pin id="FB7_MC12_PIN29" pinnum="29"/><pin id="FB7_MC13_PIN28" pinnum="28"/><pin id="FB7_MC14_PIN27" pinnum="27"/><pin id="FB8_MC2_PIN15" pinnum="15"/><pin id="FB8_MC3_PIN16" pinnum="16"/><pin id="FB8_MC4_PIN17" pinnum="17"/><pin id="FB8_MC6_PIN19" pinnum="19"/><pin id="FB8_MC7_PIN20" pinnum="20"/><pin id="FB8_MC11_PIN21" pinnum="21"/><pin id="FB8_MC12_PIN22" pinnum="22"/><pin id="FB8_MC13_PIN23" pinnum="23"/><pin id="FB8_MC14_PIN24" pinnum="24"/><pin id="FB8_MC15_PIN25" pinnum="25" signal="DEC_AXIS_OK" use="I"/><pin id="GLOBAL_PIN4" pinnum="87" signal="CLK_20MHZ" use="GCK"/><uct bct="FB1_bct7" id="UCT1"/><fblock id="FB1" pinUse="5"><macrocell id="FB1_MC1" sigUse="5" signal="U2i5_SPECSIG"><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN73" sigUse="0" signal="U2i0_SPECSIG"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN72" sigUse="8" signal="U3i7_SPECSIG"><eq_pterm ptindx="FB1_12"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN71" sigUse="7" signal="U3i6_SPECSIG"><eq_pterm ptindx="FB1_14"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN70" sigUse="6" signal="U3i5_SPECSIG"><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN69" sigUse="5" signal="U3i4_SPECSIG"><eq_pterm ptindx="FB1_18"/></macrocell><macrocell id="FB1_MC7" pin="FB1_MC7_PIN68" sigUse="4" signal="U3i3_SPECSIG"><eq_pterm ptindx="FB1_20"/></macrocell><macrocell id="FB1_MC8" sigUse="4" signal="U2i4_SPECSIG"><eq_pterm ptindx="FB1_22"/></macrocell><macrocell id="FB1_MC9" sigUse="3" signal="U2i3_SPECSIG"><eq_pterm ptindx="FB1_24"/></macrocell><macrocell id="FB1_MC10" sigUse="2" signal="U2i2_SPECSIG"><eq_pterm ptindx="FB1_26"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN67" sigUse="3" signal="U3i2_SPECSIG"><eq_pterm ptindx="FB1_28"/></macrocell><macrocell id="FB1_MC12" sigUse="1" signal="U2i1_SPECSIG"><eq_pterm ptindx="FB1_30"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN65" sigUse="2" signal="U3i1_SPECSIG"><eq_pterm ptindx="FB1_32"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN64" sigUse="7" signal="U2i6_SPECSIG"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_36"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN63" sigUse="7" signal="PinSignal_U2_CLKDV"><eq_pterm ptindx="FB1_36"/></macrocell><macrocell id="FB1_MC16" sigUse="1" signal="U3i0_SPECSIG"/><fbinput id="FB1_I1" signal="PinSignal_U2_CLKDV"/><fbinput id="FB1_I2" signal="U2i0_SPECSIG"/><fbinput id="FB1_I3" signal="U2i1_SPECSIG"/><fbinput id="FB1_I4" signal="U2i2_SPECSIG"/><fbinput id="FB1_I5" signal="U2i3_SPECSIG"/><fbinput id="FB1_I6" signal="U2i4_SPECSIG"/><fbinput id="FB1_I7" signal="U2i5_SPECSIG"/><fbinput id="FB1_I8" signal="U2i6_SPECSIG"/><fbinput id="FB1_I9" signal="U3i0_SPECSIG"/><fbinput id="FB1_I10" signal="U3i1_SPECSIG"/><fbinput id="FB1_I11" signal="U3i2_SPECSIG"/><fbinput id="FB1_I12" signal="U3i3_SPECSIG"/><fbinput id="FB1_I13" signal="U3i4_SPECSIG"/><fbinput id="FB1_I14" signal="U3i5_SPECSIG"/><fbinput id="FB1_I15" signal="U3i6_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="U2i0_SPECSIG"/><signal id="U2i1_SPECSIG"/><signal id="U2i2_SPECSIG"/><signal id="U2i3_SPECSIG"/><signal id="U2i5_SPECSIG"/><signal id="U2i4_SPECSIG"/></pterm><pterm id="FB1_7"><signal id="PinSignal_U2_CLKDV"/></pterm><pterm id="FB1_8"><signal id="U2i0_SPECSIG"/><signal id="U2i1_SPECSIG"/><signal id="U2i2_SPECSIG"/><signal id="U2i3_SPECSIG"/><signal id="U2i4_SPECSIG"/></pterm><pterm id="FB1_12"><signal id="U3i0_SPECSIG" negated="ON"/><signal id="U3i1_SPECSIG" negated="ON"/><signal id="U3i2_SPECSIG" negated="ON"/><signal id="U3i3_SPECSIG" negated="ON"/><signal id="U3i4_SPECSIG" negated="ON"/><signal id="U3i5_SPECSIG" negated="ON"/><signal id="U3i6_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14"><signal id="U3i0_SPECSIG" negated="ON"/><signal id="U3i1_SPECSIG" negated="ON"/><signal id="U3i2_SPECSIG" negated="ON"/><signal id="U3i3_SPECSIG" negated="ON"/><signal id="U3i4_SPECSIG" negated="ON"/><signal id="U3i5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16"><signal id="U3i0_SPECSIG" negated="ON"/><signal id="U3i1_SPECSIG" negated="ON"/><signal id="U3i2_SPECSIG" negated="ON"/><signal id="U3i3_SPECSIG" negated="ON"/><signal id="U3i4_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18"><signal id="U3i0_SPECSIG" negated="ON"/><signal id="U3i1_SPECSIG" negated="ON"/><signal id="U3i2_SPECSIG" negated="ON"/><signal id="U3i3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_20"><signal id="U3i0_SPECSIG" negated="ON"/><signal id="U3i1_SPECSIG" negated="ON"/><signal id="U3i2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_22"><signal id="U2i0_SPECSIG"/><signal id="U2i1_SPECSIG"/><signal id="U2i2_SPECSIG"/><signal id="U2i3_SPECSIG"/></pterm><pterm id="FB1_24"><signal id="U2i0_SPECSIG"/><signal id="U2i1_SPECSIG"/><signal id="U2i2_SPECSIG"/></pterm><pterm id="FB1_26"><signal id="U2i0_SPECSIG"/><signal id="U2i1_SPECSIG"/></pterm><pterm id="FB1_28"><signal id="U3i0_SPECSIG" negated="ON"/><signal id="U3i1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_30"><signal id="U2i0_SPECSIG"/></pterm><pterm id="FB1_32"><signal id="U3i0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_36"><signal id="U2i0_SPECSIG" negated="ON"/><signal id="U2i6_SPECSIG"/><signal id="U2i1_SPECSIG" negated="ON"/><signal id="U2i2_SPECSIG" negated="ON"/><signal id="U2i3_SPECSIG" negated="ON"/><signal id="U2i5_SPECSIG" negated="ON"/><signal id="U2i4_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB1_bct0" use=""/><bct id="FB1_bct1" use=""/><bct id="FB1_bct2" use=""/><bct id="FB1_bct3" use=""/><bct id="FB1_bct4" use=""/><bct id="FB1_bct5" use=""/><bct id="FB1_bct6" use=""/><bct id="FB1_bct7" use="uct1"><eq_pterm ptindx="FB1_7"/></bct><equation id="U2i5_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_8"/></d1><clk><fastsig signal="CLK_20MHZ"/></clk><prld ptindx="GND"/></equation><equation id="U2i0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="CLK_20MHZ"/></clk><prld ptindx="GND"/></equation><equation id="U3i7_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_12"/></d1><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U3i6_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_14"/></d1><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U3i5_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_16"/></d1><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U3i4_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_18"/></d1><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U3i3_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_20"/></d1><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U2i4_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_22"/></d1><clk><fastsig signal="CLK_20MHZ"/></clk><prld ptindx="GND"/></equation><equation id="U2i3_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_24"/></d1><clk><fastsig signal="CLK_20MHZ"/></clk><prld ptindx="GND"/></equation><equation id="U2i2_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_26"/></d1><clk><fastsig signal="CLK_20MHZ"/></clk><prld ptindx="GND"/></equation><equation id="U3i2_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_28"/></d1><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U2i1_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_30"/></d1><clk><fastsig signal="CLK_20MHZ"/></clk><prld ptindx="GND"/></equation><equation id="U3i1_SPECSIG" regUse="T"><d1><eq_pterm ptindx="FB1_32"/></d1><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U2i6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_36"/></d2><clk><fastsig signal="CLK_20MHZ"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U2_CLKDV" regUse="T"><d1><eq_pterm ptindx="FB1_36"/></d1><clk><fastsig signal="CLK_20MHZ"/></clk><prld ptindx="GND"/></equation><equation id="U3i0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="5"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN75" sigUse="1" signal="X_HOME"><eq_pterm ptindx="FB2_8"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN76" sigUse="4" signal="IN1"><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN77" sigUse="4" signal="IN2"><eq_pterm ptindx="FB2_12"/></macrocell><macrocell id="FB2_MC4" pin="FB2_MC4_PIN78" sigUse="3" signal="PWM_UV_OUT"><eq_pterm ptindx="FB2_14"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN79" sigUse="6" signal="U9Q1_SPECSIG"><eq_pterm ptindx="FB2_16"/><eq_pterm ptindx="FB2_43"/><eq_pterm ptindx="FB2_42"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN80" sigUse="5" signal="U9Q0_SPECSIG"><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_40"/><eq_pterm ptindx="FB2_39"/></macrocell><macrocell id="FB2_MC7" pin="FB2_MC7_PIN81" sigUse="9" signal="PinSignal_U1_Q"/><macrocell id="FB2_MC8" sigUse="10" signal="U5Q5_SPECSIG"><eq_pterm ptindx="FB2_22"/><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_28"/><eq_pterm ptindx="FB2_27"/></macrocell><macrocell id="FB2_MC9" sigUse="9" signal="U5Q4_SPECSIG"><eq_pterm ptindx="FB2_24"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_25"/><eq_pterm ptindx="FB2_23"/></macrocell><macrocell id="FB2_MC10" sigUse="8" signal="U5Q3_SPECSIG"><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_20"/><eq_pterm ptindx="FB2_19"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN83" sigUse="12" signal="U5Q7_SPECSIG"><eq_pterm ptindx="FB2_38"/><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_35"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN84" sigUse="11" signal="U5Q6_SPECSIG"><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_30"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN85" sigUse="3" signal="PWM_IR_OUT"><eq_pterm ptindx="FB2_32"/></macrocell><macrocell id="FB2_MC14" sigUse="7" signal="U5Q2_SPECSIG"><eq_pterm ptindx="FB2_34"/><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_17"/></macrocell><macrocell id="FB2_MC15" sigUse="6" signal="U5Q1_SPECSIG"><eq_pterm ptindx="FB2_36"/><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_13"/></macrocell><macrocell id="FB2_MC16" sigUse="5" signal="U5Q0_SPECSIG"><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_7"/></macrocell><fbinput id="FB2_I1" signal="DC_DIRECTION"/><fbinput id="FB2_I2" signal="LIGHTBARMINUS"/><fbinput id="FB2_I3" signal="OK_TO_MOVE"/><fbinput id="FB2_I4" signal="PinSignal_U19_O"/><fbinput id="FB2_I5" signal="PinSignal_U1_Q"/><fbinput id="FB2_I6" signal="PinSignal_U3_CLKDV"/><fbinput id="FB2_I7" signal="PinSignal_U6_Q_0"/><fbinput id="FB2_I8" signal="PinSignal_U6_Q_1"/><fbinput id="FB2_I9" signal="PinSignal_U6_Q_2"/><fbinput id="FB2_I10" signal="PinSignal_U6_Q_3"/><fbinput id="FB2_I11" signal="PinSignal_U6_Q_4"/><fbinput id="FB2_I12" signal="PinSignal_U6_Q_5"/><fbinput id="FB2_I13" signal="PinSignal_U6_Q_6"/><fbinput id="FB2_I14" signal="PinSignal_U6_Q_7"/><fbinput id="FB2_I15" signal="PinSignal_U7_Q_0"/><fbinput id="FB2_I16" signal="PinSignal_U7_Q_1"/><fbinput id="FB2_I17" signal="PinSignal_U8_Q"/><fbinput id="FB2_I18" signal="U5Q0_SPECSIG"/><fbinput id="FB2_I19" signal="U5Q1_SPECSIG"/><fbinput id="FB2_I20" signal="U5Q2_SPECSIG"/><fbinput id="FB2_I21" signal="U5Q3_SPECSIG"/><fbinput id="FB2_I22" signal="U5Q4_SPECSIG"/><fbinput id="FB2_I23" signal="U5Q5_SPECSIG"/><fbinput id="FB2_I24" signal="U5Q6_SPECSIG"/><fbinput id="FB2_I25" signal="U5Q7_SPECSIG"/><fbinput id="FB2_I26" signal="U9Q0_SPECSIG"/><fbinput id="FB2_I27" signal="U9Q1_SPECSIG"/><fbinput id="FB2_I28" signal="X_DC_START"/><fbinput id="FB2_I29" signal="X_PWM_IR_EN"/><fbinput id="FB2_I30" signal="X_PWM_UV_EN"/><PAL><pterm id="FB2_0"><signal id="PinSignal_U19_O"/></pterm><pterm id="FB2_1"><signal id="X_PWM_IR_EN" negated="ON"/><signal id="X_PWM_UV_EN"/></pterm><pterm id="FB2_2"><signal id="X_PWM_IR_EN"/><signal id="X_PWM_UV_EN" negated="ON"/></pterm><pterm id="FB2_3"><signal id="U5Q3_SPECSIG" negated="ON"/><signal id="U5Q0_SPECSIG" negated="ON"/><signal id="U5Q1_SPECSIG" negated="ON"/><signal id="U5Q2_SPECSIG" negated="ON"/><signal id="U5Q4_SPECSIG" negated="ON"/><signal id="U5Q5_SPECSIG" negated="ON"/><signal id="U5Q6_SPECSIG" negated="ON"/><signal id="U5Q7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_4"/><pterm id="FB2_5"><signal id="PinSignal_U3_CLKDV"/></pterm><pterm id="FB2_6"><signal id="X_DC_START" negated="ON"/><signal id="OK_TO_MOVE"/></pterm><pterm id="FB2_7"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN" negated="ON"/><signal id="X_PWM_UV_EN"/></pterm><pterm id="FB2_8"><signal id="LIGHTBARMINUS" negated="ON"/></pterm><pterm id="FB2_9"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q0_SPECSIG" negated="ON"/><signal id="PinSignal_U6_Q_0"/></pterm><pterm id="FB2_10"><signal id="DC_DIRECTION" negated="ON"/></pterm><pterm id="FB2_11"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q0_SPECSIG"/><signal id="PinSignal_U6_Q_0" negated="ON"/></pterm><pterm id="FB2_12"><signal id="DC_DIRECTION"/></pterm><pterm id="FB2_13"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN" negated="ON"/><signal id="X_PWM_UV_EN"/><signal id="U5Q0_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14"><signal id="PinSignal_U8_Q"/></pterm><pterm id="FB2_15"><signal id="PinSignal_U3_CLKDV"/><signal id="PinSignal_U6_Q_1" negated="ON"/></pterm><pterm id="FB2_16"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U9Q1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN" negated="ON"/><signal id="X_PWM_UV_EN"/><signal id="U5Q0_SPECSIG" negated="ON"/><signal id="U5Q1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18"><signal id="PinSignal_U3_CLKDV"/><signal id="PinSignal_U6_Q_2" negated="ON"/></pterm><pterm id="FB2_19"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN" negated="ON"/><signal id="X_PWM_UV_EN"/><signal id="U5Q0_SPECSIG" negated="ON"/><signal id="U5Q1_SPECSIG" negated="ON"/><signal id="U5Q2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_20"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q3_SPECSIG" negated="ON"/><signal id="PinSignal_U6_Q_3"/></pterm><pterm id="FB2_21"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q3_SPECSIG"/><signal id="PinSignal_U6_Q_3" negated="ON"/></pterm><pterm id="FB2_22"><signal id="U5Q5_SPECSIG"/></pterm><pterm id="FB2_23"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U5Q3_SPECSIG" negated="ON"/><signal id="X_PWM_IR_EN" negated="ON"/><signal id="X_PWM_UV_EN"/><signal id="U5Q0_SPECSIG" negated="ON"/><signal id="U5Q1_SPECSIG" negated="ON"/><signal id="U5Q2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_24"><signal id="U5Q4_SPECSIG"/></pterm><pterm id="FB2_25"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q4_SPECSIG" negated="ON"/><signal id="PinSignal_U6_Q_4"/></pterm><pterm id="FB2_26"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q4_SPECSIG"/><signal id="PinSignal_U6_Q_4" negated="ON"/></pterm><pterm id="FB2_27"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U5Q3_SPECSIG" negated="ON"/><signal id="X_PWM_IR_EN" negated="ON"/><signal id="X_PWM_UV_EN"/><signal id="U5Q0_SPECSIG" negated="ON"/><signal id="U5Q1_SPECSIG" negated="ON"/><signal id="U5Q2_SPECSIG" negated="ON"/><signal id="U5Q4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_28"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q5_SPECSIG" negated="ON"/><signal id="PinSignal_U6_Q_5"/></pterm><pterm id="FB2_29"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q5_SPECSIG"/><signal id="PinSignal_U6_Q_5" negated="ON"/></pterm><pterm id="FB2_30"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U5Q3_SPECSIG" negated="ON"/><signal id="X_PWM_IR_EN" negated="ON"/><signal id="X_PWM_UV_EN"/><signal id="U5Q0_SPECSIG" negated="ON"/><signal id="U5Q1_SPECSIG" negated="ON"/><signal id="U5Q2_SPECSIG" negated="ON"/><signal id="U5Q4_SPECSIG" negated="ON"/><signal id="U5Q5_SPECSIG" negated="ON"/></pterm><pterm id="FB2_31"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q6_SPECSIG" negated="ON"/><signal id="PinSignal_U6_Q_6"/></pterm><pterm id="FB2_32"><signal id="PinSignal_U1_Q"/></pterm><pterm id="FB2_33"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q6_SPECSIG"/><signal id="PinSignal_U6_Q_6" negated="ON"/></pterm><pterm id="FB2_34"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U5Q2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_35"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U5Q3_SPECSIG" negated="ON"/><signal id="X_PWM_IR_EN" negated="ON"/><signal id="X_PWM_UV_EN"/><signal id="U5Q0_SPECSIG" negated="ON"/><signal id="U5Q1_SPECSIG" negated="ON"/><signal id="U5Q2_SPECSIG" negated="ON"/><signal id="U5Q4_SPECSIG" negated="ON"/><signal id="U5Q5_SPECSIG" negated="ON"/><signal id="U5Q6_SPECSIG" negated="ON"/></pterm><pterm id="FB2_36"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U5Q1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_37"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q7_SPECSIG" negated="ON"/><signal id="PinSignal_U6_Q_7"/></pterm><pterm id="FB2_38"><signal id="PinSignal_U3_CLKDV"/><signal id="U5Q7_SPECSIG"/><signal id="PinSignal_U6_Q_7" negated="ON"/></pterm><pterm id="FB2_39"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN"/><signal id="X_PWM_UV_EN" negated="ON"/></pterm><pterm id="FB2_40"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q0_SPECSIG" negated="ON"/><signal id="PinSignal_U7_Q_0"/></pterm><pterm id="FB2_41"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q0_SPECSIG"/><signal id="PinSignal_U7_Q_0" negated="ON"/></pterm><pterm id="FB2_42"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN"/><signal id="X_PWM_UV_EN" negated="ON"/><signal id="U9Q0_SPECSIG" negated="ON"/></pterm><pterm id="FB2_43"><signal id="PinSignal_U3_CLKDV"/><signal id="PinSignal_U7_Q_1" negated="ON"/></pterm></PAL><bct id="FB2_bct0" use="sr"><eq_pterm ptindx="FB2_0"/></bct><bct id="FB2_bct1" negated="ON" use="sr"><eq_pterm ptindx="FB2_1"/></bct><bct id="FB2_bct2" negated="ON" use="sr"><eq_pterm ptindx="FB2_2"/></bct><bct id="FB2_bct3" use="sr"><eq_pterm ptindx="FB2_3"/></bct><bct id="FB2_bct4" use="clk"><eq_pterm ptindx="FB2_4"/></bct><bct id="FB2_bct5" use="clk"><eq_pterm ptindx="FB2_5"/></bct><bct id="FB2_bct6" use="clk"><eq_pterm ptindx="FB2_6"/></bct><bct id="FB2_bct7" use=""/><equation id="X_HOME"><d1><eq_pterm ptindx="FB2_8"/></d1></equation><equation id="IN1"><d1><eq_pterm ptindx="FB2_10"/></d1><clk><eq_pterm ptindx="FB2_6"/></clk><reset><eq_pterm ptindx="FB2_0"/></reset><prld ptindx="GND"/></equation><equation id="IN2"><d1><eq_pterm ptindx="FB2_12"/></d1><clk><eq_pterm ptindx="FB2_6"/></clk><reset><eq_pterm ptindx="FB2_0"/></reset><prld ptindx="GND"/></equation><equation id="PWM_UV_OUT" regUse="LATCH"><d1><eq_pterm ptindx="FB2_14"/></d1><clk><eq_pterm ptindx="VCC"/></clk><reset><eq_pterm ptindx="FB2_2"/></reset><prld ptindx="GND"/></equation><equation id="U9Q1_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB2_16"/></d1><d2><eq_pterm ptindx="FB2_43"/><eq_pterm ptindx="FB2_42"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U9Q0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_40"/><eq_pterm ptindx="FB2_39"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U1_Q"><d2><eq_pterm ptindx="VCC"/></d2><clk negated="ON"><eq_pterm ptindx="FB2_5"/></clk><reset><eq_pterm ptindx="FB2_3"/></reset><prld ptindx="GND"/></equation><equation id="U5Q5_SPECSIG"><d1><eq_pterm ptindx="FB2_22"/></d1><d2><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_28"/><eq_pterm ptindx="FB2_27"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U5Q4_SPECSIG"><d1><eq_pterm ptindx="FB2_24"/></d1><d2><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_25"/><eq_pterm ptindx="FB2_23"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U5Q3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_20"/><eq_pterm ptindx="FB2_19"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U5Q7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_38"/><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_35"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U5Q6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_30"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="PWM_IR_OUT" regUse="LATCH"><d1><eq_pterm ptindx="FB2_32"/></d1><clk><eq_pterm ptindx="VCC"/></clk><reset><eq_pterm ptindx="FB2_1"/></reset><prld ptindx="GND"/></equation><equation id="U5Q2_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB2_34"/></d1><d2><eq_pterm ptindx="FB2_18"/><eq_pterm ptindx="FB2_17"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U5Q1_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB2_36"/></d1><d2><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_13"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U5Q0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_7"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB3" pinUse="9"><macrocell id="FB3_MC1" sigUse="10" signal="U12Q6_SPECSIG"><eq_pterm ptindx="FB3_25"/><eq_pterm ptindx="FB3_24"/><eq_pterm ptindx="FB3_23"/></macrocell><macrocell id="FB3_MC2" pin="FB3_MC2_PIN62" sigUse="4" signal="U12Q0_SPECSIG"><eq_pterm ptindx="FB3_3"/><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_1"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PIN61" sigUse="9" signal="PinSignal_U11_Q"/><macrocell id="FB3_MC4" inreg="PinSignal_U10_Q_0" pin="FB3_MC4_PIN60" sigUse="1"/><macrocell id="FB3_MC5" sigUse="9" signal="U12Q5_SPECSIG"><eq_pterm ptindx="FB3_16"/><eq_pterm ptindx="FB3_21"/><eq_pterm ptindx="FB3_20"/><eq_pterm ptindx="FB3_19"/></macrocell><macrocell id="FB3_MC6" inreg="PinSignal_U10_Q_2" pin="FB3_MC6_PIN58" sigUse="1"/><macrocell id="FB3_MC7" inreg="PinSignal_U10_Q_1" pin="FB3_MC7_PIN57" sigUse="1"/><macrocell id="FB3_MC8" sigUse="8" signal="U12Q4_SPECSIG"><eq_pterm ptindx="FB3_22"/><eq_pterm ptindx="FB3_18"/><eq_pterm ptindx="FB3_17"/><eq_pterm ptindx="FB3_15"/></macrocell><macrocell id="FB3_MC9" sigUse="7" signal="U12Q3_SPECSIG"><eq_pterm ptindx="FB3_14"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_12"/></macrocell><macrocell id="FB3_MC10" sigUse="6" signal="U12Q2_SPECSIG"><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_9"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN56" sigUse="11" signal="U12Q7_SPECSIG"><eq_pterm ptindx="FB3_28"/><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_26"/></macrocell><macrocell id="FB3_MC12" inreg="PinSignal_U10_Q_3" pin="FB3_MC12_PIN55" sigUse="1"/><macrocell id="FB3_MC13" inreg="PinSignal_U10_Q_4" pin="FB3_MC13_PIN54" sigUse="1"/><macrocell id="FB3_MC14" inreg="PinSignal_U10_Q_5" pin="FB3_MC14_PIN53" sigUse="1"/><macrocell id="FB3_MC15" inreg="PinSignal_U10_Q_7" pin="FB3_MC15_PIN52" sigUse="1"/><macrocell id="FB3_MC16" sigUse="5" signal="U12Q1_SPECSIG"><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_6"/></macrocell><fbinput id="FB3_I1" signal="PWM_WHT_LOAD"/><fbinput id="FB3_I2" signal="PinSignal_U10_Q_0"/><fbinput id="FB3_I3" signal="PinSignal_U10_Q_1"/><fbinput id="FB3_I4" signal="PinSignal_U10_Q_2"/><fbinput id="FB3_I5" signal="PinSignal_U10_Q_3"/><fbinput id="FB3_I6" signal="PinSignal_U10_Q_4"/><fbinput id="FB3_I7" signal="PinSignal_U10_Q_5"/><fbinput id="FB3_I8" signal="PinSignal_U10_Q_6"/><fbinput id="FB3_I9" signal="PinSignal_U10_Q_7"/><fbinput id="FB3_I10" signal="PinSignal_U3_CLKDV"/><fbinput id="FB3_I11" signal="U12Q0_SPECSIG"/><fbinput id="FB3_I12" signal="U12Q1_SPECSIG"/><fbinput id="FB3_I13" signal="U12Q2_SPECSIG"/><fbinput id="FB3_I14" signal="U12Q3_SPECSIG"/><fbinput id="FB3_I15" signal="U12Q4_SPECSIG"/><fbinput id="FB3_I16" signal="U12Q5_SPECSIG"/><fbinput id="FB3_I17" signal="U12Q6_SPECSIG"/><fbinput id="FB3_I18" signal="U12Q7_SPECSIG"/><fbinput id="FB3_I19" signal="X_PWM_WHT_EN"/><PAL><pterm id="FB3_0"><signal id="U12Q3_SPECSIG" negated="ON"/><signal id="U12Q0_SPECSIG" negated="ON"/><signal id="U12Q1_SPECSIG" negated="ON"/><signal id="U12Q2_SPECSIG" negated="ON"/><signal id="U12Q4_SPECSIG" negated="ON"/><signal id="U12Q5_SPECSIG" negated="ON"/><signal id="U12Q6_SPECSIG" negated="ON"/><signal id="U12Q7_SPECSIG" negated="ON"/></pterm><pterm id="FB3_1"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_WHT_EN" negated="ON"/><signal id="U12Q0_SPECSIG"/></pterm><pterm id="FB3_2"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_WHT_EN"/><signal id="U12Q0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_3"><signal id="PinSignal_U3_CLKDV"/><signal id="PinSignal_U10_Q_0" negated="ON"/></pterm><pterm id="FB3_4"><signal id="PWM_WHT_LOAD"/></pterm><pterm id="FB3_5"><signal id="PinSignal_U3_CLKDV"/></pterm><pterm id="FB3_6"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_WHT_EN" negated="ON"/><signal id="U12Q0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_7"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q1_SPECSIG" negated="ON"/><signal id="PinSignal_U10_Q_1"/></pterm><pterm id="FB3_8"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q1_SPECSIG"/><signal id="PinSignal_U10_Q_1" negated="ON"/></pterm><pterm id="FB3_9"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_WHT_EN" negated="ON"/><signal id="U12Q0_SPECSIG" negated="ON"/><signal id="U12Q1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_10"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q2_SPECSIG" negated="ON"/><signal id="PinSignal_U10_Q_2"/></pterm><pterm id="FB3_11"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q2_SPECSIG"/><signal id="PinSignal_U10_Q_2" negated="ON"/></pterm><pterm id="FB3_12"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_WHT_EN" negated="ON"/><signal id="U12Q0_SPECSIG" negated="ON"/><signal id="U12Q1_SPECSIG" negated="ON"/><signal id="U12Q2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_13"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q3_SPECSIG" negated="ON"/><signal id="PinSignal_U10_Q_3"/></pterm><pterm id="FB3_14"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q3_SPECSIG"/><signal id="PinSignal_U10_Q_3" negated="ON"/></pterm><pterm id="FB3_15"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U12Q3_SPECSIG" negated="ON"/><signal id="X_PWM_WHT_EN" negated="ON"/><signal id="U12Q0_SPECSIG" negated="ON"/><signal id="U12Q1_SPECSIG" negated="ON"/><signal id="U12Q2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16"><signal id="U12Q5_SPECSIG"/></pterm><pterm id="FB3_17"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q4_SPECSIG" negated="ON"/><signal id="PinSignal_U10_Q_4"/></pterm><pterm id="FB3_18"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q4_SPECSIG"/><signal id="PinSignal_U10_Q_4" negated="ON"/></pterm><pterm id="FB3_19"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U12Q3_SPECSIG" negated="ON"/><signal id="X_PWM_WHT_EN" negated="ON"/><signal id="U12Q0_SPECSIG" negated="ON"/><signal id="U12Q1_SPECSIG" negated="ON"/><signal id="U12Q2_SPECSIG" negated="ON"/><signal id="U12Q4_SPECSIG" negated="ON"/></pterm><pterm id="FB3_20"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q5_SPECSIG" negated="ON"/><signal id="PinSignal_U10_Q_5"/></pterm><pterm id="FB3_21"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q5_SPECSIG"/><signal id="PinSignal_U10_Q_5" negated="ON"/></pterm><pterm id="FB3_22"><signal id="U12Q4_SPECSIG"/></pterm><pterm id="FB3_23"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U12Q3_SPECSIG" negated="ON"/><signal id="X_PWM_WHT_EN" negated="ON"/><signal id="U12Q0_SPECSIG" negated="ON"/><signal id="U12Q1_SPECSIG" negated="ON"/><signal id="U12Q2_SPECSIG" negated="ON"/><signal id="U12Q4_SPECSIG" negated="ON"/><signal id="U12Q5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_24"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q6_SPECSIG" negated="ON"/><signal id="PinSignal_U10_Q_6"/></pterm><pterm id="FB3_25"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q6_SPECSIG"/><signal id="PinSignal_U10_Q_6" negated="ON"/></pterm><pterm id="FB3_26"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U12Q3_SPECSIG" negated="ON"/><signal id="X_PWM_WHT_EN" negated="ON"/><signal id="U12Q0_SPECSIG" negated="ON"/><signal id="U12Q1_SPECSIG" negated="ON"/><signal id="U12Q2_SPECSIG" negated="ON"/><signal id="U12Q4_SPECSIG" negated="ON"/><signal id="U12Q5_SPECSIG" negated="ON"/><signal id="U12Q6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_27"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q7_SPECSIG" negated="ON"/><signal id="PinSignal_U10_Q_7"/></pterm><pterm id="FB3_28"><signal id="PinSignal_U3_CLKDV"/><signal id="U12Q7_SPECSIG"/><signal id="PinSignal_U10_Q_7" negated="ON"/></pterm></PAL><bct id="FB3_bct0" use="sr"><eq_pterm ptindx="FB3_0"/></bct><bct id="FB3_bct1" use=""/><bct id="FB3_bct2" use=""/><bct id="FB3_bct3" use=""/><bct id="FB3_bct4" use="clk"><eq_pterm ptindx="FB3_4"/></bct><bct id="FB3_bct5" use="clk"><eq_pterm ptindx="FB3_5"/></bct><bct id="FB3_bct6" use=""/><bct id="FB3_bct7" use=""/><equation id="U12Q6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_25"/><eq_pterm ptindx="FB3_24"/><eq_pterm ptindx="FB3_23"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U12Q0_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB3_3"/><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_1"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U11_Q"><d2><eq_pterm ptindx="VCC"/></d2><clk negated="ON"><eq_pterm ptindx="FB3_5"/></clk><reset><eq_pterm ptindx="FB3_0"/></reset><prld ptindx="GND"/></equation><equation id="PinSignal_U10_Q_0"><inreg inputs="PWM_D0_SPECSIG"/><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="U12Q5_SPECSIG"><d1><eq_pterm ptindx="FB3_16"/></d1><d2><eq_pterm ptindx="FB3_21"/><eq_pterm ptindx="FB3_20"/><eq_pterm ptindx="FB3_19"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U10_Q_2"><inreg inputs="PWM_D2_SPECSIG"/><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U10_Q_1"><inreg inputs="PWM_D1_SPECSIG"/><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="U12Q4_SPECSIG"><d1><eq_pterm ptindx="FB3_22"/></d1><d2><eq_pterm ptindx="FB3_18"/><eq_pterm ptindx="FB3_17"/><eq_pterm ptindx="FB3_15"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U12Q3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_14"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_12"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U12Q2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_9"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U12Q7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_28"/><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_26"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U10_Q_3"><inreg inputs="PWM_D3_SPECSIG"/><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U10_Q_4"><inreg inputs="PWM_D4_SPECSIG"/><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U10_Q_5"><inreg inputs="PWM_D5_SPECSIG"/><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U10_Q_7"><inreg inputs="PWM_D7_SPECSIG"/><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="U12Q1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_6"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB4" pinUse="6"><macrocell id="FB4_MC1" sigUse="12" signal="U9Q7_SPECSIG"><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_27"/><eq_pterm ptindx="FB4_25"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN40" sigUse="2" signal="PinSignal_U6_Q_5"><eq_pterm ptindx="FB4_10"/></macrocell><macrocell id="FB4_MC3" pin="FB4_MC3_PIN41" sigUse="2" signal="PinSignal_U6_Q_4"><eq_pterm ptindx="FB4_12"/></macrocell><macrocell id="FB4_MC4" pin="FB4_MC4_PIN42" sigUse="2" signal="PinSignal_U6_Q_3"><eq_pterm ptindx="FB4_14"/></macrocell><macrocell id="FB4_MC5" pin="FB4_MC5_PIN44" sigUse="2" signal="PinSignal_U6_Q_2"><eq_pterm ptindx="FB4_16"/></macrocell><macrocell id="FB4_MC6" pin="FB4_MC6_PIN45" sigUse="2" signal="OK_TO_MOVE"><eq_pterm ptindx="FB4_18"/></macrocell><macrocell id="FB4_MC7" pin="FB4_MC7_PIN46" sigUse="2" signal="PinSignal_U6_Q_1"><eq_pterm ptindx="FB4_20"/></macrocell><macrocell id="FB4_MC8" sigUse="11" signal="U9Q6_SPECSIG"><eq_pterm ptindx="FB4_23"/><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_21"/></macrocell><macrocell id="FB4_MC9" sigUse="10" signal="U9Q5_SPECSIG"><eq_pterm ptindx="FB4_24"/><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_17"/><eq_pterm ptindx="FB4_15"/></macrocell><macrocell id="FB4_MC10" sigUse="9" signal="U9Q4_SPECSIG"><eq_pterm ptindx="FB4_26"/><eq_pterm ptindx="FB4_13"/><eq_pterm ptindx="FB4_11"/><eq_pterm ptindx="FB4_9"/></macrocell><macrocell id="FB4_MC11" pin="FB4_MC11_PIN47" sigUse="2" signal="PinSignal_U6_Q_0"><eq_pterm ptindx="FB4_28"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN48" sigUse="8" signal="PinSignal_U3_CLKDV"><eq_pterm ptindx="FB4_30"/></macrocell><macrocell id="FB4_MC13" inreg="PinSignal_U10_Q_6" pin="FB4_MC13_PIN49" sigUse="1"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN50" sigUse="9" signal="PinSignal_U8_Q"/><macrocell id="FB4_MC15" sigUse="8" signal="U9Q3_SPECSIG"><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_7"/><eq_pterm ptindx="FB4_3"/></macrocell><macrocell id="FB4_MC16" sigUse="7" signal="U9Q2_SPECSIG"><eq_pterm ptindx="FB4_38"/><eq_pterm ptindx="FB4_2"/><eq_pterm ptindx="FB4_1"/></macrocell><fbinput id="FB4_I1" signal="DEC_AXIS_OK"/><fbinput id="FB4_I2" signal="PWM_D0_SPECSIG"/><fbinput id="FB4_I3" signal="PWM_D1_SPECSIG"/><fbinput id="FB4_I4" signal="PWM_D2_SPECSIG"/><fbinput id="FB4_I5" signal="PWM_D3_SPECSIG"/><fbinput id="FB4_I6" signal="PWM_D4_SPECSIG"/><fbinput id="FB4_I7" signal="PWM_D5_SPECSIG"/><fbinput id="FB4_I8" signal="PWM_IR_LOAD"/><fbinput id="FB4_I9" signal="PWM_WHT_LOAD"/><fbinput id="FB4_I10" signal="PinSignal_U3_CLKDV"/><fbinput id="FB4_I11" signal="PinSignal_U7_Q_2"/><fbinput id="FB4_I12" signal="PinSignal_U7_Q_3"/><fbinput id="FB4_I13" signal="PinSignal_U7_Q_4"/><fbinput id="FB4_I14" signal="PinSignal_U7_Q_5"/><fbinput id="FB4_I15" signal="PinSignal_U7_Q_6"/><fbinput id="FB4_I16" signal="PinSignal_U7_Q_7"/><fbinput id="FB4_I17" signal="U3i0_SPECSIG"/><fbinput id="FB4_I18" signal="U3i1_SPECSIG"/><fbinput id="FB4_I19" signal="U3i2_SPECSIG"/><fbinput id="FB4_I20" signal="U3i3_SPECSIG"/><fbinput id="FB4_I21" signal="U3i4_SPECSIG"/><fbinput id="FB4_I22" signal="U3i5_SPECSIG"/><fbinput id="FB4_I23" signal="U3i6_SPECSIG"/><fbinput id="FB4_I24" signal="U3i7_SPECSIG"/><fbinput id="FB4_I25" signal="U9Q0_SPECSIG"/><fbinput id="FB4_I26" signal="U9Q1_SPECSIG"/><fbinput id="FB4_I27" signal="U9Q2_SPECSIG"/><fbinput id="FB4_I28" signal="U9Q3_SPECSIG"/><fbinput id="FB4_I29" signal="U9Q4_SPECSIG"/><fbinput id="FB4_I30" signal="U9Q5_SPECSIG"/><fbinput id="FB4_I31" signal="U9Q6_SPECSIG"/><fbinput id="FB4_I32" signal="U9Q7_SPECSIG"/><fbinput id="FB4_I33" signal="X_PWM_IR_EN"/><fbinput id="FB4_I34" signal="X_PWM_UV_EN"/><fbinput id="FB4_I35" signal="X_RA_AXIS_OK"/><PAL><pterm id="FB4_0"><signal id="U9Q3_SPECSIG" negated="ON"/><signal id="U9Q0_SPECSIG" negated="ON"/><signal id="U9Q1_SPECSIG" negated="ON"/><signal id="U9Q2_SPECSIG" negated="ON"/><signal id="U9Q4_SPECSIG" negated="ON"/><signal id="U9Q5_SPECSIG" negated="ON"/><signal id="U9Q6_SPECSIG" negated="ON"/><signal id="U9Q7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_1"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN"/><signal id="X_PWM_UV_EN" negated="ON"/><signal id="U9Q0_SPECSIG" negated="ON"/><signal id="U9Q1_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2"><signal id="PinSignal_U3_CLKDV"/><signal id="PinSignal_U7_Q_2" negated="ON"/></pterm><pterm id="FB4_3"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN"/><signal id="X_PWM_UV_EN" negated="ON"/><signal id="U9Q0_SPECSIG" negated="ON"/><signal id="U9Q1_SPECSIG" negated="ON"/><signal id="U9Q2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_4"><signal id="PWM_WHT_LOAD"/></pterm><pterm id="FB4_5"><signal id="PWM_IR_LOAD"/></pterm><pterm id="FB4_6"><signal id="PinSignal_U3_CLKDV"/></pterm><pterm id="FB4_7"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q3_SPECSIG" negated="ON"/><signal id="PinSignal_U7_Q_3"/></pterm><pterm id="FB4_8"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q3_SPECSIG"/><signal id="PinSignal_U7_Q_3" negated="ON"/></pterm><pterm id="FB4_9"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN"/><signal id="X_PWM_UV_EN" negated="ON"/><signal id="U9Q3_SPECSIG" negated="ON"/><signal id="U9Q0_SPECSIG" negated="ON"/><signal id="U9Q1_SPECSIG" negated="ON"/><signal id="U9Q2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_10"><signal id="PWM_D5_SPECSIG"/></pterm><pterm id="FB4_11"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q4_SPECSIG" negated="ON"/><signal id="PinSignal_U7_Q_4"/></pterm><pterm id="FB4_12"><signal id="PWM_D4_SPECSIG"/></pterm><pterm id="FB4_13"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q4_SPECSIG"/><signal id="PinSignal_U7_Q_4" negated="ON"/></pterm><pterm id="FB4_14"><signal id="PWM_D3_SPECSIG"/></pterm><pterm id="FB4_15"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN"/><signal id="X_PWM_UV_EN" negated="ON"/><signal id="U9Q3_SPECSIG" negated="ON"/><signal id="U9Q0_SPECSIG" negated="ON"/><signal id="U9Q1_SPECSIG" negated="ON"/><signal id="U9Q2_SPECSIG" negated="ON"/><signal id="U9Q4_SPECSIG" negated="ON"/></pterm><pterm id="FB4_16"><signal id="PWM_D2_SPECSIG"/></pterm><pterm id="FB4_17"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q5_SPECSIG" negated="ON"/><signal id="PinSignal_U7_Q_5"/></pterm><pterm id="FB4_18"><signal id="DEC_AXIS_OK"/><signal id="X_RA_AXIS_OK" negated="ON"/></pterm><pterm id="FB4_19"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q5_SPECSIG"/><signal id="PinSignal_U7_Q_5" negated="ON"/></pterm><pterm id="FB4_20"><signal id="PWM_D1_SPECSIG"/></pterm><pterm id="FB4_21"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN"/><signal id="X_PWM_UV_EN" negated="ON"/><signal id="U9Q3_SPECSIG" negated="ON"/><signal id="U9Q0_SPECSIG" negated="ON"/><signal id="U9Q1_SPECSIG" negated="ON"/><signal id="U9Q2_SPECSIG" negated="ON"/><signal id="U9Q4_SPECSIG" negated="ON"/><signal id="U9Q5_SPECSIG" negated="ON"/></pterm><pterm id="FB4_22"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q6_SPECSIG" negated="ON"/><signal id="PinSignal_U7_Q_6"/></pterm><pterm id="FB4_23"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q6_SPECSIG"/><signal id="PinSignal_U7_Q_6" negated="ON"/></pterm><pterm id="FB4_24"><signal id="U9Q5_SPECSIG"/></pterm><pterm id="FB4_25"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="X_PWM_IR_EN"/><signal id="X_PWM_UV_EN" negated="ON"/><signal id="U9Q3_SPECSIG" negated="ON"/><signal id="U9Q0_SPECSIG" negated="ON"/><signal id="U9Q1_SPECSIG" negated="ON"/><signal id="U9Q2_SPECSIG" negated="ON"/><signal id="U9Q4_SPECSIG" negated="ON"/><signal id="U9Q5_SPECSIG" negated="ON"/><signal id="U9Q6_SPECSIG" negated="ON"/></pterm><pterm id="FB4_26"><signal id="U9Q4_SPECSIG"/></pterm><pterm id="FB4_27"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q7_SPECSIG" negated="ON"/><signal id="PinSignal_U7_Q_7"/></pterm><pterm id="FB4_28"><signal id="PWM_D0_SPECSIG"/></pterm><pterm id="FB4_29"><signal id="PinSignal_U3_CLKDV"/><signal id="U9Q7_SPECSIG"/><signal id="PinSignal_U7_Q_7" negated="ON"/></pterm><pterm id="FB4_30"><signal id="U3i0_SPECSIG" negated="ON"/><signal id="U3i1_SPECSIG" negated="ON"/><signal id="U3i2_SPECSIG" negated="ON"/><signal id="U3i3_SPECSIG" negated="ON"/><signal id="U3i4_SPECSIG" negated="ON"/><signal id="U3i5_SPECSIG" negated="ON"/><signal id="U3i6_SPECSIG" negated="ON"/><signal id="U3i7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_38"><signal id="PinSignal_U3_CLKDV" negated="ON"/><signal id="U9Q2_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB4_bct0" use="sr"><eq_pterm ptindx="FB4_0"/></bct><bct id="FB4_bct1" use=""/><bct id="FB4_bct2" use=""/><bct id="FB4_bct3" use=""/><bct id="FB4_bct4" use="clk"><eq_pterm ptindx="FB4_4"/></bct><bct id="FB4_bct5" use="clk"><eq_pterm ptindx="FB4_5"/></bct><bct id="FB4_bct6" use="clk"><eq_pterm ptindx="FB4_6"/></bct><bct id="FB4_bct7" use=""/><equation id="U9Q7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_27"/><eq_pterm ptindx="FB4_25"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U6_Q_5"><d1><eq_pterm ptindx="FB4_10"/></d1><clk><eq_pterm ptindx="FB4_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U6_Q_4"><d1><eq_pterm ptindx="FB4_12"/></d1><clk><eq_pterm ptindx="FB4_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U6_Q_3"><d1><eq_pterm ptindx="FB4_14"/></d1><clk><eq_pterm ptindx="FB4_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U6_Q_2"><d1><eq_pterm ptindx="FB4_16"/></d1><clk><eq_pterm ptindx="FB4_5"/></clk><prld ptindx="GND"/></equation><equation id="OK_TO_MOVE"><d1><eq_pterm ptindx="FB4_18"/></d1></equation><equation id="PinSignal_U6_Q_1"><d1><eq_pterm ptindx="FB4_20"/></d1><clk><eq_pterm ptindx="FB4_5"/></clk><prld ptindx="GND"/></equation><equation id="U9Q6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_23"/><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_21"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U9Q5_SPECSIG"><d1><eq_pterm ptindx="FB4_24"/></d1><d2><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_17"/><eq_pterm ptindx="FB4_15"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U9Q4_SPECSIG"><d1><eq_pterm ptindx="FB4_26"/></d1><d2><eq_pterm ptindx="FB4_13"/><eq_pterm ptindx="FB4_11"/><eq_pterm ptindx="FB4_9"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U6_Q_0"><d1><eq_pterm ptindx="FB4_28"/></d1><clk><eq_pterm ptindx="FB4_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U3_CLKDV"><d1><eq_pterm ptindx="FB4_30"/></d1><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U10_Q_6"><inreg inputs="PWM_D6_SPECSIG"/><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U8_Q"><d2><eq_pterm ptindx="VCC"/></d2><clk negated="ON"><eq_pterm ptindx="FB4_6"/></clk><reset><eq_pterm ptindx="FB4_0"/></reset><prld ptindx="GND"/></equation><equation id="U9Q3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_7"/><eq_pterm ptindx="FB4_3"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation><equation id="U9Q2_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB4_38"/></d1><d2><eq_pterm ptindx="FB4_2"/><eq_pterm ptindx="FB4_1"/></d2><clk><eq_pterm ptindx="FB1_7"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB5" pinUse="3"><macrocell id="FB5_MC1" pin="FB5_MC1_PIN2"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN1"/><macrocell id="FB5_MC3" pin="FB5_MC3_PIN100" sigUse="2" signal="PWM_WHT_OUT"><eq_pterm ptindx="FB5_12"/></macrocell><macrocell id="FB5_MC4" pin="FB5_MC4_PIN99"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN98" sigUse="4" signal="PinSignal_U19_O"><eq_pterm ptindx="FB5_1"/><eq_pterm ptindx="FB5_2"/></macrocell><macrocell id="FB5_MC6" pin="FB5_MC6_PIN97" sigUse="2" signal="PinSignal_U7_Q_5"><eq_pterm ptindx="FB5_18"/></macrocell><macrocell id="FB5_MC7" pin="FB5_MC7_PIN96" sigUse="2" signal="PinSignal_U7_Q_4"><eq_pterm ptindx="FB5_20"/></macrocell><macrocell id="FB5_MC8" sigUse="2" signal="PinSignal_U7_Q_1"><eq_pterm ptindx="FB5_22"/></macrocell><macrocell id="FB5_MC9" sigUse="2" signal="PinSignal_U7_Q_0"><eq_pterm ptindx="FB5_24"/></macrocell><macrocell id="FB5_MC10" sigUse="2" signal="PinSignal_U7_Q_7"><eq_pterm ptindx="FB5_26"/></macrocell><macrocell id="FB5_MC11" sigUse="2" signal="PinSignal_U7_Q_6"><eq_pterm ptindx="FB5_28"/></macrocell><macrocell id="FB5_MC12" sigUse="2" signal="PinSignal_U6_Q_7"><eq_pterm ptindx="FB5_26"/></macrocell><macrocell id="FB5_MC13" pin="FB5_MC13_PIN94" sigUse="1" signal="IR_STRIP"><eq_pterm ptindx="FB5_32"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN93" sigUse="2" signal="PinSignal_U7_Q_3"><eq_pterm ptindx="FB5_34"/></macrocell><macrocell id="FB5_MC15" pin="FB5_MC15_PIN92" sigUse="2" signal="PinSignal_U7_Q_2"><eq_pterm ptindx="FB5_36"/></macrocell><macrocell id="FB5_MC16" sigUse="2" signal="PinSignal_U6_Q_6"><eq_pterm ptindx="FB5_28"/></macrocell><fbinput id="FB5_I1" signal="DEPLOYED_1"/><fbinput id="FB5_I2" signal="IN1"/><fbinput id="FB5_I3" signal="IN2"/><fbinput id="FB5_I4" signal="PWM_D0_SPECSIG"/><fbinput id="FB5_I5" signal="PWM_D1_SPECSIG"/><fbinput id="FB5_I6" signal="PWM_D2_SPECSIG"/><fbinput id="FB5_I7" signal="PWM_D3_SPECSIG"/><fbinput id="FB5_I8" signal="PWM_D4_SPECSIG"/><fbinput id="FB5_I9" signal="PWM_D5_SPECSIG"/><fbinput id="FB5_I10" signal="PWM_D6_SPECSIG"/><fbinput id="FB5_I11" signal="PWM_D7_SPECSIG"/><fbinput id="FB5_I12" signal="PWM_IR_LOAD"/><fbinput id="FB5_I13" signal="PWM_UV_LOAD"/><fbinput id="FB5_I14" signal="PinSignal_U11_Q"/><fbinput id="FB5_I15" signal="STOWED_1"/><fbinput id="FB5_I16" signal="UV_STRIP"/><fbinput id="FB5_I17" signal="X_PWM_WHT_EN"/><PAL><pterm id="FB5_0"><signal id="X_PWM_WHT_EN"/></pterm><pterm id="FB5_1"><signal id="IN1"/><signal id="STOWED_1"/></pterm><pterm id="FB5_2"><signal id="IN2"/><signal id="DEPLOYED_1"/></pterm><pterm id="FB5_4"/><pterm id="FB5_5"><signal id="PWM_UV_LOAD"/></pterm><pterm id="FB5_6"><signal id="PWM_IR_LOAD"/></pterm><pterm id="FB5_12"><signal id="PinSignal_U11_Q"/></pterm><pterm id="FB5_18"><signal id="PWM_D5_SPECSIG"/></pterm><pterm id="FB5_20"><signal id="PWM_D4_SPECSIG"/></pterm><pterm id="FB5_22"><signal id="PWM_D1_SPECSIG"/></pterm><pterm id="FB5_24"><signal id="PWM_D0_SPECSIG"/></pterm><pterm id="FB5_26"><signal id="PWM_D7_SPECSIG"/></pterm><pterm id="FB5_28"><signal id="PWM_D6_SPECSIG"/></pterm><pterm id="FB5_30"><signal id="PWM_D7_SPECSIG"/></pterm><pterm id="FB5_32"><signal id="UV_STRIP" negated="ON"/></pterm><pterm id="FB5_34"><signal id="PWM_D3_SPECSIG"/></pterm><pterm id="FB5_36"><signal id="PWM_D2_SPECSIG"/></pterm><pterm id="FB5_38"><signal id="PWM_D6_SPECSIG"/></pterm></PAL><bct id="FB5_bct0" use="sr"><eq_pterm ptindx="FB5_0"/></bct><bct id="FB5_bct1" use=""/><bct id="FB5_bct2" use=""/><bct id="FB5_bct3" use=""/><bct id="FB5_bct4" use="clk"><eq_pterm ptindx="FB5_4"/></bct><bct id="FB5_bct5" use="clk"><eq_pterm ptindx="FB5_5"/></bct><bct id="FB5_bct6" use="clk"><eq_pterm ptindx="FB5_6"/></bct><bct id="FB5_bct7" use=""/><equation id="PWM_WHT_OUT" regUse="LATCH"><d1><eq_pterm ptindx="FB5_12"/></d1><clk><eq_pterm ptindx="VCC"/></clk><reset><eq_pterm ptindx="FB5_0"/></reset><prld ptindx="GND"/></equation><equation id="PinSignal_U19_O"><d2><eq_pterm ptindx="FB5_1"/><eq_pterm ptindx="FB5_2"/></d2></equation><equation id="PinSignal_U7_Q_5"><d1><eq_pterm ptindx="FB5_18"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U7_Q_4"><d1><eq_pterm ptindx="FB5_20"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U7_Q_1"><d1><eq_pterm ptindx="FB5_22"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U7_Q_0"><d1><eq_pterm ptindx="FB5_24"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U7_Q_7"><d1><eq_pterm ptindx="FB5_26"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U7_Q_6"><d1><eq_pterm ptindx="FB5_28"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U6_Q_7"><d1><eq_pterm ptindx="FB5_26"/></d1><clk><eq_pterm ptindx="FB5_6"/></clk><prld ptindx="GND"/></equation><equation id="IR_STRIP"><d1><eq_pterm ptindx="FB5_32"/></d1></equation><equation id="PinSignal_U7_Q_3"><d1><eq_pterm ptindx="FB5_34"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U7_Q_2"><d1><eq_pterm ptindx="FB5_36"/></d1><clk><eq_pterm ptindx="FB5_5"/></clk><prld ptindx="GND"/></equation><equation id="PinSignal_U6_Q_6"><d1><eq_pterm ptindx="FB5_28"/></d1><clk><eq_pterm ptindx="FB5_6"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB6" pinUse="0"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN4"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN5"/><macrocell id="FB6_MC4" pin="FB6_MC4_PIN6"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN7"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN8"/><macrocell id="FB6_MC7" pin="FB6_MC7_PIN9"/><macrocell id="FB6_MC8"/><macrocell id="FB6_MC9"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11" pin="FB6_MC11_PIN10"/><macrocell id="FB6_MC12"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN12"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN13"/><macrocell id="FB6_MC16" pin="FB6_MC16_PIN14"/><PAL/><bct id="FB6_bct0" use=""/><bct id="FB6_bct1" use=""/><bct id="FB6_bct2" use=""/><bct id="FB6_bct3" use=""/><bct id="FB6_bct4" use=""/><bct id="FB6_bct5" use=""/><bct id="FB6_bct6" use=""/><bct id="FB6_bct7" use=""/></fblock><fblock id="FB7" pinUse="1"><macrocell id="FB7_MC1"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN37"/><macrocell id="FB7_MC3" pin="FB7_MC3_PIN36"/><macrocell id="FB7_MC4" pin="FB7_MC4_PIN35"/><macrocell id="FB7_MC5" pin="FB7_MC5_PIN33"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN32"/><macrocell id="FB7_MC7" pin="FB7_MC7_PIN31"/><macrocell id="FB7_MC8"/><macrocell id="FB7_MC9"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN30"/><macrocell id="FB7_MC12" pin="FB7_MC12_PIN29"/><macrocell id="FB7_MC13" pin="FB7_MC13_PIN28"/><macrocell id="FB7_MC14" pin="FB7_MC14_PIN27"/><macrocell id="FB7_MC15"/><macrocell id="FB7_MC16"/><PAL/><bct id="FB7_bct0" use=""/><bct id="FB7_bct1" use=""/><bct id="FB7_bct2" use=""/><bct id="FB7_bct3" use=""/><bct id="FB7_bct4" use=""/><bct id="FB7_bct5" use=""/><bct id="FB7_bct6" use=""/><bct id="FB7_bct7" use=""/></fblock><fblock id="FB8" pinUse="1"><macrocell id="FB8_MC1"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN15"/><macrocell id="FB8_MC3" pin="FB8_MC3_PIN16"/><macrocell id="FB8_MC4" pin="FB8_MC4_PIN17"/><macrocell id="FB8_MC5"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN19"/><macrocell id="FB8_MC7" pin="FB8_MC7_PIN20"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" pin="FB8_MC11_PIN21"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN22"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIN23"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIN24"/><macrocell id="FB8_MC15" pin="FB8_MC15_PIN25"/><macrocell id="FB8_MC16"/><PAL/><bct id="FB8_bct0" use=""/><bct id="FB8_bct1" use=""/><bct id="FB8_bct2" use=""/><bct id="FB8_bct3" use=""/><bct id="FB8_bct4" use=""/><bct id="FB8_bct5" use=""/><bct id="FB8_bct6" use=""/><bct id="FB8_bct7" use=""/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'Point4_Lambert_PLD_Project_revC.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'CLK_20MHZ' based upon the LOC   constraint 'P87'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1007 - Removing unused input(s) 'TCK'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'TDI'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'TDO_PLD'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'TMS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning></messages><compOpts blkfanin="38" exhaust="OFF" fbnand="ON" ignorets="OFF" inputs="32" inreg="ON" isp="ON" keepio="OFF" loc="ON" mlopt="ON" nouct="OFF" optimize="DENSITY" part="XCR3128XL-10-VQ100" prld="LOW" pterms="36" slew="FAST" terminate="PULLUP" unused="PULLUP" wysiwyg="OFF"/><specSig signal="PWM_D0_SPECSIG" value="PWM_D&lt;0&gt;"/><specSig signal="PWM_D1_SPECSIG" value="PWM_D&lt;1&gt;"/><specSig signal="PWM_D2_SPECSIG" value="PWM_D&lt;2&gt;"/><specSig signal="PWM_D3_SPECSIG" value="PWM_D&lt;3&gt;"/><specSig signal="PWM_D4_SPECSIG" value="PWM_D&lt;4&gt;"/><specSig signal="PWM_D5_SPECSIG" value="PWM_D&lt;5&gt;"/><specSig signal="PWM_D6_SPECSIG" value="PWM_D&lt;6&gt;"/><specSig signal="PWM_D7_SPECSIG" value="PWM_D&lt;7&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="U2i0_SPECSIG" value="U2/i(0)"/><specSig signal="U3i7_SPECSIG" value="U3/i(7)"/><specSig signal="U3i6_SPECSIG" value="U3/i(6)"/><specSig signal="U3i3_SPECSIG" value="U3/i(3)"/><specSig signal="U3i2_SPECSIG" value="U3/i(2)"/><specSig signal="U9Q1_SPECSIG" value="U9/Q(1)"/><specSig signal="U9Q0_SPECSIG" value="U9/Q(0)"/><specSig signal="U5Q7_SPECSIG" value="U5/Q(7)"/><specSig signal="U5Q6_SPECSIG" value="U5/Q(6)"/><specSig signal="U12Q0_SPECSIG" value="U12/Q(0)"/><specSig signal="U2i5_SPECSIG" value="U2/i(5)"/><specSig signal="U3i5_SPECSIG" value="U3/i(5)"/><specSig signal="U3i4_SPECSIG" value="U3/i(4)"/><specSig signal="U2i4_SPECSIG" value="U2/i(4)"/><specSig signal="U2i3_SPECSIG" value="U2/i(3)"/><specSig signal="U2i2_SPECSIG" value="U2/i(2)"/><specSig signal="U2i1_SPECSIG" value="U2/i(1)"/><specSig signal="U3i1_SPECSIG" value="U3/i(1)"/><specSig signal="U2i6_SPECSIG" value="U2/i(6)"/><specSig signal="U3i0_SPECSIG" value="U3/i(0)"/><specSig signal="U5Q5_SPECSIG" value="U5/Q(5)"/><specSig signal="U5Q4_SPECSIG" value="U5/Q(4)"/><specSig signal="U5Q3_SPECSIG" value="U5/Q(3)"/><specSig signal="U5Q2_SPECSIG" value="U5/Q(2)"/><specSig signal="U5Q1_SPECSIG" value="U5/Q(1)"/><specSig signal="U5Q0_SPECSIG" value="U5/Q(0)"/><specSig signal="U12Q6_SPECSIG" value="U12/Q(6)"/><specSig signal="U12Q5_SPECSIG" value="U12/Q(5)"/><specSig signal="U12Q4_SPECSIG" value="U12/Q(4)"/><specSig signal="U12Q3_SPECSIG" value="U12/Q(3)"/><specSig signal="U12Q2_SPECSIG" value="U12/Q(2)"/><specSig signal="U12Q7_SPECSIG" value="U12/Q(7)"/><specSig signal="U12Q1_SPECSIG" value="U12/Q(1)"/><specSig signal="U9Q7_SPECSIG" value="U9/Q(7)"/><specSig signal="U9Q6_SPECSIG" value="U9/Q(6)"/><specSig signal="U9Q5_SPECSIG" value="U9/Q(5)"/><specSig signal="U9Q4_SPECSIG" value="U9/Q(4)"/><specSig signal="U9Q3_SPECSIG" value="U9/Q(3)"/><specSig signal="U9Q2_SPECSIG" value="U9/Q(2)"/></document>
