\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Objectifs}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Sp\351cifications sans les interruptions}{section.1}% 3
\BOOKMARK [1][-]{section.2}{Analyse}{}% 4
\BOOKMARK [2][-]{subsection.2.1}{Partie 1}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.2}{Partie 2}{section.2}% 6
\BOOKMARK [2][-]{subsection.2.3}{Partie 3}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.4}{Adress Map finale}{section.2}% 8
\BOOKMARK [1][-]{section.3}{R\351alisation et impl\351mentation}{}% 9
\BOOKMARK [2][-]{subsection.3.1}{Ajout des PIOs}{section.3}% 10
\BOOKMARK [2][-]{subsection.3.2}{Activation des interruptions dans Qsys}{section.3}% 11
\BOOKMARK [2][-]{subsection.3.3}{Programme pour les features sans interruption}{section.3}% 12
\BOOKMARK [2][-]{subsection.3.4}{Activation des registres du GIC et de la FPGA dans le code }{section.3}% 13
\BOOKMARK [2][-]{subsection.3.5}{Routine d'interruption}{section.3}% 14
\BOOKMARK [1][-]{section.4}{Simulation et tests}{}% 15
\BOOKMARK [1][-]{section.5}{Conclusion}{}% 16
\BOOKMARK [1][-]{section.6}{Signatures}{}% 17
