# Verilog Utilty Modules

Collection of some utility modules written in Verilog.

[![Repo on GitLab](https://img.shields.io/badge/repo-GitLab-6C488A.svg)](https://gitlab.com/suoglu/verilog-utilty-modules)
[![Repo on GitHub](https://img.shields.io/badge/repo-GitHub-3D76C2.svg)](https://github.com/suoglu/Verilog-Utilty-Modules)

## Included Modules

* Seven Segment Display controller [^1]
* Seven Segment Display encoder [^1]
* Button debouncer [^2]
* Clock dividers [^3]
* Counters [^4]

[^1]: Common-Modules/ssd_util.v
[^2]: Common-Modules/btn_debouncer.v
[^3]: Common-Modules/clk_div.v
[^4]: Common-Modules/counters.v
