5 13 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.8.vcd) 2 -o (null_stmt1.8.cdd) 2 -v (null_stmt1.8.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 null_stmt1.8.v 10 33 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 null_stmt1.8.v 0 22 1
2 2 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 10001 0 1 1410 0 0 1 1 a
2 4 15 10008 1 37 16 2 3
2 5 16 50008 1 0 21004 0 0 1 16 0 0
2 6 16 10001 0 1 1410 0 0 1 1 b
2 7 16 10008 1 37 16 5 6
2 8 18 a000d 1 0 21004 0 0 1 16 0 0
2 9 17 70007 1 1 1016 0 0 1 1 a
2 10 18 a000d 1 2d 100a 8 9 1 18 0 1 0 1 0 0
2 11 19 a000d 0 0 21010 0 0 1 16 1 0
2 12 19 a000d 0 2d 1022 11 9 1 18 0 1 0 0 0 0
2 13 21 50008 1 0 21008 0 0 1 16 1 0
2 14 21 10001 0 1 1410 0 0 1 1 a
2 15 21 10008 1 37 1a 13 14
2 16 19 150018 0 0 21010 0 0 1 16 1 0
2 17 19 110011 0 1 1410 0 0 1 1 b
2 18 19 110018 0 37 32 16 17
4 15 0 0 0
4 18 6 15 15
4 12 0 18 15
4 10 2 15 12
4 7 0 10 10
4 4 11 7 7
3 1 main.$u1 "main.$u1" 0 null_stmt1.8.v 0 31 1
