<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.428+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_BREADY' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.313+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWUSER' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.300+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWREGION' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.288+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWQOS' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.277+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWPROT' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.266+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWCACHE' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.254+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWLOCK' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.245+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWBURST' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.228+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWSIZE' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.216+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWLEN' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.202+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWID' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.190+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWADDR' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.177+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_writeC/m_axi_gmem0_AWVALID' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:18.163+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARUSER' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.535+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARREGION' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.523+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARQOS' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.510+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARPROT' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.498+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARCACHE' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.488+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARLOCK' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.481+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARBURST' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.465+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARSIZE' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.453+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARLEN' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.440+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARID' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.427+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARADDR' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.414+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'mult_hw_Pipeline_readB/m_axi_gmem_ARVALID' to 0." projectName="matmul" solutionName="sol1" date="2024-11-22T21:50:16.403+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
