// Seed: 1776855771
module module_0 (
    input wire id_0,
    output supply0 id_1
);
  wire  id_3;
  logic id_4;
  ;
  assign id_1 = "" + -1 + id_0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    input wand id_4,
    input tri id_5,
    output supply1 id_6,
    input supply1 id_7,
    output logic id_8,
    input tri1 id_9,
    input wand id_10,
    input supply0 id_11,
    input supply0 id_12
    , id_15,
    output logic id_13
);
  assign id_13 = 1;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  always @(posedge 1) begin : LABEL_0
    if (1) id_8 <= 1'b0;
    id_13 <= id_3;
    if (1) id_8 = id_11;
  end
  logic id_16;
endmodule
