# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Assignment1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/Assignment1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:53 on Nov 04,2019
# vcom -reportprogress 300 -93 -work work D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/Assignment1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Assignment1
# -- Compiling architecture blabla of Assignment1
# End time: 17:42:53 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/freq_div.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:53 on Nov 04,2019
# vcom -reportprogress 300 -93 -work work D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/freq_div.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity freq_div
# -- Compiling architecture def of freq_div
# End time: 17:42:53 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:53 on Nov 04,2019
# vcom -reportprogress 300 -93 -work work D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture def of counter
# End time: 17:42:53 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/bcd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:53 on Nov 04,2019
# vcom -reportprogress 300 -93 -work work D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/bcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bcd
# -- Compiling architecture def of bcd
# End time: 17:42:53 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/simulation/modelsim/Assignment1.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:53 on Nov 04,2019
# vcom -reportprogress 300 -93 -work work D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/simulation/modelsim/Assignment1.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Assignment1_vhd_tst
# -- Compiling architecture Assignment1_arch of Assignment1_vhd_tst
# End time: 17:42:53 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  benchTest
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" benchTest 
# Start time: 17:42:53 on Nov 04,2019
# ** Error: (vsim-3170) Could not find 'benchTest'.
#         Searched libraries:
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA/18.1/modelsim_ase/altera/vhdl/fiftyfivenm
#             D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/simulation/modelsim/rtl_work
#             D:/University/Others/GUC MATERIAL/Semester 5/MET/DSD/Assignment/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Assignment1_run_msim_rtl_vhdl.do PAUSED at line 15
vsim work.assignment1_vhd_tst
# vsim work.assignment1_vhd_tst 
# Start time: 17:42:53 on Nov 04,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.assignment1_vhd_tst(assignment1_arch)
# Loading ieee.numeric_std(body)
# Loading work.assignment1(blabla)
# Loading work.freq_div(def)
# Loading work.counter(def)
# Loading work.bcd(def)
# End time: 17:45:51 on Nov 04,2019, Elapsed time: 0:02:58
# Errors: 1, Warnings: 0
