// Seed: 1594091809
module module_0 (
    input tri id_0
);
  module_2(
      id_0, id_0
  ); id_2(
      .id_0(id_3), .id_1(1), .id_2(1'd0)
  );
endmodule
module module_1 (
    input tri0 id_0
);
  wor id_2 = 1;
  module_0(
      id_0
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1
);
  supply1 id_3, id_4, id_5, id_6, id_7, id_8 = 1, id_9, id_10, id_11, id_12 = id_3, id_13 = 1'b0;
  wire id_14 = id_8;
  assign id_13 = id_13;
endmodule
