FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * arch/arm/mach-sa1100/include/mach/hardware.h
/* bench 9443.0.0 d0d5bacba337 */
/* bench 9443.0.1 a3c3b394bbe1 */
/* bench 9443.0.2 58b9e0eb4cdf */
/* bench 9443.0.3 44977b9580e0 */
/* bench 9443.0.4 1c9d6f238172 */
/* bench 9443.0.5 d61fc46a8d6f */
/* bench 9443.0.6 a08d925866e5 */
/* bench 9443.0.7 25f603ccfdec */
/* bench 9443.0.8 30873f3cd68e */
/* bench 21415.1.0 d289f8c7b0eb */
/* bench 21415.1.1 65f064f806a7 */
/* bench 21415.1.2 124ff4627d3e */
/* bench 21415.1.3 21cfaf38533f */
/* bench 9443.0.11 1a20bf787d04 */
/* bench 9443.0.12 cef20860e806 */
/* bench 9443.0.13 6c47dd70f5a3 */
 * Copyright (C) 1998 Nicolas Pitre <nico@fluxnic.net>
 *
 * This file contains the hardware definitions for SA1100 architecture
 *
 * 2000/05/23 John Dorsey <john+@cs.cmu.edu>
 *      Definitions for SA1111 added.
 */

#ifndef __ASM_ARCH_HARDWARE_H
#define __ASM_ARCH_HARDWARE_H


#define UNCACHEABLE_ADDR	0xfa050000	/* ICIP */


/*
 * SA1100 internal I/O mappings
 *
 * We have the following mapping:
 *      phys            virt
 *      80000000        f8000000
 *      90000000        fa000000
 *      a0000000        fc000000
 *      b0000000        fe000000
 */

#define VIO_BASE        0xf8000000	/* virtual start of IO space */
#define VIO_SHIFT       3		/* x = IO space shrink power */
#define PIO_START       0x80000000	/* physical start of IO space */

#define io_p2v( x )             \
   IOMEM( (((x)&0x00ffffff) | (((x)&0x30000000)>>VIO_SHIFT)) + VIO_BASE )
#define io_v2p( x )             \
   ( (((x)&0x00ffffff) | (((x)&(0x30000000>>VIO_SHIFT))<<VIO_SHIFT)) + PIO_START )

#define __MREG(x)	IOMEM(io_p2v(x))

#ifndef __ASSEMBLY__

# define __REG(x)	(*((volatile unsigned long __iomem *)io_p2v(x)))
# define __PREG(x)	(io_v2p((unsigned long)&(x)))

#else

# define __REG(x)	io_p2v(x)
# define __PREG(x)	io_v2p(x)

#endif

#include "SA-1100.h"

#endif  /* _ASM_ARCH_HARDWARE_H */
