

================================================================
== Vitis HLS Report for 'rdc_mont_4'
================================================================
* Date:           Tue May 20 14:35:52 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178  |rdc_mont_4_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184  |rdc_mont_4_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200  |rdc_mont_4_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3415|   3691|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    423|    -|
|Register         |        -|    -|     755|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4170|   5484|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U1092                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1093                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1094                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1095                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178  |rdc_mont_4_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    53|    0|
    |grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184  |rdc_mont_4_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1374|  1703|    0|
    |grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200  |rdc_mont_4_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1375|  1735|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  16|  3415|  3691|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_256_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_272_p2     |         +|   0|  0|  13|           4|           3|
    |add_ln202_2_fu_507_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_475_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_455_p2     |         +|   0|  0|  39|          32|           2|
    |t_fu_619_p2             |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_569_p2       |         +|   0|  0|  71|          64|          64|
    |u_22_fu_410_p2          |         +|   0|  0|  71|          64|          64|
    |v_21_fu_316_p2          |         +|   0|  0|  71|          64|          64|
    |v_23_fu_634_p2          |         +|   0|  0|  71|          64|          64|
    |v_24_fu_525_p2          |         +|   0|  0|  71|          64|          64|
    |v_26_fu_360_p2          |         +|   0|  0|  71|          64|          64|
    |sub66_fu_469_p2         |         -|   0|  0|  39|           4|          32|
    |and_ln105_2_fu_601_p2   |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_392_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_250_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_440_p2    |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_449_p2    |      icmp|   0|  0|  39|          32|           1|
    |R_Z_we0                 |        or|   0|  0|   2|           1|           1|
    |or_ln105_6_fu_546_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_337_p2      |        or|   0|  0|  64|          64|          64|
    |count_2_fu_461_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln105_22_fu_332_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_23_fu_343_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_31_fu_374_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_32_fu_537_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_33_fu_541_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_34_fu_552_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_35_fu_583_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_328_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1370|        1184|        1173|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |R_Z_address0        |  20|          4|    4|         16|
    |R_Z_address0_local  |  20|          4|    4|         16|
    |R_Z_ce0             |  20|          4|    1|          4|
    |R_Z_d0              |   9|          2|   64|        128|
    |R_Z_d0_local        |  20|          4|   64|        256|
    |R_Z_we0             |   9|          2|    1|          2|
    |ap_NS_fsm           |  65|         16|    1|         16|
    |count_fu_98         |   9|          2|   32|         64|
    |grp_fu_837_ce       |  14|          3|    1|          3|
    |grp_fu_837_p0       |  14|          3|   32|         96|
    |grp_fu_837_p1       |  14|          3|   32|         96|
    |grp_fu_841_ce       |  14|          3|    1|          3|
    |grp_fu_841_p0       |  14|          3|   32|         96|
    |grp_fu_841_p1       |  14|          3|   32|         96|
    |grp_fu_845_ce       |  14|          3|    1|          3|
    |grp_fu_845_p0       |  14|          3|   32|         96|
    |grp_fu_845_p1       |  14|          3|   32|         96|
    |grp_fu_849_ce       |  14|          3|    1|          3|
    |grp_fu_849_p0       |  14|          3|   32|         96|
    |grp_fu_849_p1       |  14|          3|   32|         96|
    |i_3_fu_62           |   9|          2|    4|          8|
    |i_4_fu_114          |   9|          2|    4|          8|
    |indvars_iv_fu_110   |   9|          2|    4|          8|
    |ma_address0_local   |  20|          4|    4|         16|
    |u_13_fu_102         |   9|          2|   64|        128|
    |u_fu_66             |   9|          2|   64|        128|
    |v_15_fu_106         |   9|          2|   64|        128|
    |v_fu_70             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 423|         92|  703|       1834|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln185_reg_715                                             |   4|   0|    4|          0|
    |ap_CS_fsm                                                     |  15|   0|   15|          0|
    |count_fu_98                                                   |  32|   0|   32|          0|
    |grp_rdc_mont_4_Pipeline_VITIS_LOOP_180_1_fu_178_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_4_Pipeline_VITIS_LOOP_185_3_fu_184_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_4_Pipeline_VITIS_LOOP_206_5_fu_200_ap_start_reg  |   1|   0|    1|          0|
    |i_3_fu_62                                                     |   4|   0|    4|          0|
    |i_4_fu_114                                                    |   4|   0|    4|          0|
    |i_5_reg_775                                                   |   4|   0|    4|          0|
    |indvars_iv_fu_110                                             |   4|   0|    4|          0|
    |reg_220                                                       |  64|   0|   64|          0|
    |sub66_reg_784                                                 |  32|   0|   32|          0|
    |t_reg_832                                                     |  64|   0|   64|          0|
    |trunc_ln184_reg_707                                           |   3|   0|    3|          0|
    |trunc_ln202_3_reg_807                                         |   3|   0|    3|          0|
    |trunc_ln202_reg_802                                           |   3|   0|    3|          0|
    |u_13_fu_102                                                   |  64|   0|   64|          0|
    |u_22_reg_770                                                  |  64|   0|   64|          0|
    |u_fu_66                                                       |  64|   0|   64|          0|
    |v_15_fu_106                                                   |  64|   0|   64|          0|
    |v_15_load_1_reg_797                                           |  64|   0|   64|          0|
    |v_21_reg_763                                                  |  64|   0|   64|          0|
    |v_24_reg_825                                                  |  64|   0|   64|          0|
    |v_fu_70                                                       |  64|   0|   64|          0|
    |zext_ln214_reg_812                                            |   4|   0|   32|         28|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 755|   0|  783|         28|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    rdc_mont.4|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    rdc_mont.4|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    rdc_mont.4|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    rdc_mont.4|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    rdc_mont.4|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    rdc_mont.4|  return value|
|ma_address0   |  out|    4|   ap_memory|            ma|         array|
|ma_ce0        |  out|    1|   ap_memory|            ma|         array|
|ma_q0         |   in|   64|   ap_memory|            ma|         array|
|R_Z_address0  |  out|    4|   ap_memory|           R_Z|         array|
|R_Z_ce0       |  out|    1|   ap_memory|           R_Z|         array|
|R_Z_we0       |  out|    1|   ap_memory|           R_Z|         array|
|R_Z_d0        |  out|   64|   ap_memory|           R_Z|         array|
|R_Z_q0        |   in|   64|   ap_memory|           R_Z|         array|
+--------------+-----+-----+------------+--------------+--------------+

