#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd158ab90 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0x7fffd1641fd0_0 .var "CLK", 0 0;
v0x7fffd1642120_0 .net "INSTRUCTION", 31 0, L_0x7fffd1655590;  1 drivers
v0x7fffd1642270_0 .net "PC", 31 0, v0x7fffd163f3b0_0;  1 drivers
v0x7fffd1642310_0 .var "RESET", 0 0;
v0x7fffd1642440_0 .net *"_s0", 7 0, L_0x7fffd1644020;  1 drivers
v0x7fffd1642520_0 .net *"_s10", 10 0, L_0x7fffd1654230;  1 drivers
v0x7fffd1642600_0 .net *"_s12", 11 0, L_0x7fffd16543e0;  1 drivers
L_0x7f032b0500a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd16426e0_0 .net *"_s15", 0 0, L_0x7f032b0500a8;  1 drivers
v0x7fffd16427c0_0 .net *"_s16", 7 0, L_0x7fffd1654570;  1 drivers
v0x7fffd1642930_0 .net *"_s19", 9 0, L_0x7fffd1654650;  1 drivers
v0x7fffd1642a10_0 .net *"_s20", 10 0, L_0x7fffd16546f0;  1 drivers
L_0x7f032b0500f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd1642af0_0 .net *"_s23", 0 0, L_0x7f032b0500f0;  1 drivers
L_0x7f032b050138 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffd1642bd0_0 .net/2u *"_s24", 10 0, L_0x7f032b050138;  1 drivers
v0x7fffd1642cb0_0 .net *"_s26", 10 0, L_0x7fffd1654880;  1 drivers
v0x7fffd1642d90_0 .net *"_s28", 11 0, L_0x7fffd16549c0;  1 drivers
v0x7fffd1642e70_0 .net *"_s3", 9 0, L_0x7fffd16440e0;  1 drivers
L_0x7f032b050180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd1642f50_0 .net *"_s31", 0 0, L_0x7f032b050180;  1 drivers
v0x7fffd1643030_0 .net *"_s32", 7 0, L_0x7fffd1654b60;  1 drivers
v0x7fffd1643110_0 .net *"_s35", 9 0, L_0x7fffd1654c00;  1 drivers
v0x7fffd16431f0_0 .net *"_s36", 10 0, L_0x7fffd1654d10;  1 drivers
L_0x7f032b0501c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd16432d0_0 .net *"_s39", 0 0, L_0x7f032b0501c8;  1 drivers
v0x7fffd16433b0_0 .net *"_s4", 10 0, L_0x7fffd1644180;  1 drivers
L_0x7f032b050210 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd1643490_0 .net/2u *"_s40", 10 0, L_0x7f032b050210;  1 drivers
v0x7fffd1643570_0 .net *"_s42", 10 0, L_0x7fffd1654e50;  1 drivers
v0x7fffd1643650_0 .net *"_s44", 11 0, L_0x7fffd1655010;  1 drivers
L_0x7f032b050258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd1643730_0 .net *"_s47", 0 0, L_0x7f032b050258;  1 drivers
v0x7fffd1643810_0 .net *"_s48", 7 0, L_0x7fffd16551e0;  1 drivers
v0x7fffd16438f0_0 .net *"_s51", 9 0, L_0x7fffd1655310;  1 drivers
v0x7fffd16439d0_0 .net *"_s52", 11 0, L_0x7fffd16553b0;  1 drivers
L_0x7f032b0502a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd1643ab0_0 .net *"_s55", 1 0, L_0x7f032b0502a0;  1 drivers
L_0x7f032b050018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd1643b90_0 .net *"_s7", 0 0, L_0x7f032b050018;  1 drivers
L_0x7f032b050060 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffd1643c70_0 .net/2u *"_s8", 10 0, L_0x7f032b050060;  1 drivers
v0x7fffd1643d50 .array "instr_mem", 0 1023, 7 0;
L_0x7fffd1644020 .array/port v0x7fffd1643d50, L_0x7fffd16543e0;
L_0x7fffd16440e0 .part v0x7fffd163f3b0_0, 0, 10;
L_0x7fffd1644180 .concat [ 10 1 0 0], L_0x7fffd16440e0, L_0x7f032b050018;
L_0x7fffd1654230 .arith/sum 11, L_0x7fffd1644180, L_0x7f032b050060;
L_0x7fffd16543e0 .concat [ 11 1 0 0], L_0x7fffd1654230, L_0x7f032b0500a8;
L_0x7fffd1654570 .array/port v0x7fffd1643d50, L_0x7fffd16549c0;
L_0x7fffd1654650 .part v0x7fffd163f3b0_0, 0, 10;
L_0x7fffd16546f0 .concat [ 10 1 0 0], L_0x7fffd1654650, L_0x7f032b0500f0;
L_0x7fffd1654880 .arith/sum 11, L_0x7fffd16546f0, L_0x7f032b050138;
L_0x7fffd16549c0 .concat [ 11 1 0 0], L_0x7fffd1654880, L_0x7f032b050180;
L_0x7fffd1654b60 .array/port v0x7fffd1643d50, L_0x7fffd1655010;
L_0x7fffd1654c00 .part v0x7fffd163f3b0_0, 0, 10;
L_0x7fffd1654d10 .concat [ 10 1 0 0], L_0x7fffd1654c00, L_0x7f032b0501c8;
L_0x7fffd1654e50 .arith/sum 11, L_0x7fffd1654d10, L_0x7f032b050210;
L_0x7fffd1655010 .concat [ 11 1 0 0], L_0x7fffd1654e50, L_0x7f032b050258;
L_0x7fffd16551e0 .array/port v0x7fffd1643d50, L_0x7fffd16553b0;
L_0x7fffd1655310 .part v0x7fffd163f3b0_0, 0, 10;
L_0x7fffd16553b0 .concat [ 10 2 0 0], L_0x7fffd1655310, L_0x7f032b0502a0;
L_0x7fffd1655590 .delay 32 (2,2,2) L_0x7fffd1655590/d;
L_0x7fffd1655590/d .concat [ 8 8 8 8], L_0x7fffd16551e0, L_0x7fffd1654b60, L_0x7fffd1654570, L_0x7fffd1644020;
S_0x7fffd1578510 .scope module, "mycomputer" "SYSTEM" 2 81, 3 9 0, S_0x7fffd158ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 32 "PC"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
v0x7fffd16417b0_0 .net "ADDRESS", 7 0, v0x7fffd163e580_0;  1 drivers
v0x7fffd1641890_0 .net "BUSYWAIT", 0 0, v0x7fffd1640d00_0;  1 drivers
v0x7fffd1641950_0 .net "CLK", 0 0, v0x7fffd1641fd0_0;  1 drivers
v0x7fffd16419f0_0 .net "INSTRUCTION", 31 0, L_0x7fffd1655590;  alias, 1 drivers
v0x7fffd1641a90_0 .net "PC", 31 0, v0x7fffd163f3b0_0;  alias, 1 drivers
v0x7fffd1641b80_0 .net "READ", 0 0, v0x7fffd163adb0_0;  1 drivers
v0x7fffd1641c20_0 .net "READDATA", 7 0, v0x7fffd1641260_0;  1 drivers
v0x7fffd1641cc0_0 .net "RESET", 0 0, v0x7fffd1642310_0;  1 drivers
v0x7fffd1641d60_0 .net "WRITE", 0 0, v0x7fffd163b120_0;  1 drivers
v0x7fffd1641e90_0 .net "WRITEDATA", 7 0, v0x7fffd1640120_0;  1 drivers
S_0x7fffd1580770 .scope module, "mycpu" "cpu" 3 24, 4 17 0, S_0x7fffd1578510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
    .port_info 4 /INPUT 1 "BUSYWAIT"
    .port_info 5 /INPUT 8 "READDATA"
    .port_info 6 /OUTPUT 1 "WRITE"
    .port_info 7 /OUTPUT 1 "READ"
    .port_info 8 /OUTPUT 8 "ADDRESS"
    .port_info 9 /OUTPUT 8 "WRITEDATA"
L_0x7fffd1654ca0 .functor AND 1, v0x7fffd163a3b0_0, v0x7fffd163a9e0_0, C4<1>, C4<1>;
L_0x7fffd16542d0 .functor NOT 1, v0x7fffd163a3b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd16558b0 .functor AND 1, L_0x7fffd16542d0, v0x7fffd163aa80_0, C4<1>, C4<1>;
L_0x7fffd16559c0 .functor OR 1, v0x7fffd163acf0_0, L_0x7fffd1654ca0, L_0x7fffd16558b0, C4<0>;
v0x7fffd163e4a0_0 .var "ADDOPERAND", 31 0;
v0x7fffd163e580_0 .var "ADDRESS", 7 0;
v0x7fffd163e640_0 .net "ALUOP", 2 0, v0x7fffd163a900_0;  1 drivers
v0x7fffd163e6e0_0 .net "ALURESULT", 7 0, v0x7fffd163a090_0;  1 drivers
v0x7fffd163e7f0_0 .net "ANDOUT1", 0 0, L_0x7fffd1654ca0;  1 drivers
v0x7fffd163e900_0 .net "ANDOUT2", 0 0, L_0x7fffd16558b0;  1 drivers
v0x7fffd163e9c0_0 .net "BEQSIGNAL", 0 0, v0x7fffd163a9e0_0;  1 drivers
v0x7fffd163ea60_0 .net "BNESIGNAL", 0 0, v0x7fffd163aa80_0;  1 drivers
v0x7fffd163eb00_0 .net "BUSYWAIT", 0 0, v0x7fffd1640d00_0;  alias, 1 drivers
v0x7fffd163eba0_0 .net "CLK", 0 0, v0x7fffd1641fd0_0;  alias, 1 drivers
v0x7fffd163ec70_0 .var "IMMRDIATE", 7 0;
v0x7fffd163ed40_0 .net "INSTRUCTION", 31 0, L_0x7fffd1655590;  alias, 1 drivers
v0x7fffd163ede0_0 .net "JSIGNAL", 0 0, v0x7fffd163acf0_0;  1 drivers
v0x7fffd163ee80_0 .net "MUX1OUT", 7 0, v0x7fffd163b8a0_0;  1 drivers
v0x7fffd163ef70_0 .net "MUX2OUT", 7 0, v0x7fffd163bf80_0;  1 drivers
v0x7fffd163f010_0 .net "NEGATIVEVALUE", 7 0, v0x7fffd156e7c0_0;  1 drivers
v0x7fffd163f100_0 .var "OFFSET", 7 0;
v0x7fffd163f2d0_0 .var "OPCODE", 7 0;
v0x7fffd163f3b0_0 .var "PC", 31 0;
v0x7fffd163f490_0 .net "PCMUXRESULT", 31 0, v0x7fffd163ccc0_0;  1 drivers
v0x7fffd163f550_0 .var "PCPLUS4", 31 0;
v0x7fffd163f640_0 .net "PCPLUSOFFSET", 31 0, v0x7fffd163c6b0_0;  1 drivers
v0x7fffd163f750_0 .net "READ", 0 0, v0x7fffd163adb0_0;  alias, 1 drivers
v0x7fffd163f7f0_0 .net "READDATA", 7 0, v0x7fffd1641260_0;  alias, 1 drivers
v0x7fffd163f890_0 .var "READREG1", 2 0;
v0x7fffd163f930_0 .var "READREG2", 2 0;
v0x7fffd163fa00_0 .net "REGIN", 7 0, v0x7fffd1564a30_0;  1 drivers
v0x7fffd163faf0_0 .net "REGOUT1", 7 0, v0x7fffd163d5a0_0;  1 drivers
v0x7fffd163fbb0_0 .net "REGOUT2", 7 0, v0x7fffd163d790_0;  1 drivers
v0x7fffd163fc70_0 .net "RESET", 0 0, v0x7fffd1642310_0;  alias, 1 drivers
v0x7fffd163fd10_0 .net "SELECT1", 0 0, v0x7fffd163ae70_0;  1 drivers
v0x7fffd163fe00_0 .net "SELECT2", 0 0, v0x7fffd163af30_0;  1 drivers
v0x7fffd163fef0_0 .net "SELECT3", 0 0, L_0x7fffd16559c0;  1 drivers
v0x7fffd163ff90_0 .net "SELECT4", 0 0, v0x7fffd163b080_0;  1 drivers
v0x7fffd1640080_0 .net "WRITE", 0 0, v0x7fffd163b120_0;  alias, 1 drivers
v0x7fffd1640120_0 .var "WRITEDATA", 7 0;
v0x7fffd16401c0_0 .net "WRITEENABLE", 0 0, v0x7fffd163b1c0_0;  1 drivers
v0x7fffd1640260_0 .var "WRITENEW", 0 0;
v0x7fffd1640330_0 .var "WRITEREG", 2 0;
v0x7fffd1640400_0 .net "ZERO", 0 0, v0x7fffd163a3b0_0;  1 drivers
v0x7fffd16404d0_0 .net "ZEROBAR", 0 0, L_0x7fffd16542d0;  1 drivers
E_0x7fffd14715c0 .event edge, v0x7fffd15c5eb0_0;
E_0x7fffd146fc20 .event edge, v0x7fffd163b1c0_0, v0x7fffd163ab50_0;
E_0x7fffd146fd60 .event edge, v0x7fffd163f100_0;
E_0x7fffd146ffb0 .event edge, v0x7fffd163f3b0_0;
S_0x7fffd1581950 .scope module, "datamem" "mux" 4 80, 5 5 0, S_0x7fffd1580770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA0"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffd15ff960_0 .net "DATA0", 7 0, v0x7fffd163a090_0;  alias, 1 drivers
v0x7fffd1600ba0_0 .net "DATA1", 7 0, v0x7fffd1641260_0;  alias, 1 drivers
v0x7fffd1564a30_0 .var "OUT", 7 0;
v0x7fffd156ee00_0 .net "SELECT", 0 0, v0x7fffd163b080_0;  alias, 1 drivers
E_0x7fffd16016d0 .event edge, v0x7fffd156ee00_0, v0x7fffd1600ba0_0, v0x7fffd15ff960_0;
S_0x7fffd15875b0 .scope module, "my2scomplement" "complementer" 4 136, 6 4 0, S_0x7fffd1580770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /OUTPUT 8 "complement"
v0x7fffd156ef00_0 .var *"_s0", 7 0; Local signal
v0x7fffd156e7c0_0 .var "complement", 7 0;
v0x7fffd156e8c0_0 .net "data", 7 0, v0x7fffd163d790_0;  alias, 1 drivers
E_0x7fffd15c26c0 .event edge, v0x7fffd156e8c0_0;
S_0x7fffd15887b0 .scope module, "myalu" "alu" 4 150, 7 69 0, S_0x7fffd1580770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /OUTPUT 1 "ZERO"
    .port_info 4 /INPUT 3 "SELECT"
v0x7fffd1639a20_0 .net "ADDwire", 7 0, v0x7fffd15c4a00_0;  1 drivers
v0x7fffd1639b00_0 .net "ANDwire", 7 0, v0x7fffd15c0020_0;  1 drivers
v0x7fffd1639ba0_0 .net "ASwire", 7 0, v0x7fffd1608ab0_0;  1 drivers
v0x7fffd1639ca0_0 .net "DATA1", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd1639d40_0 .net "DATA2", 7 0, v0x7fffd163bf80_0;  alias, 1 drivers
v0x7fffd1639e30_0 .net "FWwire", 7 0, v0x7fffd15be8c0_0;  1 drivers
v0x7fffd1639ef0_0 .net "LSwire", 7 0, v0x7fffd1617250_0;  1 drivers
v0x7fffd1639fc0_0 .net "ORwire", 7 0, v0x7fffd15b7de0_0;  1 drivers
v0x7fffd163a090_0 .var "RESULT", 7 0;
v0x7fffd163a150_0 .net "ROwire", 7 0, v0x7fffd16394d0_0;  1 drivers
v0x7fffd163a220_0 .net "RSwire", 7 0, v0x7fffd16283c0_0;  1 drivers
v0x7fffd163a2f0_0 .net "SELECT", 2 0, v0x7fffd163a900_0;  alias, 1 drivers
v0x7fffd163a3b0_0 .var "ZERO", 0 0;
E_0x7fffd15c7b70 .event edge, v0x7fffd15ff960_0;
E_0x7fffd15c7bd0/0 .event edge, v0x7fffd163a2f0_0, v0x7fffd15be8c0_0, v0x7fffd15c4a00_0, v0x7fffd15c0020_0;
E_0x7fffd15c7bd0/1 .event edge, v0x7fffd15b7de0_0, v0x7fffd1617250_0, v0x7fffd16283c0_0, v0x7fffd1608ab0_0;
E_0x7fffd15c7bd0/2 .event edge, v0x7fffd16394d0_0;
E_0x7fffd15c7bd0 .event/or E_0x7fffd15c7bd0/0, E_0x7fffd15c7bd0/1, E_0x7fffd15c7bd0/2;
L_0x7fffd165e7a0 .part v0x7fffd163bf80_0, 0, 3;
L_0x7fffd16690e0 .part v0x7fffd163bf80_0, 0, 3;
L_0x7fffd1673390 .part v0x7fffd163bf80_0, 0, 3;
L_0x7fffd167dbb0 .part v0x7fffd163bf80_0, 0, 3;
S_0x7fffd15899b0 .scope module, "myADD" "ADD_Module" 7 78, 8 40 0, S_0x7fffd15887b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffd15c5eb0_0 .net "DATA1", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd15c5fb0_0 .net "DATA2", 7 0, v0x7fffd163bf80_0;  alias, 1 drivers
v0x7fffd15c4a00_0 .var "RESULT", 7 0;
E_0x7fffd15c6700 .event edge, v0x7fffd15c5fb0_0, v0x7fffd15c5eb0_0;
S_0x7fffd15c4270 .scope module, "myAND" "AND_Module" 7 79, 9 39 0, S_0x7fffd15887b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffd15b8560_0 .net "DATA1", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd15bff80_0 .net "DATA2", 7 0, v0x7fffd163bf80_0;  alias, 1 drivers
v0x7fffd15c0020_0 .var "RESULT", 7 0;
S_0x7fffd15bfb90 .scope module, "myFORWARD" "FORWARD_Module" 7 77, 10 34 0, S_0x7fffd15887b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
v0x7fffd15becf0_0 .net "DATA2", 7 0, v0x7fffd163bf80_0;  alias, 1 drivers
v0x7fffd15be8c0_0 .var "RESULT", 7 0;
E_0x7fffd15becb0 .event edge, v0x7fffd15c5fb0_0;
S_0x7fffd15bd9e0 .scope module, "myOR" "OR_Module" 7 80, 11 39 0, S_0x7fffd15887b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffd15bd640_0 .net "DATA1", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd15b7d20_0 .net "DATA2", 7 0, v0x7fffd163bf80_0;  alias, 1 drivers
v0x7fffd15b7de0_0 .var "RESULT", 7 0;
S_0x7fffd15bc710 .scope module, "myarithshifter" "RIGHTSHIFTER" 7 83, 12 96 0, S_0x7fffd15887b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /OUTPUT 8 "OUT"
L_0x7f032b050600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffd1608890_0 .net "A", 0 0, L_0x7f032b050600;  1 drivers
L_0x7f032b050648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd1608950_0 .net "C", 0 0, L_0x7f032b050648;  1 drivers
v0x7fffd1608a10_0 .net "DATA", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd1608ab0_0 .var "OUT", 7 0;
v0x7fffd1608b70_0 .net "S", 2 0, L_0x7fffd1673390;  1 drivers
v0x7fffd1608c50_0 .net "WIRE1", 7 0, L_0x7fffd166ba70;  1 drivers
v0x7fffd1608d60_0 .net "WIRE2", 7 0, L_0x7fffd166f0c0;  1 drivers
v0x7fffd1608e70_0 .net "WIRE3", 7 0, L_0x7fffd1672d40;  1 drivers
E_0x7fffd15bc440 .event edge, v0x7fffd15c5eb0_0, v0x7fffd1608b70_0, v0x7fffd15a3220_0, v0x7fffd15a3140_0;
L_0x7fffd166c0f0 .part L_0x7fffd1673390, 0, 1;
L_0x7fffd166f6b0 .part L_0x7fffd1673390, 1, 1;
L_0x7fffd16732f0 .part L_0x7fffd1673390, 2, 1;
S_0x7fffd15bb440 .scope module, "shift0_" "one_BITSHIFT_1" 12 111, 12 43 0, S_0x7fffd15bc710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffd15c4620_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd15c46e0_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd15b8130_0 .net "S", 0 0, L_0x7fffd166c0f0;  1 drivers
v0x7fffd15b8200_0 .net "X", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd15b82a0_0 .net "Y", 7 0, L_0x7fffd166ba70;  alias, 1 drivers
L_0x7fffd16695d0 .part v0x7fffd163d5a0_0, 0, 1;
L_0x7fffd16696c0 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd16697b0 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd1669b50 .part v0x7fffd163d5a0_0, 6, 1;
L_0x7fffd1669c40 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd1669fe0 .part v0x7fffd163d5a0_0, 5, 1;
L_0x7fffd166a110 .part v0x7fffd163d5a0_0, 6, 1;
L_0x7fffd166a6f0 .part v0x7fffd163d5a0_0, 4, 1;
L_0x7fffd166a830 .part v0x7fffd163d5a0_0, 5, 1;
L_0x7fffd166ac00 .part v0x7fffd163d5a0_0, 3, 1;
L_0x7fffd166acf0 .part v0x7fffd163d5a0_0, 4, 1;
L_0x7fffd166b070 .part v0x7fffd163d5a0_0, 2, 1;
L_0x7fffd166b1d0 .part v0x7fffd163d5a0_0, 3, 1;
L_0x7fffd166b5a0 .part v0x7fffd163d5a0_0, 1, 1;
L_0x7fffd166b710 .part v0x7fffd163d5a0_0, 2, 1;
LS_0x7fffd166ba70_0_0 .concat8 [ 1 1 1 1], L_0x7fffd166b930, L_0x7fffd166b460, L_0x7fffd166af30, L_0x7fffd166aac0;
LS_0x7fffd166ba70_0_4 .concat8 [ 1 1 1 1], L_0x7fffd166a5b0, L_0x7fffd1669ed0, L_0x7fffd1669a40, L_0x7fffd1669430;
L_0x7fffd166ba70 .concat8 [ 4 4 0 0], LS_0x7fffd166ba70_0_0, LS_0x7fffd166ba70_0_4;
L_0x7fffd166be70 .part v0x7fffd163d5a0_0, 0, 1;
L_0x7fffd166bf60 .part v0x7fffd163d5a0_0, 1, 1;
S_0x7fffd15ba150 .scope module, "bit0" "one_" 12 57, 12 12 0, S_0x7fffd15bb440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166b160 .functor AND 1, L_0x7fffd166b800, L_0x7fffd166be70, C4<1>, C4<1>;
L_0x7fffd166b800 .functor NOT 1, L_0x7fffd166c0f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166b8c0 .functor AND 1, L_0x7fffd166c0f0, L_0x7fffd166bf60, C4<1>, C4<1>;
L_0x7fffd166b930 .functor OR 1, L_0x7fffd166b160, L_0x7fffd166b8c0, C4<0>, C4<0>;
v0x7fffd15b9d70_0 .net "AND1OUT", 0 0, L_0x7fffd166b160;  1 drivers
v0x7fffd15b9e30_0 .net "AND2OUT", 0 0, L_0x7fffd166b8c0;  1 drivers
v0x7fffd15b99c0_0 .net "IN0", 0 0, L_0x7fffd166be70;  1 drivers
v0x7fffd15b9a90_0 .net "IN1", 0 0, L_0x7fffd166bf60;  1 drivers
v0x7fffd15ae510_0 .net "OUT", 0 0, L_0x7fffd166b930;  1 drivers
v0x7fffd15ae5d0_0 .net "S", 0 0, L_0x7fffd166c0f0;  alias, 1 drivers
v0x7fffd15ae130_0 .net *"_s0", 0 0, L_0x7fffd166b800;  1 drivers
S_0x7fffd15b5610 .scope module, "bit1" "one_" 12 56, 12 12 0, S_0x7fffd15bb440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166b2c0 .functor AND 1, L_0x7fffd166b330, L_0x7fffd166b5a0, C4<1>, C4<1>;
L_0x7fffd166b330 .functor NOT 1, L_0x7fffd166c0f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166b3f0 .functor AND 1, L_0x7fffd166c0f0, L_0x7fffd166b710, C4<1>, C4<1>;
L_0x7fffd166b460 .functor OR 1, L_0x7fffd166b2c0, L_0x7fffd166b3f0, C4<0>, C4<0>;
v0x7fffd15b5270_0 .net "AND1OUT", 0 0, L_0x7fffd166b2c0;  1 drivers
v0x7fffd15b4340_0 .net "AND2OUT", 0 0, L_0x7fffd166b3f0;  1 drivers
v0x7fffd15b4400_0 .net "IN0", 0 0, L_0x7fffd166b5a0;  1 drivers
v0x7fffd15b3f50_0 .net "IN1", 0 0, L_0x7fffd166b710;  1 drivers
v0x7fffd15b4010_0 .net "OUT", 0 0, L_0x7fffd166b460;  1 drivers
v0x7fffd15b3070_0 .net "S", 0 0, L_0x7fffd166c0f0;  alias, 1 drivers
v0x7fffd15b3140_0 .net *"_s0", 0 0, L_0x7fffd166b330;  1 drivers
S_0x7fffd15add20 .scope module, "bit2" "one_" 12 55, 12 12 0, S_0x7fffd15bb440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166ad90 .functor AND 1, L_0x7fffd166ae00, L_0x7fffd166b070, C4<1>, C4<1>;
L_0x7fffd166ae00 .functor NOT 1, L_0x7fffd166c0f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166aec0 .functor AND 1, L_0x7fffd166c0f0, L_0x7fffd166b1d0, C4<1>, C4<1>;
L_0x7fffd166af30 .functor OR 1, L_0x7fffd166ad90, L_0x7fffd166aec0, C4<0>, C4<0>;
v0x7fffd15b2d00_0 .net "AND1OUT", 0 0, L_0x7fffd166ad90;  1 drivers
v0x7fffd15b1da0_0 .net "AND2OUT", 0 0, L_0x7fffd166aec0;  1 drivers
v0x7fffd15b1e60_0 .net "IN0", 0 0, L_0x7fffd166b070;  1 drivers
v0x7fffd15b19b0_0 .net "IN1", 0 0, L_0x7fffd166b1d0;  1 drivers
v0x7fffd15b1a70_0 .net "OUT", 0 0, L_0x7fffd166af30;  1 drivers
v0x7fffd15ee4a0_0 .net "S", 0 0, L_0x7fffd166c0f0;  alias, 1 drivers
v0x7fffd15ee590_0 .net *"_s0", 0 0, L_0x7fffd166ae00;  1 drivers
S_0x7fffd15e2910 .scope module, "bit3" "one_" 12 54, 12 12 0, S_0x7fffd15bb440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166a920 .functor AND 1, L_0x7fffd166a990, L_0x7fffd166ac00, C4<1>, C4<1>;
L_0x7fffd166a990 .functor NOT 1, L_0x7fffd166c0f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166aa50 .functor AND 1, L_0x7fffd166c0f0, L_0x7fffd166acf0, C4<1>, C4<1>;
L_0x7fffd166aac0 .functor OR 1, L_0x7fffd166a920, L_0x7fffd166aa50, C4<0>, C4<0>;
v0x7fffd15e2620_0 .net "AND1OUT", 0 0, L_0x7fffd166a920;  1 drivers
v0x7fffd15e2700_0 .net "AND2OUT", 0 0, L_0x7fffd166aa50;  1 drivers
v0x7fffd15d7cb0_0 .net "IN0", 0 0, L_0x7fffd166ac00;  1 drivers
v0x7fffd15d7d80_0 .net "IN1", 0 0, L_0x7fffd166acf0;  1 drivers
v0x7fffd15abae0_0 .net "OUT", 0 0, L_0x7fffd166aac0;  1 drivers
v0x7fffd15abba0_0 .net "S", 0 0, L_0x7fffd166c0f0;  alias, 1 drivers
v0x7fffd159ff50_0 .net *"_s0", 0 0, L_0x7fffd166a990;  1 drivers
S_0x7fffd159fce0 .scope module, "bit4" "one_" 12 53, 12 12 0, S_0x7fffd15bb440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166a200 .functor AND 1, L_0x7fffd166a270, L_0x7fffd166a6f0, C4<1>, C4<1>;
L_0x7fffd166a270 .functor NOT 1, L_0x7fffd166c0f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166a540 .functor AND 1, L_0x7fffd166c0f0, L_0x7fffd166a830, C4<1>, C4<1>;
L_0x7fffd166a5b0 .functor OR 1, L_0x7fffd166a200, L_0x7fffd166a540, C4<0>, C4<0>;
v0x7fffd158aed0_0 .net "AND1OUT", 0 0, L_0x7fffd166a200;  1 drivers
v0x7fffd158afb0_0 .net "AND2OUT", 0 0, L_0x7fffd166a540;  1 drivers
v0x7fffd15ccfc0_0 .net "IN0", 0 0, L_0x7fffd166a6f0;  1 drivers
v0x7fffd15cd060_0 .net "IN1", 0 0, L_0x7fffd166a830;  1 drivers
v0x7fffd15cccd0_0 .net "OUT", 0 0, L_0x7fffd166a5b0;  1 drivers
v0x7fffd15ccde0_0 .net "S", 0 0, L_0x7fffd166c0f0;  alias, 1 drivers
v0x7fffd15c1430_0 .net *"_s0", 0 0, L_0x7fffd166a270;  1 drivers
S_0x7fffd15c1140 .scope module, "bit5" "one_" 12 52, 12 12 0, S_0x7fffd15bb440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1669d30 .functor AND 1, L_0x7fffd1669da0, L_0x7fffd1669fe0, C4<1>, C4<1>;
L_0x7fffd1669da0 .functor NOT 1, L_0x7fffd166c0f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd1669e60 .functor AND 1, L_0x7fffd166c0f0, L_0x7fffd166a110, C4<1>, C4<1>;
L_0x7fffd1669ed0 .functor OR 1, L_0x7fffd1669d30, L_0x7fffd1669e60, C4<0>, C4<0>;
v0x7fffd15ab7f0_0 .net "AND1OUT", 0 0, L_0x7fffd1669d30;  1 drivers
v0x7fffd15ab8d0_0 .net "AND2OUT", 0 0, L_0x7fffd1669e60;  1 drivers
v0x7fffd15b67d0_0 .net "IN0", 0 0, L_0x7fffd1669fe0;  1 drivers
v0x7fffd15b6870_0 .net "IN1", 0 0, L_0x7fffd166a110;  1 drivers
v0x7fffd15e3ec0_0 .net "OUT", 0 0, L_0x7fffd1669ed0;  1 drivers
v0x7fffd15e3fd0_0 .net "S", 0 0, L_0x7fffd166c0f0;  alias, 1 drivers
v0x7fffd15e7740_0 .net *"_s0", 0 0, L_0x7fffd1669da0;  1 drivers
S_0x7fffd15e5b00 .scope module, "bit6" "one_" 12 51, 12 12 0, S_0x7fffd15bb440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd16698a0 .functor AND 1, L_0x7fffd1669910, L_0x7fffd1669b50, C4<1>, C4<1>;
L_0x7fffd1669910 .functor NOT 1, L_0x7fffd166c0f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd16699d0 .functor AND 1, L_0x7fffd166c0f0, L_0x7fffd1669c40, C4<1>, C4<1>;
L_0x7fffd1669a40 .functor OR 1, L_0x7fffd16698a0, L_0x7fffd16699d0, C4<0>, C4<0>;
v0x7fffd15e78a0_0 .net "AND1OUT", 0 0, L_0x7fffd16698a0;  1 drivers
v0x7fffd15d9610_0 .net "AND2OUT", 0 0, L_0x7fffd16699d0;  1 drivers
v0x7fffd15d96d0_0 .net "IN0", 0 0, L_0x7fffd1669b50;  1 drivers
v0x7fffd15d9770_0 .net "IN1", 0 0, L_0x7fffd1669c40;  1 drivers
v0x7fffd15d7fd0_0 .net "OUT", 0 0, L_0x7fffd1669a40;  1 drivers
v0x7fffd15d80c0_0 .net "S", 0 0, L_0x7fffd166c0f0;  alias, 1 drivers
v0x7fffd15a1500_0 .net *"_s0", 0 0, L_0x7fffd1669910;  1 drivers
S_0x7fffd15a4d80 .scope module, "bit7" "two" 12 50, 12 27 0, S_0x7fffd15bb440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1669180 .functor AND 1, L_0x7fffd166c0f0, L_0x7f032b050648, L_0x7fffd16695d0, C4<1>;
L_0x7fffd16691f0 .functor AND 1, L_0x7fffd166c0f0, L_0x7fffd1669260, L_0x7f032b050600, L_0x7fffd16696c0;
L_0x7fffd1669260 .functor NOT 1, L_0x7f032b050648, C4<0>, C4<0>, C4<0>;
L_0x7fffd16692d0 .functor AND 1, L_0x7fffd1669370, L_0x7fffd16697b0, C4<1>, C4<1>;
L_0x7fffd1669370 .functor NOT 1, L_0x7fffd166c0f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd1669430 .functor OR 1, L_0x7fffd1669180, L_0x7fffd16691f0, L_0x7fffd16692d0, C4<0>;
v0x7fffd15a3140_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd15a3220_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd1596cd0_0 .net "OUT", 0 0, L_0x7fffd1669430;  1 drivers
v0x7fffd1596d70_0 .net "S", 0 0, L_0x7fffd166c0f0;  alias, 1 drivers
v0x7fffd1596e10_0 .net "WIRE1", 0 0, L_0x7fffd1669180;  1 drivers
v0x7fffd1595690_0 .net "WIRE2", 0 0, L_0x7fffd16691f0;  1 drivers
v0x7fffd1595750_0 .net "WIRE3", 0 0, L_0x7fffd16692d0;  1 drivers
v0x7fffd15953f0_0 .net "X0", 0 0, L_0x7fffd16695d0;  1 drivers
v0x7fffd15954b0_0 .net "X1", 0 0, L_0x7fffd16696c0;  1 drivers
v0x7fffd15c29e0_0 .net "X2", 0 0, L_0x7fffd16697b0;  1 drivers
v0x7fffd15c2aa0_0 .net *"_s0", 0 0, L_0x7fffd1669260;  1 drivers
v0x7fffd15c6260_0 .net *"_s2", 0 0, L_0x7fffd1669370;  1 drivers
S_0x7fffd15b6af0 .scope module, "shift1_" "one_BITSHIFT_2" 12 112, 12 61 0, S_0x7fffd15bc710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffd1602480_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd16025d0_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd1602720_0 .net "S", 0 0, L_0x7fffd166f6b0;  1 drivers
v0x7fffd16027c0_0 .net "X", 7 0, L_0x7fffd166ba70;  alias, 1 drivers
v0x7fffd1602860_0 .net "Y", 7 0, L_0x7fffd166f0c0;  alias, 1 drivers
L_0x7fffd166c5f0 .part L_0x7fffd166ba70, 1, 1;
L_0x7fffd166c6e0 .part L_0x7fffd166ba70, 7, 1;
L_0x7fffd166c780 .part L_0x7fffd166ba70, 7, 1;
L_0x7fffd166ce40 .part L_0x7fffd166ba70, 0, 1;
L_0x7fffd166cf60 .part L_0x7fffd166ba70, 7, 1;
L_0x7fffd166d050 .part L_0x7fffd166ba70, 6, 1;
L_0x7fffd166d640 .part L_0x7fffd166ba70, 5, 1;
L_0x7fffd166d730 .part L_0x7fffd166ba70, 7, 1;
L_0x7fffd166db50 .part L_0x7fffd166ba70, 4, 1;
L_0x7fffd166dc40 .part L_0x7fffd166ba70, 6, 1;
L_0x7fffd166dfc0 .part L_0x7fffd166ba70, 3, 1;
L_0x7fffd166e0b0 .part L_0x7fffd166ba70, 5, 1;
L_0x7fffd166e520 .part L_0x7fffd166ba70, 2, 1;
L_0x7fffd156d840 .part L_0x7fffd166ba70, 4, 1;
L_0x7fffd166eb40 .part L_0x7fffd166ba70, 1, 1;
L_0x7fffd166ec30 .part L_0x7fffd166ba70, 3, 1;
LS_0x7fffd166f0c0_0_0 .concat8 [ 1 1 1 1], L_0x7fffd166ef50, L_0x7fffd166e9d0, L_0x7fffd166e3b0, L_0x7fffd166de80;
LS_0x7fffd166f0c0_0_4 .concat8 [ 1 1 1 1], L_0x7fffd166da10, L_0x7fffd166d530, L_0x7fffd166cc70, L_0x7fffd166c490;
L_0x7fffd166f0c0 .concat8 [ 4 4 0 0], LS_0x7fffd166f0c0_0_0, LS_0x7fffd166f0c0_0_4;
L_0x7fffd166f430 .part L_0x7fffd166ba70, 0, 1;
L_0x7fffd166f5c0 .part L_0x7fffd166ba70, 2, 1;
S_0x7fffd1492c30 .scope module, "bit0" "one_" 12 74, 12 12 0, S_0x7fffd15b6af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166edb0 .functor AND 1, L_0x7fffd166ee20, L_0x7fffd166f430, C4<1>, C4<1>;
L_0x7fffd166ee20 .functor NOT 1, L_0x7fffd166f6b0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166eee0 .functor AND 1, L_0x7fffd166f6b0, L_0x7fffd166f5c0, C4<1>, C4<1>;
L_0x7fffd166ef50 .functor OR 1, L_0x7fffd166edb0, L_0x7fffd166eee0, C4<0>, C4<0>;
v0x7fffd1492e30_0 .net "AND1OUT", 0 0, L_0x7fffd166edb0;  1 drivers
v0x7fffd1492f10_0 .net "AND2OUT", 0 0, L_0x7fffd166eee0;  1 drivers
v0x7fffd14ceeb0_0 .net "IN0", 0 0, L_0x7fffd166f430;  1 drivers
v0x7fffd14cef80_0 .net "IN1", 0 0, L_0x7fffd166f5c0;  1 drivers
v0x7fffd14cf040_0 .net "OUT", 0 0, L_0x7fffd166ef50;  1 drivers
v0x7fffd14cf150_0 .net "S", 0 0, L_0x7fffd166f6b0;  alias, 1 drivers
v0x7fffd14cf210_0 .net *"_s0", 0 0, L_0x7fffd166ee20;  1 drivers
S_0x7fffd1495b80 .scope module, "bit1" "one_" 12 73, 12 12 0, S_0x7fffd15b6af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166e1a0 .functor AND 1, L_0x7fffd166e8a0, L_0x7fffd166eb40, C4<1>, C4<1>;
L_0x7fffd166e8a0 .functor NOT 1, L_0x7fffd166f6b0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166e960 .functor AND 1, L_0x7fffd166f6b0, L_0x7fffd166ec30, C4<1>, C4<1>;
L_0x7fffd166e9d0 .functor OR 1, L_0x7fffd166e1a0, L_0x7fffd166e960, C4<0>, C4<0>;
v0x7fffd1495d70_0 .net "AND1OUT", 0 0, L_0x7fffd166e1a0;  1 drivers
v0x7fffd1495e30_0 .net "AND2OUT", 0 0, L_0x7fffd166e960;  1 drivers
v0x7fffd14b4580_0 .net "IN0", 0 0, L_0x7fffd166eb40;  1 drivers
v0x7fffd14b4650_0 .net "IN1", 0 0, L_0x7fffd166ec30;  1 drivers
v0x7fffd14b4710_0 .net "OUT", 0 0, L_0x7fffd166e9d0;  1 drivers
v0x7fffd14b4820_0 .net "S", 0 0, L_0x7fffd166f6b0;  alias, 1 drivers
v0x7fffd14b48c0_0 .net *"_s0", 0 0, L_0x7fffd166e8a0;  1 drivers
S_0x7fffd149c3b0 .scope module, "bit2" "one_" 12 72, 12 12 0, S_0x7fffd15b6af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166e210 .functor AND 1, L_0x7fffd166e280, L_0x7fffd166e520, C4<1>, C4<1>;
L_0x7fffd166e280 .functor NOT 1, L_0x7fffd166f6b0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166e340 .functor AND 1, L_0x7fffd166f6b0, L_0x7fffd156d840, C4<1>, C4<1>;
L_0x7fffd166e3b0 .functor OR 1, L_0x7fffd166e210, L_0x7fffd166e340, C4<0>, C4<0>;
v0x7fffd149c620_0 .net "AND1OUT", 0 0, L_0x7fffd166e210;  1 drivers
v0x7fffd149c6e0_0 .net "AND2OUT", 0 0, L_0x7fffd166e340;  1 drivers
v0x7fffd14bae20_0 .net "IN0", 0 0, L_0x7fffd166e520;  1 drivers
v0x7fffd14baf10_0 .net "IN1", 0 0, L_0x7fffd156d840;  1 drivers
v0x7fffd14bafd0_0 .net "OUT", 0 0, L_0x7fffd166e3b0;  1 drivers
v0x7fffd14bb0e0_0 .net "S", 0 0, L_0x7fffd166f6b0;  alias, 1 drivers
v0x7fffd14d1830_0 .net *"_s0", 0 0, L_0x7fffd166e280;  1 drivers
S_0x7fffd14d1990 .scope module, "bit3" "one_" 12 71, 12 12 0, S_0x7fffd15b6af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166dd30 .functor AND 1, L_0x7fffd166dda0, L_0x7fffd166dfc0, C4<1>, C4<1>;
L_0x7fffd166dda0 .functor NOT 1, L_0x7fffd166f6b0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166de10 .functor AND 1, L_0x7fffd166f6b0, L_0x7fffd166e0b0, C4<1>, C4<1>;
L_0x7fffd166de80 .functor OR 1, L_0x7fffd166dd30, L_0x7fffd166de10, C4<0>, C4<0>;
v0x7fffd14d1b80_0 .net "AND1OUT", 0 0, L_0x7fffd166dd30;  1 drivers
v0x7fffd14c9000_0 .net "AND2OUT", 0 0, L_0x7fffd166de10;  1 drivers
v0x7fffd14c90c0_0 .net "IN0", 0 0, L_0x7fffd166dfc0;  1 drivers
v0x7fffd14c9160_0 .net "IN1", 0 0, L_0x7fffd166e0b0;  1 drivers
v0x7fffd14c9220_0 .net "OUT", 0 0, L_0x7fffd166de80;  1 drivers
v0x7fffd14c92e0_0 .net "S", 0 0, L_0x7fffd166f6b0;  alias, 1 drivers
v0x7fffd14b5830_0 .net *"_s0", 0 0, L_0x7fffd166dda0;  1 drivers
S_0x7fffd14b5990 .scope module, "bit4" "one_" 12 70, 12 12 0, S_0x7fffd15b6af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166d870 .functor AND 1, L_0x7fffd166d8e0, L_0x7fffd166db50, C4<1>, C4<1>;
L_0x7fffd166d8e0 .functor NOT 1, L_0x7fffd166f6b0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166d9a0 .functor AND 1, L_0x7fffd166f6b0, L_0x7fffd166dc40, C4<1>, C4<1>;
L_0x7fffd166da10 .functor OR 1, L_0x7fffd166d870, L_0x7fffd166d9a0, C4<0>, C4<0>;
v0x7fffd1473560_0 .net "AND1OUT", 0 0, L_0x7fffd166d870;  1 drivers
v0x7fffd1473640_0 .net "AND2OUT", 0 0, L_0x7fffd166d9a0;  1 drivers
v0x7fffd1473700_0 .net "IN0", 0 0, L_0x7fffd166db50;  1 drivers
v0x7fffd14737a0_0 .net "IN1", 0 0, L_0x7fffd166dc40;  1 drivers
v0x7fffd1473860_0 .net "OUT", 0 0, L_0x7fffd166da10;  1 drivers
v0x7fffd1481fc0_0 .net "S", 0 0, L_0x7fffd166f6b0;  alias, 1 drivers
v0x7fffd1482060_0 .net *"_s0", 0 0, L_0x7fffd166d8e0;  1 drivers
S_0x7fffd14821c0 .scope module, "bit5" "one_" 12 69, 12 12 0, S_0x7fffd15b6af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd166d180 .functor AND 1, L_0x7fffd166d1f0, L_0x7fffd166d640, C4<1>, C4<1>;
L_0x7fffd166d1f0 .functor NOT 1, L_0x7fffd166f6b0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166d2b0 .functor AND 1, L_0x7fffd166f6b0, L_0x7fffd166d730, C4<1>, C4<1>;
L_0x7fffd166d530 .functor OR 1, L_0x7fffd166d180, L_0x7fffd166d2b0, C4<0>, C4<0>;
v0x7fffd1485d40_0 .net "AND1OUT", 0 0, L_0x7fffd166d180;  1 drivers
v0x7fffd1485e20_0 .net "AND2OUT", 0 0, L_0x7fffd166d2b0;  1 drivers
v0x7fffd1485ee0_0 .net "IN0", 0 0, L_0x7fffd166d640;  1 drivers
v0x7fffd1485f80_0 .net "IN1", 0 0, L_0x7fffd166d730;  1 drivers
v0x7fffd1486040_0 .net "OUT", 0 0, L_0x7fffd166d530;  1 drivers
v0x7fffd1489ed0_0 .net "S", 0 0, L_0x7fffd166f6b0;  alias, 1 drivers
v0x7fffd1489f70_0 .net *"_s0", 0 0, L_0x7fffd166d1f0;  1 drivers
S_0x7fffd148a0d0 .scope module, "bit6" "two" 12 68, 12 27 0, S_0x7fffd15b6af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd166c870 .functor AND 1, L_0x7fffd166f6b0, L_0x7f032b050648, L_0x7fffd166ce40, C4<1>;
L_0x7fffd166c8e0 .functor AND 1, L_0x7fffd166f6b0, L_0x7fffd166c950, L_0x7f032b050600, L_0x7fffd166cf60;
L_0x7fffd166c950 .functor NOT 1, L_0x7f032b050648, C4<0>, C4<0>, C4<0>;
L_0x7fffd16079a0 .functor AND 1, L_0x7fffd1607a40, L_0x7fffd166d050, C4<1>, C4<1>;
L_0x7fffd1607a40 .functor NOT 1, L_0x7fffd166f6b0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166cc70 .functor OR 1, L_0x7fffd166c870, L_0x7fffd166c8e0, L_0x7fffd16079a0, C4<0>;
v0x7fffd148e390_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd148e4a0_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd148e5b0_0 .net "OUT", 0 0, L_0x7fffd166cc70;  1 drivers
v0x7fffd14b96d0_0 .net "S", 0 0, L_0x7fffd166f6b0;  alias, 1 drivers
v0x7fffd14b9770_0 .net "WIRE1", 0 0, L_0x7fffd166c870;  1 drivers
v0x7fffd14b9860_0 .net "WIRE2", 0 0, L_0x7fffd166c8e0;  1 drivers
v0x7fffd14b9920_0 .net "WIRE3", 0 0, L_0x7fffd16079a0;  1 drivers
v0x7fffd14b99e0_0 .net "X0", 0 0, L_0x7fffd166ce40;  1 drivers
v0x7fffd14b7780_0 .net "X1", 0 0, L_0x7fffd166cf60;  1 drivers
v0x7fffd14b7840_0 .net "X2", 0 0, L_0x7fffd166d050;  1 drivers
v0x7fffd14b7900_0 .net *"_s0", 0 0, L_0x7fffd166c950;  1 drivers
v0x7fffd14b79e0_0 .net *"_s2", 0 0, L_0x7fffd1607a40;  1 drivers
S_0x7fffd1467dc0 .scope module, "bit7" "two" 12 67, 12 27 0, S_0x7fffd15b6af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd166c190 .functor AND 1, L_0x7fffd166f6b0, L_0x7f032b050648, L_0x7fffd166c5f0, C4<1>;
L_0x7fffd166c200 .functor AND 1, L_0x7fffd166f6b0, L_0x7fffd166c270, L_0x7f032b050600, L_0x7fffd166c6e0;
L_0x7fffd166c270 .functor NOT 1, L_0x7f032b050648, C4<0>, C4<0>, C4<0>;
L_0x7fffd166c330 .functor AND 1, L_0x7fffd166c3d0, L_0x7fffd166c780, C4<1>, C4<1>;
L_0x7fffd166c3d0 .functor NOT 1, L_0x7fffd166f6b0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166c490 .functor OR 1, L_0x7fffd166c190, L_0x7fffd166c200, L_0x7fffd166c330, C4<0>;
v0x7fffd1467ff0_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd1468090_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd1483860_0 .net "OUT", 0 0, L_0x7fffd166c490;  1 drivers
v0x7fffd1483900_0 .net "S", 0 0, L_0x7fffd166f6b0;  alias, 1 drivers
v0x7fffd14839a0_0 .net "WIRE1", 0 0, L_0x7fffd166c190;  1 drivers
v0x7fffd1483a90_0 .net "WIRE2", 0 0, L_0x7fffd166c200;  1 drivers
v0x7fffd1483b50_0 .net "WIRE3", 0 0, L_0x7fffd166c330;  1 drivers
v0x7fffd1471f50_0 .net "X0", 0 0, L_0x7fffd166c5f0;  1 drivers
v0x7fffd1472010_0 .net "X1", 0 0, L_0x7fffd166c6e0;  1 drivers
v0x7fffd14720d0_0 .net "X2", 0 0, L_0x7fffd166c780;  1 drivers
v0x7fffd1472190_0 .net *"_s0", 0 0, L_0x7fffd166c270;  1 drivers
v0x7fffd1472270_0 .net *"_s2", 0 0, L_0x7fffd166c3d0;  1 drivers
S_0x7fffd16029a0 .scope module, "shift2_" "one_BITSHIFT_3" 12 113, 12 78 0, S_0x7fffd15bc710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffd1608380_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd1608440_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd1608500_0 .net "S", 0 0, L_0x7fffd16732f0;  1 drivers
v0x7fffd16086b0_0 .net "X", 7 0, L_0x7fffd166f0c0;  alias, 1 drivers
v0x7fffd1608750_0 .net "Y", 7 0, L_0x7fffd1672d40;  alias, 1 drivers
L_0x7fffd166fc00 .part L_0x7fffd166f0c0, 3, 1;
L_0x7fffd166fcf0 .part L_0x7fffd166f0c0, 7, 1;
L_0x7fffd166fd90 .part L_0x7fffd166f0c0, 7, 1;
L_0x7fffd1670320 .part L_0x7fffd166f0c0, 2, 1;
L_0x7fffd1670440 .part L_0x7fffd166f0c0, 7, 1;
L_0x7fffd1670530 .part L_0x7fffd166f0c0, 6, 1;
L_0x7fffd1670e90 .part L_0x7fffd166f0c0, 1, 1;
L_0x7fffd1670f80 .part L_0x7fffd166f0c0, 7, 1;
L_0x7fffd16710c0 .part L_0x7fffd166f0c0, 5, 1;
L_0x7fffd16716a0 .part L_0x7fffd166f0c0, 0, 1;
L_0x7fffd1671790 .part L_0x7fffd166f0c0, 7, 1;
L_0x7fffd1671830 .part L_0x7fffd166f0c0, 4, 1;
L_0x7fffd1671c70 .part L_0x7fffd166f0c0, 3, 1;
L_0x7fffd1564650 .part L_0x7fffd166f0c0, 7, 1;
L_0x7fffd1672260 .part L_0x7fffd166f0c0, 2, 1;
L_0x7fffd1672350 .part L_0x7fffd166f0c0, 6, 1;
L_0x7fffd16727b0 .part L_0x7fffd166f0c0, 1, 1;
L_0x7fffd16728a0 .part L_0x7fffd166f0c0, 5, 1;
LS_0x7fffd1672d40_0_0 .concat8 [ 1 1 1 1], L_0x7fffd1672bd0, L_0x7fffd1672670, L_0x7fffd1672120, L_0x7fffd1671b30;
LS_0x7fffd1672d40_0_4 .concat8 [ 1 1 1 1], L_0x7fffd1671510, L_0x7fffd1670cc0, L_0x7fffd1670180, L_0x7fffd166faa0;
L_0x7fffd1672d40 .concat8 [ 4 4 0 0], LS_0x7fffd1672d40_0_0, LS_0x7fffd1672d40_0_4;
L_0x7fffd1673100 .part L_0x7fffd166f0c0, 0, 1;
L_0x7fffd1672990 .part L_0x7fffd166f0c0, 4, 1;
S_0x7fffd1602b20 .scope module, "bit0" "one_" 12 91, 12 12 0, S_0x7fffd16029a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1672a30 .functor AND 1, L_0x7fffd1672aa0, L_0x7fffd1673100, C4<1>, C4<1>;
L_0x7fffd1672aa0 .functor NOT 1, L_0x7fffd16732f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd1672b60 .functor AND 1, L_0x7fffd16732f0, L_0x7fffd1672990, C4<1>, C4<1>;
L_0x7fffd1672bd0 .functor OR 1, L_0x7fffd1672a30, L_0x7fffd1672b60, C4<0>, C4<0>;
v0x7fffd1602d40_0 .net "AND1OUT", 0 0, L_0x7fffd1672a30;  1 drivers
v0x7fffd1602e20_0 .net "AND2OUT", 0 0, L_0x7fffd1672b60;  1 drivers
v0x7fffd1602ee0_0 .net "IN0", 0 0, L_0x7fffd1673100;  1 drivers
v0x7fffd1602fb0_0 .net "IN1", 0 0, L_0x7fffd1672990;  1 drivers
v0x7fffd1603070_0 .net "OUT", 0 0, L_0x7fffd1672bd0;  1 drivers
v0x7fffd1603180_0 .net "S", 0 0, L_0x7fffd16732f0;  alias, 1 drivers
v0x7fffd1603240_0 .net *"_s0", 0 0, L_0x7fffd1672aa0;  1 drivers
S_0x7fffd16033a0 .scope module, "bit1" "one_" 12 90, 12 12 0, S_0x7fffd16029a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd16724d0 .functor AND 1, L_0x7fffd1672540, L_0x7fffd16727b0, C4<1>, C4<1>;
L_0x7fffd1672540 .functor NOT 1, L_0x7fffd16732f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd1672600 .functor AND 1, L_0x7fffd16732f0, L_0x7fffd16728a0, C4<1>, C4<1>;
L_0x7fffd1672670 .functor OR 1, L_0x7fffd16724d0, L_0x7fffd1672600, C4<0>, C4<0>;
v0x7fffd1603600_0 .net "AND1OUT", 0 0, L_0x7fffd16724d0;  1 drivers
v0x7fffd16036c0_0 .net "AND2OUT", 0 0, L_0x7fffd1672600;  1 drivers
v0x7fffd1603780_0 .net "IN0", 0 0, L_0x7fffd16727b0;  1 drivers
v0x7fffd1603850_0 .net "IN1", 0 0, L_0x7fffd16728a0;  1 drivers
v0x7fffd1603910_0 .net "OUT", 0 0, L_0x7fffd1672670;  1 drivers
v0x7fffd1603a20_0 .net "S", 0 0, L_0x7fffd16732f0;  alias, 1 drivers
v0x7fffd1603ac0_0 .net *"_s0", 0 0, L_0x7fffd1672540;  1 drivers
S_0x7fffd1603c30 .scope module, "bit2" "one_" 12 89, 12 12 0, S_0x7fffd16029a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1671920 .functor AND 1, L_0x7fffd1671ff0, L_0x7fffd1672260, C4<1>, C4<1>;
L_0x7fffd1671ff0 .functor NOT 1, L_0x7fffd16732f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd16720b0 .functor AND 1, L_0x7fffd16732f0, L_0x7fffd1672350, C4<1>, C4<1>;
L_0x7fffd1672120 .functor OR 1, L_0x7fffd1671920, L_0x7fffd16720b0, C4<0>, C4<0>;
v0x7fffd1603ea0_0 .net "AND1OUT", 0 0, L_0x7fffd1671920;  1 drivers
v0x7fffd1603f60_0 .net "AND2OUT", 0 0, L_0x7fffd16720b0;  1 drivers
v0x7fffd1604020_0 .net "IN0", 0 0, L_0x7fffd1672260;  1 drivers
v0x7fffd16040f0_0 .net "IN1", 0 0, L_0x7fffd1672350;  1 drivers
v0x7fffd16041b0_0 .net "OUT", 0 0, L_0x7fffd1672120;  1 drivers
v0x7fffd16042c0_0 .net "S", 0 0, L_0x7fffd16732f0;  alias, 1 drivers
v0x7fffd16043b0_0 .net *"_s0", 0 0, L_0x7fffd1671ff0;  1 drivers
S_0x7fffd1604510 .scope module, "bit3" "one_" 12 88, 12 12 0, S_0x7fffd16029a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1671990 .functor AND 1, L_0x7fffd1671a00, L_0x7fffd1671c70, C4<1>, C4<1>;
L_0x7fffd1671a00 .functor NOT 1, L_0x7fffd16732f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd1671ac0 .functor AND 1, L_0x7fffd16732f0, L_0x7fffd1564650, C4<1>, C4<1>;
L_0x7fffd1671b30 .functor OR 1, L_0x7fffd1671990, L_0x7fffd1671ac0, C4<0>, C4<0>;
v0x7fffd1604750_0 .net "AND1OUT", 0 0, L_0x7fffd1671990;  1 drivers
v0x7fffd1604830_0 .net "AND2OUT", 0 0, L_0x7fffd1671ac0;  1 drivers
v0x7fffd16048f0_0 .net "IN0", 0 0, L_0x7fffd1671c70;  1 drivers
v0x7fffd1604990_0 .net "IN1", 0 0, L_0x7fffd1564650;  1 drivers
v0x7fffd1604a50_0 .net "OUT", 0 0, L_0x7fffd1671b30;  1 drivers
v0x7fffd1604b60_0 .net "S", 0 0, L_0x7fffd16732f0;  alias, 1 drivers
v0x7fffd1604c00_0 .net *"_s0", 0 0, L_0x7fffd1671a00;  1 drivers
S_0x7fffd1604d60 .scope module, "bit4" "two" 12 87, 12 27 0, S_0x7fffd16029a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd16711b0 .functor AND 1, L_0x7fffd16732f0, L_0x7f032b050648, L_0x7fffd16716a0, C4<1>;
L_0x7fffd1671220 .functor AND 1, L_0x7fffd16732f0, L_0x7fffd1671290, L_0x7f032b050600, L_0x7fffd1671790;
L_0x7fffd1671290 .functor NOT 1, L_0x7f032b050648, C4<0>, C4<0>, C4<0>;
L_0x7fffd1671350 .functor AND 1, L_0x7fffd1671450, L_0x7fffd1671830, C4<1>, C4<1>;
L_0x7fffd1671450 .functor NOT 1, L_0x7fffd16732f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd1671510 .functor OR 1, L_0x7fffd16711b0, L_0x7fffd1671220, L_0x7fffd1671350, C4<0>;
v0x7fffd1605030_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd16050f0_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd16051b0_0 .net "OUT", 0 0, L_0x7fffd1671510;  1 drivers
v0x7fffd1605250_0 .net "S", 0 0, L_0x7fffd16732f0;  alias, 1 drivers
v0x7fffd16052f0_0 .net "WIRE1", 0 0, L_0x7fffd16711b0;  1 drivers
v0x7fffd1605390_0 .net "WIRE2", 0 0, L_0x7fffd1671220;  1 drivers
v0x7fffd1605450_0 .net "WIRE3", 0 0, L_0x7fffd1671350;  1 drivers
v0x7fffd1605510_0 .net "X0", 0 0, L_0x7fffd16716a0;  1 drivers
v0x7fffd16055d0_0 .net "X1", 0 0, L_0x7fffd1671790;  1 drivers
v0x7fffd1605720_0 .net "X2", 0 0, L_0x7fffd1671830;  1 drivers
v0x7fffd16057e0_0 .net *"_s0", 0 0, L_0x7fffd1671290;  1 drivers
v0x7fffd16058c0_0 .net *"_s2", 0 0, L_0x7fffd1671450;  1 drivers
S_0x7fffd1605ac0 .scope module, "bit5" "two" 12 86, 12 27 0, S_0x7fffd16029a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1670660 .functor AND 1, L_0x7fffd16732f0, L_0x7f032b050648, L_0x7fffd1670e90, C4<1>;
L_0x7fffd16706d0 .functor AND 1, L_0x7fffd16732f0, L_0x7fffd16077d0, L_0x7f032b050600, L_0x7fffd1670f80;
L_0x7fffd16077d0 .functor NOT 1, L_0x7f032b050648, C4<0>, C4<0>, C4<0>;
L_0x7fffd1670b60 .functor AND 1, L_0x7fffd1670c00, L_0x7fffd16710c0, C4<1>, C4<1>;
L_0x7fffd1670c00 .functor NOT 1, L_0x7fffd16732f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd1670cc0 .functor OR 1, L_0x7fffd1670660, L_0x7fffd16706d0, L_0x7fffd1670b60, C4<0>;
v0x7fffd1605cf0_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd1605db0_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd1605e70_0 .net "OUT", 0 0, L_0x7fffd1670cc0;  1 drivers
v0x7fffd1605f10_0 .net "S", 0 0, L_0x7fffd16732f0;  alias, 1 drivers
v0x7fffd1605fb0_0 .net "WIRE1", 0 0, L_0x7fffd1670660;  1 drivers
v0x7fffd16060a0_0 .net "WIRE2", 0 0, L_0x7fffd16706d0;  1 drivers
v0x7fffd1606160_0 .net "WIRE3", 0 0, L_0x7fffd1670b60;  1 drivers
v0x7fffd1606220_0 .net "X0", 0 0, L_0x7fffd1670e90;  1 drivers
v0x7fffd16062e0_0 .net "X1", 0 0, L_0x7fffd1670f80;  1 drivers
v0x7fffd1606430_0 .net "X2", 0 0, L_0x7fffd16710c0;  1 drivers
v0x7fffd16064f0_0 .net *"_s0", 0 0, L_0x7fffd16077d0;  1 drivers
v0x7fffd16065d0_0 .net *"_s2", 0 0, L_0x7fffd1670c00;  1 drivers
S_0x7fffd16067d0 .scope module, "bit6" "two" 12 85, 12 27 0, S_0x7fffd16029a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd166fe80 .functor AND 1, L_0x7fffd16732f0, L_0x7f032b050648, L_0x7fffd1670320, C4<1>;
L_0x7fffd166fef0 .functor AND 1, L_0x7fffd16732f0, L_0x7fffd166ff60, L_0x7f032b050600, L_0x7fffd1670440;
L_0x7fffd166ff60 .functor NOT 1, L_0x7f032b050648, C4<0>, C4<0>, C4<0>;
L_0x7fffd1670020 .functor AND 1, L_0x7fffd16700c0, L_0x7fffd1670530, C4<1>, C4<1>;
L_0x7fffd16700c0 .functor NOT 1, L_0x7fffd16732f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd1670180 .functor OR 1, L_0x7fffd166fe80, L_0x7fffd166fef0, L_0x7fffd1670020, C4<0>;
v0x7fffd1606a00_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd1606ac0_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd1606b80_0 .net "OUT", 0 0, L_0x7fffd1670180;  1 drivers
v0x7fffd1606c20_0 .net "S", 0 0, L_0x7fffd16732f0;  alias, 1 drivers
v0x7fffd1606cc0_0 .net "WIRE1", 0 0, L_0x7fffd166fe80;  1 drivers
v0x7fffd1606db0_0 .net "WIRE2", 0 0, L_0x7fffd166fef0;  1 drivers
v0x7fffd1606e70_0 .net "WIRE3", 0 0, L_0x7fffd1670020;  1 drivers
v0x7fffd1606f30_0 .net "X0", 0 0, L_0x7fffd1670320;  1 drivers
v0x7fffd1606ff0_0 .net "X1", 0 0, L_0x7fffd1670440;  1 drivers
v0x7fffd1607140_0 .net "X2", 0 0, L_0x7fffd1670530;  1 drivers
v0x7fffd1607200_0 .net *"_s0", 0 0, L_0x7fffd166ff60;  1 drivers
v0x7fffd16072e0_0 .net *"_s2", 0 0, L_0x7fffd16700c0;  1 drivers
S_0x7fffd16074e0 .scope module, "bit7" "two" 12 84, 12 27 0, S_0x7fffd16029a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd166f7a0 .functor AND 1, L_0x7fffd16732f0, L_0x7f032b050648, L_0x7fffd166fc00, C4<1>;
L_0x7fffd166f810 .functor AND 1, L_0x7fffd16732f0, L_0x7fffd166f880, L_0x7f032b050600, L_0x7fffd166fcf0;
L_0x7fffd166f880 .functor NOT 1, L_0x7f032b050648, C4<0>, C4<0>, C4<0>;
L_0x7fffd166f940 .functor AND 1, L_0x7fffd166f9e0, L_0x7fffd166fd90, C4<1>, C4<1>;
L_0x7fffd166f9e0 .functor NOT 1, L_0x7fffd16732f0, C4<0>, C4<0>, C4<0>;
L_0x7fffd166faa0 .functor OR 1, L_0x7fffd166f7a0, L_0x7fffd166f810, L_0x7fffd166f940, C4<0>;
v0x7fffd1607710_0 .net "A", 0 0, L_0x7f032b050600;  alias, 1 drivers
v0x7fffd16078e0_0 .net "C", 0 0, L_0x7f032b050648;  alias, 1 drivers
v0x7fffd1607ab0_0 .net "OUT", 0 0, L_0x7fffd166faa0;  1 drivers
v0x7fffd1607b50_0 .net "S", 0 0, L_0x7fffd16732f0;  alias, 1 drivers
v0x7fffd1607bf0_0 .net "WIRE1", 0 0, L_0x7fffd166f7a0;  1 drivers
v0x7fffd1607ce0_0 .net "WIRE2", 0 0, L_0x7fffd166f810;  1 drivers
v0x7fffd1607da0_0 .net "WIRE3", 0 0, L_0x7fffd166f940;  1 drivers
v0x7fffd1607e60_0 .net "X0", 0 0, L_0x7fffd166fc00;  1 drivers
v0x7fffd1607f20_0 .net "X1", 0 0, L_0x7fffd166fcf0;  1 drivers
v0x7fffd1607fe0_0 .net "X2", 0 0, L_0x7fffd166fd90;  1 drivers
v0x7fffd16080a0_0 .net *"_s0", 0 0, L_0x7fffd166f880;  1 drivers
v0x7fffd1608180_0 .net *"_s2", 0 0, L_0x7fffd166f9e0;  1 drivers
S_0x7fffd1608fb0 .scope module, "myleftshifter" "LEFTLOGICSHIFT" 7 81, 13 80 0, S_0x7fffd15887b0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "S"
    .port_info 1 /INPUT 8 "DATA"
    .port_info 2 /OUTPUT 8 "OUT"
v0x7fffd1617190_0 .net "DATA", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd1617250_0 .var "OUT", 7 0;
v0x7fffd1617330_0 .net "OUT1", 7 0, L_0x7fffd165e190;  1 drivers
v0x7fffd1617430_0 .net "S", 2 0, L_0x7fffd165e7a0;  1 drivers
v0x7fffd16174f0_0 .net "WIRE1", 7 0, L_0x7fffd16589c0;  1 drivers
v0x7fffd1617650_0 .net "WIRE2", 7 0, L_0x7fffd165b7d0;  1 drivers
E_0x7fffd15b5380 .event edge, v0x7fffd15c5eb0_0, v0x7fffd1617430_0;
L_0x7fffd1658f00 .part L_0x7fffd165e7a0, 0, 1;
L_0x7fffd165bd00 .part L_0x7fffd165e7a0, 1, 1;
L_0x7fffd165e700 .part L_0x7fffd165e7a0, 2, 1;
S_0x7fffd1609230 .scope module, "shift0" "ONEBITSHIFT_1" 13 90, 13 25 0, S_0x7fffd1608fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 8 "X"
    .port_info 2 /OUTPUT 8 "Y"
v0x7fffd160d8b0_0 .net "S", 0 0, L_0x7fffd1658f00;  1 drivers
v0x7fffd160da80_0 .net "X", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd160db40_0 .net "Y", 7 0, L_0x7fffd16589c0;  alias, 1 drivers
L_0x7fffd1656280 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd1656370 .part v0x7fffd163d5a0_0, 6, 1;
L_0x7fffd1656740 .part v0x7fffd163d5a0_0, 6, 1;
L_0x7fffd1656a40 .part v0x7fffd163d5a0_0, 5, 1;
L_0x7fffd1656e40 .part v0x7fffd163d5a0_0, 5, 1;
L_0x7fffd1656f30 .part v0x7fffd163d5a0_0, 4, 1;
L_0x7fffd1657550 .part v0x7fffd163d5a0_0, 4, 1;
L_0x7fffd1657640 .part v0x7fffd163d5a0_0, 3, 1;
L_0x7fffd1657a60 .part v0x7fffd163d5a0_0, 3, 1;
L_0x7fffd1657b50 .part v0x7fffd163d5a0_0, 2, 1;
L_0x7fffd1657f60 .part v0x7fffd163d5a0_0, 2, 1;
L_0x7fffd1658050 .part v0x7fffd163d5a0_0, 1, 1;
L_0x7fffd16584c0 .part v0x7fffd163d5a0_0, 1, 1;
L_0x7fffd16585b0 .part v0x7fffd163d5a0_0, 0, 1;
LS_0x7fffd16589c0_0_0 .concat8 [ 1 1 1 1], L_0x7fffd1658850, L_0x7fffd1658350, L_0x7fffd1657df0, L_0x7fffd1657920;
LS_0x7fffd16589c0_0_4 .concat8 [ 1 1 1 1], L_0x7fffd1657410, L_0x7fffd1656d00, L_0x7fffd1656600, L_0x7fffd1656170;
L_0x7fffd16589c0 .concat8 [ 4 4 0 0], LS_0x7fffd16589c0_0_0, LS_0x7fffd16589c0_0_4;
L_0x7fffd1658d30 .part v0x7fffd163d5a0_0, 0, 1;
S_0x7fffd1609490 .scope module, "bit0" "one" 13 39, 13 10 0, S_0x7fffd1609230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1658140 .functor AND 1, L_0x7fffd1658720, L_0x7fffd1658d30, C4<1>, C4<1>;
L_0x7fffd1658720 .functor NOT 1, L_0x7fffd1658f00, C4<0>, C4<0>, C4<0>;
L_0x7f032b050378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffd16587e0 .functor AND 1, L_0x7fffd1658f00, L_0x7f032b050378, C4<1>, C4<1>;
L_0x7fffd1658850 .functor OR 1, L_0x7fffd1658140, L_0x7fffd16587e0, C4<0>, C4<0>;
v0x7fffd16096f0_0 .net "AND1OUT", 0 0, L_0x7fffd1658140;  1 drivers
v0x7fffd16097d0_0 .net "AND2OUT", 0 0, L_0x7fffd16587e0;  1 drivers
v0x7fffd1609890_0 .net "IN0", 0 0, L_0x7fffd1658d30;  1 drivers
v0x7fffd1609930_0 .net "IN1", 0 0, L_0x7f032b050378;  1 drivers
v0x7fffd16099f0_0 .net "OUT", 0 0, L_0x7fffd1658850;  1 drivers
v0x7fffd1609b00_0 .net "S", 0 0, L_0x7fffd1658f00;  alias, 1 drivers
v0x7fffd1609bc0_0 .net *"_s0", 0 0, L_0x7fffd1658720;  1 drivers
S_0x7fffd1609d20 .scope module, "bit1" "one" 13 38, 13 10 0, S_0x7fffd1609230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd16581b0 .functor AND 1, L_0x7fffd1658220, L_0x7fffd16584c0, C4<1>, C4<1>;
L_0x7fffd1658220 .functor NOT 1, L_0x7fffd1658f00, C4<0>, C4<0>, C4<0>;
L_0x7fffd16582e0 .functor AND 1, L_0x7fffd1658f00, L_0x7fffd16585b0, C4<1>, C4<1>;
L_0x7fffd1658350 .functor OR 1, L_0x7fffd16581b0, L_0x7fffd16582e0, C4<0>, C4<0>;
v0x7fffd1609f80_0 .net "AND1OUT", 0 0, L_0x7fffd16581b0;  1 drivers
v0x7fffd160a040_0 .net "AND2OUT", 0 0, L_0x7fffd16582e0;  1 drivers
v0x7fffd160a100_0 .net "IN0", 0 0, L_0x7fffd16584c0;  1 drivers
v0x7fffd160a1d0_0 .net "IN1", 0 0, L_0x7fffd16585b0;  1 drivers
v0x7fffd160a290_0 .net "OUT", 0 0, L_0x7fffd1658350;  1 drivers
v0x7fffd160a3a0_0 .net "S", 0 0, L_0x7fffd1658f00;  alias, 1 drivers
v0x7fffd160a440_0 .net *"_s0", 0 0, L_0x7fffd1658220;  1 drivers
S_0x7fffd160a5b0 .scope module, "bit2" "one" 13 37, 13 10 0, S_0x7fffd1609230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1657ca0 .functor AND 1, L_0x7fffd1657d10, L_0x7fffd1657f60, C4<1>, C4<1>;
L_0x7fffd1657d10 .functor NOT 1, L_0x7fffd1658f00, C4<0>, C4<0>, C4<0>;
L_0x7fffd1657d80 .functor AND 1, L_0x7fffd1658f00, L_0x7fffd1658050, C4<1>, C4<1>;
L_0x7fffd1657df0 .functor OR 1, L_0x7fffd1657ca0, L_0x7fffd1657d80, C4<0>, C4<0>;
v0x7fffd160a820_0 .net "AND1OUT", 0 0, L_0x7fffd1657ca0;  1 drivers
v0x7fffd160a8e0_0 .net "AND2OUT", 0 0, L_0x7fffd1657d80;  1 drivers
v0x7fffd160a9a0_0 .net "IN0", 0 0, L_0x7fffd1657f60;  1 drivers
v0x7fffd160aa70_0 .net "IN1", 0 0, L_0x7fffd1658050;  1 drivers
v0x7fffd160ab30_0 .net "OUT", 0 0, L_0x7fffd1657df0;  1 drivers
v0x7fffd160ac40_0 .net "S", 0 0, L_0x7fffd1658f00;  alias, 1 drivers
v0x7fffd160ad30_0 .net *"_s0", 0 0, L_0x7fffd1657d10;  1 drivers
S_0x7fffd160ae90 .scope module, "bit3" "one" 13 36, 13 10 0, S_0x7fffd1609230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1657780 .functor AND 1, L_0x7fffd16577f0, L_0x7fffd1657a60, C4<1>, C4<1>;
L_0x7fffd16577f0 .functor NOT 1, L_0x7fffd1658f00, C4<0>, C4<0>, C4<0>;
L_0x7fffd16578b0 .functor AND 1, L_0x7fffd1658f00, L_0x7fffd1657b50, C4<1>, C4<1>;
L_0x7fffd1657920 .functor OR 1, L_0x7fffd1657780, L_0x7fffd16578b0, C4<0>, C4<0>;
v0x7fffd160b0d0_0 .net "AND1OUT", 0 0, L_0x7fffd1657780;  1 drivers
v0x7fffd160b1b0_0 .net "AND2OUT", 0 0, L_0x7fffd16578b0;  1 drivers
v0x7fffd160b270_0 .net "IN0", 0 0, L_0x7fffd1657a60;  1 drivers
v0x7fffd160b310_0 .net "IN1", 0 0, L_0x7fffd1657b50;  1 drivers
v0x7fffd160b3d0_0 .net "OUT", 0 0, L_0x7fffd1657920;  1 drivers
v0x7fffd160b4e0_0 .net "S", 0 0, L_0x7fffd1658f00;  alias, 1 drivers
v0x7fffd160b580_0 .net *"_s0", 0 0, L_0x7fffd16577f0;  1 drivers
S_0x7fffd160b6e0 .scope module, "bit4" "one" 13 35, 13 10 0, S_0x7fffd1609230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1657060 .functor AND 1, L_0x7fffd16570d0, L_0x7fffd1657550, C4<1>, C4<1>;
L_0x7fffd16570d0 .functor NOT 1, L_0x7fffd1658f00, C4<0>, C4<0>, C4<0>;
L_0x7fffd1657190 .functor AND 1, L_0x7fffd1658f00, L_0x7fffd1657640, C4<1>, C4<1>;
L_0x7fffd1657410 .functor OR 1, L_0x7fffd1657060, L_0x7fffd1657190, C4<0>, C4<0>;
v0x7fffd160b970_0 .net "AND1OUT", 0 0, L_0x7fffd1657060;  1 drivers
v0x7fffd160ba50_0 .net "AND2OUT", 0 0, L_0x7fffd1657190;  1 drivers
v0x7fffd160bb10_0 .net "IN0", 0 0, L_0x7fffd1657550;  1 drivers
v0x7fffd160bbb0_0 .net "IN1", 0 0, L_0x7fffd1657640;  1 drivers
v0x7fffd160bc70_0 .net "OUT", 0 0, L_0x7fffd1657410;  1 drivers
v0x7fffd160bd80_0 .net "S", 0 0, L_0x7fffd1658f00;  alias, 1 drivers
v0x7fffd160be20_0 .net *"_s0", 0 0, L_0x7fffd16570d0;  1 drivers
S_0x7fffd160bf80 .scope module, "bit5" "one" 13 34, 13 10 0, S_0x7fffd1609230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1656b60 .functor AND 1, L_0x7fffd1656bd0, L_0x7fffd1656e40, C4<1>, C4<1>;
L_0x7fffd1656bd0 .functor NOT 1, L_0x7fffd1658f00, C4<0>, C4<0>, C4<0>;
L_0x7fffd1656c90 .functor AND 1, L_0x7fffd1658f00, L_0x7fffd1656f30, C4<1>, C4<1>;
L_0x7fffd1656d00 .functor OR 1, L_0x7fffd1656b60, L_0x7fffd1656c90, C4<0>, C4<0>;
v0x7fffd160c170_0 .net "AND1OUT", 0 0, L_0x7fffd1656b60;  1 drivers
v0x7fffd160c250_0 .net "AND2OUT", 0 0, L_0x7fffd1656c90;  1 drivers
v0x7fffd160c310_0 .net "IN0", 0 0, L_0x7fffd1656e40;  1 drivers
v0x7fffd160c3e0_0 .net "IN1", 0 0, L_0x7fffd1656f30;  1 drivers
v0x7fffd160c4a0_0 .net "OUT", 0 0, L_0x7fffd1656d00;  1 drivers
v0x7fffd160c5b0_0 .net "S", 0 0, L_0x7fffd1658f00;  alias, 1 drivers
v0x7fffd160c650_0 .net *"_s0", 0 0, L_0x7fffd1656bd0;  1 drivers
S_0x7fffd160c7b0 .scope module, "bit6" "one" 13 33, 13 10 0, S_0x7fffd1609230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1656460 .functor AND 1, L_0x7fffd16564d0, L_0x7fffd1656740, C4<1>, C4<1>;
L_0x7fffd16564d0 .functor NOT 1, L_0x7fffd1658f00, C4<0>, C4<0>, C4<0>;
L_0x7fffd1656590 .functor AND 1, L_0x7fffd1658f00, L_0x7fffd1656a40, C4<1>, C4<1>;
L_0x7fffd1656600 .functor OR 1, L_0x7fffd1656460, L_0x7fffd1656590, C4<0>, C4<0>;
v0x7fffd160c9f0_0 .net "AND1OUT", 0 0, L_0x7fffd1656460;  1 drivers
v0x7fffd160cad0_0 .net "AND2OUT", 0 0, L_0x7fffd1656590;  1 drivers
v0x7fffd160cb90_0 .net "IN0", 0 0, L_0x7fffd1656740;  1 drivers
v0x7fffd160cc60_0 .net "IN1", 0 0, L_0x7fffd1656a40;  1 drivers
v0x7fffd160cd20_0 .net "OUT", 0 0, L_0x7fffd1656600;  1 drivers
v0x7fffd160ce30_0 .net "S", 0 0, L_0x7fffd1658f00;  alias, 1 drivers
v0x7fffd160ced0_0 .net *"_s0", 0 0, L_0x7fffd16564d0;  1 drivers
S_0x7fffd160d030 .scope module, "bit7" "one" 13 32, 13 10 0, S_0x7fffd1609230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1655fd0 .functor AND 1, L_0x7fffd1656040, L_0x7fffd1656280, C4<1>, C4<1>;
L_0x7fffd1656040 .functor NOT 1, L_0x7fffd1658f00, C4<0>, C4<0>, C4<0>;
L_0x7fffd1656100 .functor AND 1, L_0x7fffd1658f00, L_0x7fffd1656370, C4<1>, C4<1>;
L_0x7fffd1656170 .functor OR 1, L_0x7fffd1655fd0, L_0x7fffd1656100, C4<0>, C4<0>;
v0x7fffd160d270_0 .net "AND1OUT", 0 0, L_0x7fffd1655fd0;  1 drivers
v0x7fffd160d350_0 .net "AND2OUT", 0 0, L_0x7fffd1656100;  1 drivers
v0x7fffd160d410_0 .net "IN0", 0 0, L_0x7fffd1656280;  1 drivers
v0x7fffd160d4e0_0 .net "IN1", 0 0, L_0x7fffd1656370;  1 drivers
v0x7fffd160d5a0_0 .net "OUT", 0 0, L_0x7fffd1656170;  1 drivers
v0x7fffd160d6b0_0 .net "S", 0 0, L_0x7fffd1658f00;  alias, 1 drivers
v0x7fffd160d750_0 .net *"_s0", 0 0, L_0x7fffd1656040;  1 drivers
S_0x7fffd160dc80 .scope module, "shift1" "ONEBITSHIFT_2" 13 91, 13 43 0, S_0x7fffd1608fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 8 "X"
    .port_info 2 /OUTPUT 8 "Y"
v0x7fffd1612320_0 .net "S", 0 0, L_0x7fffd165bd00;  1 drivers
v0x7fffd16124f0_0 .net "X", 7 0, L_0x7fffd16589c0;  alias, 1 drivers
v0x7fffd16125b0_0 .net "Y", 7 0, L_0x7fffd165b7d0;  alias, 1 drivers
L_0x7fffd1659250 .part L_0x7fffd16589c0, 7, 1;
L_0x7fffd1659340 .part L_0x7fffd16589c0, 5, 1;
L_0x7fffd1659690 .part L_0x7fffd16589c0, 6, 1;
L_0x7fffd1659780 .part L_0x7fffd16589c0, 4, 1;
L_0x7fffd1659b80 .part L_0x7fffd16589c0, 5, 1;
L_0x7fffd1659c70 .part L_0x7fffd16589c0, 3, 1;
L_0x7fffd165a290 .part L_0x7fffd16589c0, 4, 1;
L_0x7fffd165a380 .part L_0x7fffd16589c0, 2, 1;
L_0x7fffd165a7a0 .part L_0x7fffd16589c0, 3, 1;
L_0x7fffd165a890 .part L_0x7fffd16589c0, 1, 1;
L_0x7fffd165ac10 .part L_0x7fffd16589c0, 2, 1;
L_0x7fffd165ad00 .part L_0x7fffd16589c0, 0, 1;
L_0x7fffd165b170 .part L_0x7fffd16589c0, 1, 1;
LS_0x7fffd165b7d0_0_0 .concat8 [ 1 1 1 1], L_0x7fffd165b660, L_0x7fffd165b000, L_0x7fffd165aad0, L_0x7fffd165a660;
LS_0x7fffd165b7d0_0_4 .concat8 [ 1 1 1 1], L_0x7fffd165a150, L_0x7fffd1659a40, L_0x7fffd1659580, L_0x7fffd1659140;
L_0x7fffd165b7d0 .concat8 [ 4 4 0 0], LS_0x7fffd165b7d0_0_0, LS_0x7fffd165b7d0_0_4;
L_0x7fffd165bbc0 .part L_0x7fffd16589c0, 0, 1;
S_0x7fffd160dea0 .scope module, "bit0" "one" 13 57, 13 10 0, S_0x7fffd160dc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165b4c0 .functor AND 1, L_0x7fffd165b530, L_0x7fffd165bbc0, C4<1>, C4<1>;
L_0x7fffd165b530 .functor NOT 1, L_0x7fffd165bd00, C4<0>, C4<0>, C4<0>;
L_0x7f032b050408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffd165b5f0 .functor AND 1, L_0x7fffd165bd00, L_0x7f032b050408, C4<1>, C4<1>;
L_0x7fffd165b660 .functor OR 1, L_0x7fffd165b4c0, L_0x7fffd165b5f0, C4<0>, C4<0>;
v0x7fffd160e130_0 .net "AND1OUT", 0 0, L_0x7fffd165b4c0;  1 drivers
v0x7fffd160e210_0 .net "AND2OUT", 0 0, L_0x7fffd165b5f0;  1 drivers
v0x7fffd160e2d0_0 .net "IN0", 0 0, L_0x7fffd165bbc0;  1 drivers
v0x7fffd160e3a0_0 .net "IN1", 0 0, L_0x7f032b050408;  1 drivers
v0x7fffd160e460_0 .net "OUT", 0 0, L_0x7fffd165b660;  1 drivers
v0x7fffd160e570_0 .net "S", 0 0, L_0x7fffd165bd00;  alias, 1 drivers
v0x7fffd160e630_0 .net *"_s0", 0 0, L_0x7fffd165b530;  1 drivers
S_0x7fffd160e790 .scope module, "bit1" "one" 13 56, 13 10 0, S_0x7fffd160dc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165ae60 .functor AND 1, L_0x7fffd165aed0, L_0x7fffd165b170, C4<1>, C4<1>;
L_0x7fffd165aed0 .functor NOT 1, L_0x7fffd165bd00, C4<0>, C4<0>, C4<0>;
L_0x7f032b0503c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffd165af90 .functor AND 1, L_0x7fffd165bd00, L_0x7f032b0503c0, C4<1>, C4<1>;
L_0x7fffd165b000 .functor OR 1, L_0x7fffd165ae60, L_0x7fffd165af90, C4<0>, C4<0>;
v0x7fffd160e9f0_0 .net "AND1OUT", 0 0, L_0x7fffd165ae60;  1 drivers
v0x7fffd160eab0_0 .net "AND2OUT", 0 0, L_0x7fffd165af90;  1 drivers
v0x7fffd160eb70_0 .net "IN0", 0 0, L_0x7fffd165b170;  1 drivers
v0x7fffd160ec40_0 .net "IN1", 0 0, L_0x7f032b0503c0;  1 drivers
v0x7fffd160ed00_0 .net "OUT", 0 0, L_0x7fffd165b000;  1 drivers
v0x7fffd160ee10_0 .net "S", 0 0, L_0x7fffd165bd00;  alias, 1 drivers
v0x7fffd160eeb0_0 .net *"_s0", 0 0, L_0x7fffd165aed0;  1 drivers
S_0x7fffd160f020 .scope module, "bit2" "one" 13 55, 13 10 0, S_0x7fffd160dc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165a980 .functor AND 1, L_0x7fffd165a9f0, L_0x7fffd165ac10, C4<1>, C4<1>;
L_0x7fffd165a9f0 .functor NOT 1, L_0x7fffd165bd00, C4<0>, C4<0>, C4<0>;
L_0x7fffd165aa60 .functor AND 1, L_0x7fffd165bd00, L_0x7fffd165ad00, C4<1>, C4<1>;
L_0x7fffd165aad0 .functor OR 1, L_0x7fffd165a980, L_0x7fffd165aa60, C4<0>, C4<0>;
v0x7fffd160f290_0 .net "AND1OUT", 0 0, L_0x7fffd165a980;  1 drivers
v0x7fffd160f350_0 .net "AND2OUT", 0 0, L_0x7fffd165aa60;  1 drivers
v0x7fffd160f410_0 .net "IN0", 0 0, L_0x7fffd165ac10;  1 drivers
v0x7fffd160f4e0_0 .net "IN1", 0 0, L_0x7fffd165ad00;  1 drivers
v0x7fffd160f5a0_0 .net "OUT", 0 0, L_0x7fffd165aad0;  1 drivers
v0x7fffd160f6b0_0 .net "S", 0 0, L_0x7fffd165bd00;  alias, 1 drivers
v0x7fffd160f7a0_0 .net *"_s0", 0 0, L_0x7fffd165a9f0;  1 drivers
S_0x7fffd160f900 .scope module, "bit3" "one" 13 54, 13 10 0, S_0x7fffd160dc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165a4c0 .functor AND 1, L_0x7fffd165a530, L_0x7fffd165a7a0, C4<1>, C4<1>;
L_0x7fffd165a530 .functor NOT 1, L_0x7fffd165bd00, C4<0>, C4<0>, C4<0>;
L_0x7fffd165a5f0 .functor AND 1, L_0x7fffd165bd00, L_0x7fffd165a890, C4<1>, C4<1>;
L_0x7fffd165a660 .functor OR 1, L_0x7fffd165a4c0, L_0x7fffd165a5f0, C4<0>, C4<0>;
v0x7fffd160fb40_0 .net "AND1OUT", 0 0, L_0x7fffd165a4c0;  1 drivers
v0x7fffd160fc20_0 .net "AND2OUT", 0 0, L_0x7fffd165a5f0;  1 drivers
v0x7fffd160fce0_0 .net "IN0", 0 0, L_0x7fffd165a7a0;  1 drivers
v0x7fffd160fd80_0 .net "IN1", 0 0, L_0x7fffd165a890;  1 drivers
v0x7fffd160fe40_0 .net "OUT", 0 0, L_0x7fffd165a660;  1 drivers
v0x7fffd160ff50_0 .net "S", 0 0, L_0x7fffd165bd00;  alias, 1 drivers
v0x7fffd160fff0_0 .net *"_s0", 0 0, L_0x7fffd165a530;  1 drivers
S_0x7fffd1610150 .scope module, "bit4" "one" 13 53, 13 10 0, S_0x7fffd160dc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1659da0 .functor AND 1, L_0x7fffd1659e10, L_0x7fffd165a290, C4<1>, C4<1>;
L_0x7fffd1659e10 .functor NOT 1, L_0x7fffd165bd00, C4<0>, C4<0>, C4<0>;
L_0x7fffd1659ed0 .functor AND 1, L_0x7fffd165bd00, L_0x7fffd165a380, C4<1>, C4<1>;
L_0x7fffd165a150 .functor OR 1, L_0x7fffd1659da0, L_0x7fffd1659ed0, C4<0>, C4<0>;
v0x7fffd16103e0_0 .net "AND1OUT", 0 0, L_0x7fffd1659da0;  1 drivers
v0x7fffd16104c0_0 .net "AND2OUT", 0 0, L_0x7fffd1659ed0;  1 drivers
v0x7fffd1610580_0 .net "IN0", 0 0, L_0x7fffd165a290;  1 drivers
v0x7fffd1610620_0 .net "IN1", 0 0, L_0x7fffd165a380;  1 drivers
v0x7fffd16106e0_0 .net "OUT", 0 0, L_0x7fffd165a150;  1 drivers
v0x7fffd16107f0_0 .net "S", 0 0, L_0x7fffd165bd00;  alias, 1 drivers
v0x7fffd1610890_0 .net *"_s0", 0 0, L_0x7fffd1659e10;  1 drivers
S_0x7fffd16109f0 .scope module, "bit5" "one" 13 52, 13 10 0, S_0x7fffd160dc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd16598a0 .functor AND 1, L_0x7fffd1659910, L_0x7fffd1659b80, C4<1>, C4<1>;
L_0x7fffd1659910 .functor NOT 1, L_0x7fffd165bd00, C4<0>, C4<0>, C4<0>;
L_0x7fffd16599d0 .functor AND 1, L_0x7fffd165bd00, L_0x7fffd1659c70, C4<1>, C4<1>;
L_0x7fffd1659a40 .functor OR 1, L_0x7fffd16598a0, L_0x7fffd16599d0, C4<0>, C4<0>;
v0x7fffd1610be0_0 .net "AND1OUT", 0 0, L_0x7fffd16598a0;  1 drivers
v0x7fffd1610cc0_0 .net "AND2OUT", 0 0, L_0x7fffd16599d0;  1 drivers
v0x7fffd1610d80_0 .net "IN0", 0 0, L_0x7fffd1659b80;  1 drivers
v0x7fffd1610e50_0 .net "IN1", 0 0, L_0x7fffd1659c70;  1 drivers
v0x7fffd1610f10_0 .net "OUT", 0 0, L_0x7fffd1659a40;  1 drivers
v0x7fffd1611020_0 .net "S", 0 0, L_0x7fffd165bd00;  alias, 1 drivers
v0x7fffd16110c0_0 .net *"_s0", 0 0, L_0x7fffd1659910;  1 drivers
S_0x7fffd1611220 .scope module, "bit6" "one" 13 51, 13 10 0, S_0x7fffd160dc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd16593e0 .functor AND 1, L_0x7fffd1659450, L_0x7fffd1659690, C4<1>, C4<1>;
L_0x7fffd1659450 .functor NOT 1, L_0x7fffd165bd00, C4<0>, C4<0>, C4<0>;
L_0x7fffd1659510 .functor AND 1, L_0x7fffd165bd00, L_0x7fffd1659780, C4<1>, C4<1>;
L_0x7fffd1659580 .functor OR 1, L_0x7fffd16593e0, L_0x7fffd1659510, C4<0>, C4<0>;
v0x7fffd1611460_0 .net "AND1OUT", 0 0, L_0x7fffd16593e0;  1 drivers
v0x7fffd1611540_0 .net "AND2OUT", 0 0, L_0x7fffd1659510;  1 drivers
v0x7fffd1611600_0 .net "IN0", 0 0, L_0x7fffd1659690;  1 drivers
v0x7fffd16116d0_0 .net "IN1", 0 0, L_0x7fffd1659780;  1 drivers
v0x7fffd1611790_0 .net "OUT", 0 0, L_0x7fffd1659580;  1 drivers
v0x7fffd16118a0_0 .net "S", 0 0, L_0x7fffd165bd00;  alias, 1 drivers
v0x7fffd1611940_0 .net *"_s0", 0 0, L_0x7fffd1659450;  1 drivers
S_0x7fffd1611aa0 .scope module, "bit7" "one" 13 50, 13 10 0, S_0x7fffd160dc80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1658fa0 .functor AND 1, L_0x7fffd1659010, L_0x7fffd1659250, C4<1>, C4<1>;
L_0x7fffd1659010 .functor NOT 1, L_0x7fffd165bd00, C4<0>, C4<0>, C4<0>;
L_0x7fffd16590d0 .functor AND 1, L_0x7fffd165bd00, L_0x7fffd1659340, C4<1>, C4<1>;
L_0x7fffd1659140 .functor OR 1, L_0x7fffd1658fa0, L_0x7fffd16590d0, C4<0>, C4<0>;
v0x7fffd1611ce0_0 .net "AND1OUT", 0 0, L_0x7fffd1658fa0;  1 drivers
v0x7fffd1611dc0_0 .net "AND2OUT", 0 0, L_0x7fffd16590d0;  1 drivers
v0x7fffd1611e80_0 .net "IN0", 0 0, L_0x7fffd1659250;  1 drivers
v0x7fffd1611f50_0 .net "IN1", 0 0, L_0x7fffd1659340;  1 drivers
v0x7fffd1612010_0 .net "OUT", 0 0, L_0x7fffd1659140;  1 drivers
v0x7fffd1612120_0 .net "S", 0 0, L_0x7fffd165bd00;  alias, 1 drivers
v0x7fffd16121c0_0 .net *"_s0", 0 0, L_0x7fffd1659010;  1 drivers
S_0x7fffd1612700 .scope module, "shift2" "ONEBITSHIFT_3" 13 92, 13 61 0, S_0x7fffd1608fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S"
    .port_info 1 /INPUT 8 "X"
    .port_info 2 /OUTPUT 8 "Y"
v0x7fffd1616db0_0 .net "S", 0 0, L_0x7fffd165e700;  1 drivers
v0x7fffd1616f80_0 .net "X", 7 0, L_0x7fffd165b7d0;  alias, 1 drivers
v0x7fffd1617040_0 .net "Y", 7 0, L_0x7fffd165e190;  alias, 1 drivers
L_0x7fffd165c030 .part L_0x7fffd165b7d0, 7, 1;
L_0x7fffd165c120 .part L_0x7fffd165b7d0, 3, 1;
L_0x7fffd165c470 .part L_0x7fffd165b7d0, 6, 1;
L_0x7fffd165c560 .part L_0x7fffd165b7d0, 2, 1;
L_0x7fffd165c900 .part L_0x7fffd165b7d0, 5, 1;
L_0x7fffd165c9f0 .part L_0x7fffd165b7d0, 1, 1;
L_0x7fffd165d010 .part L_0x7fffd165b7d0, 4, 1;
L_0x7fffd165d100 .part L_0x7fffd165b7d0, 0, 1;
L_0x7fffd165d520 .part L_0x7fffd165b7d0, 3, 1;
L_0x7fffd165d940 .part L_0x7fffd165b7d0, 2, 1;
L_0x7fffd165dd40 .part L_0x7fffd165b7d0, 1, 1;
LS_0x7fffd165e190_0_0 .concat8 [ 1 1 1 1], L_0x7fffd165e020, L_0x7fffd165dbd0, L_0x7fffd165d800, L_0x7fffd165d3e0;
LS_0x7fffd165e190_0_4 .concat8 [ 1 1 1 1], L_0x7fffd165ced0, L_0x7fffd165c7f0, L_0x7fffd165c360, L_0x7fffd165bf20;
L_0x7fffd165e190 .concat8 [ 4 4 0 0], LS_0x7fffd165e190_0_0, LS_0x7fffd165e190_0_4;
L_0x7fffd165e5c0 .part L_0x7fffd165b7d0, 0, 1;
S_0x7fffd1612950 .scope module, "bit0" "one" 13 75, 13 10 0, S_0x7fffd1612700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165de80 .functor AND 1, L_0x7fffd165def0, L_0x7fffd165e5c0, C4<1>, C4<1>;
L_0x7fffd165def0 .functor NOT 1, L_0x7fffd165e700, C4<0>, C4<0>, C4<0>;
L_0x7f032b050528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffd165dfb0 .functor AND 1, L_0x7fffd165e700, L_0x7f032b050528, C4<1>, C4<1>;
L_0x7fffd165e020 .functor OR 1, L_0x7fffd165de80, L_0x7fffd165dfb0, C4<0>, C4<0>;
v0x7fffd1612bc0_0 .net "AND1OUT", 0 0, L_0x7fffd165de80;  1 drivers
v0x7fffd1612ca0_0 .net "AND2OUT", 0 0, L_0x7fffd165dfb0;  1 drivers
v0x7fffd1612d60_0 .net "IN0", 0 0, L_0x7fffd165e5c0;  1 drivers
v0x7fffd1612e30_0 .net "IN1", 0 0, L_0x7f032b050528;  1 drivers
v0x7fffd1612ef0_0 .net "OUT", 0 0, L_0x7fffd165e020;  1 drivers
v0x7fffd1613000_0 .net "S", 0 0, L_0x7fffd165e700;  alias, 1 drivers
v0x7fffd16130c0_0 .net *"_s0", 0 0, L_0x7fffd165def0;  1 drivers
S_0x7fffd1613220 .scope module, "bit1" "one" 13 74, 13 10 0, S_0x7fffd1612700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165da30 .functor AND 1, L_0x7fffd165daa0, L_0x7fffd165dd40, C4<1>, C4<1>;
L_0x7fffd165daa0 .functor NOT 1, L_0x7fffd165e700, C4<0>, C4<0>, C4<0>;
L_0x7f032b0504e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffd165db60 .functor AND 1, L_0x7fffd165e700, L_0x7f032b0504e0, C4<1>, C4<1>;
L_0x7fffd165dbd0 .functor OR 1, L_0x7fffd165da30, L_0x7fffd165db60, C4<0>, C4<0>;
v0x7fffd1613480_0 .net "AND1OUT", 0 0, L_0x7fffd165da30;  1 drivers
v0x7fffd1613540_0 .net "AND2OUT", 0 0, L_0x7fffd165db60;  1 drivers
v0x7fffd1613600_0 .net "IN0", 0 0, L_0x7fffd165dd40;  1 drivers
v0x7fffd16136d0_0 .net "IN1", 0 0, L_0x7f032b0504e0;  1 drivers
v0x7fffd1613790_0 .net "OUT", 0 0, L_0x7fffd165dbd0;  1 drivers
v0x7fffd16138a0_0 .net "S", 0 0, L_0x7fffd165e700;  alias, 1 drivers
v0x7fffd1613940_0 .net *"_s0", 0 0, L_0x7fffd165daa0;  1 drivers
S_0x7fffd1613ab0 .scope module, "bit2" "one" 13 73, 13 10 0, S_0x7fffd1612700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165d660 .functor AND 1, L_0x7fffd165d6d0, L_0x7fffd165d940, C4<1>, C4<1>;
L_0x7fffd165d6d0 .functor NOT 1, L_0x7fffd165e700, C4<0>, C4<0>, C4<0>;
L_0x7f032b050498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffd165d790 .functor AND 1, L_0x7fffd165e700, L_0x7f032b050498, C4<1>, C4<1>;
L_0x7fffd165d800 .functor OR 1, L_0x7fffd165d660, L_0x7fffd165d790, C4<0>, C4<0>;
v0x7fffd1613d20_0 .net "AND1OUT", 0 0, L_0x7fffd165d660;  1 drivers
v0x7fffd1613de0_0 .net "AND2OUT", 0 0, L_0x7fffd165d790;  1 drivers
v0x7fffd1613ea0_0 .net "IN0", 0 0, L_0x7fffd165d940;  1 drivers
v0x7fffd1613f70_0 .net "IN1", 0 0, L_0x7f032b050498;  1 drivers
v0x7fffd1614030_0 .net "OUT", 0 0, L_0x7fffd165d800;  1 drivers
v0x7fffd1614140_0 .net "S", 0 0, L_0x7fffd165e700;  alias, 1 drivers
v0x7fffd1614230_0 .net *"_s0", 0 0, L_0x7fffd165d6d0;  1 drivers
S_0x7fffd1614390 .scope module, "bit3" "one" 13 72, 13 10 0, S_0x7fffd1612700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165d240 .functor AND 1, L_0x7fffd165d2b0, L_0x7fffd165d520, C4<1>, C4<1>;
L_0x7fffd165d2b0 .functor NOT 1, L_0x7fffd165e700, C4<0>, C4<0>, C4<0>;
L_0x7f032b050450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fffd165d370 .functor AND 1, L_0x7fffd165e700, L_0x7f032b050450, C4<1>, C4<1>;
L_0x7fffd165d3e0 .functor OR 1, L_0x7fffd165d240, L_0x7fffd165d370, C4<0>, C4<0>;
v0x7fffd16145d0_0 .net "AND1OUT", 0 0, L_0x7fffd165d240;  1 drivers
v0x7fffd16146b0_0 .net "AND2OUT", 0 0, L_0x7fffd165d370;  1 drivers
v0x7fffd1614770_0 .net "IN0", 0 0, L_0x7fffd165d520;  1 drivers
v0x7fffd1614810_0 .net "IN1", 0 0, L_0x7f032b050450;  1 drivers
v0x7fffd16148d0_0 .net "OUT", 0 0, L_0x7fffd165d3e0;  1 drivers
v0x7fffd16149e0_0 .net "S", 0 0, L_0x7fffd165e700;  alias, 1 drivers
v0x7fffd1614a80_0 .net *"_s0", 0 0, L_0x7fffd165d2b0;  1 drivers
S_0x7fffd1614be0 .scope module, "bit4" "one" 13 71, 13 10 0, S_0x7fffd1612700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165cb20 .functor AND 1, L_0x7fffd165cb90, L_0x7fffd165d010, C4<1>, C4<1>;
L_0x7fffd165cb90 .functor NOT 1, L_0x7fffd165e700, C4<0>, C4<0>, C4<0>;
L_0x7fffd165cc50 .functor AND 1, L_0x7fffd165e700, L_0x7fffd165d100, C4<1>, C4<1>;
L_0x7fffd165ced0 .functor OR 1, L_0x7fffd165cb20, L_0x7fffd165cc50, C4<0>, C4<0>;
v0x7fffd1614e70_0 .net "AND1OUT", 0 0, L_0x7fffd165cb20;  1 drivers
v0x7fffd1614f50_0 .net "AND2OUT", 0 0, L_0x7fffd165cc50;  1 drivers
v0x7fffd1615010_0 .net "IN0", 0 0, L_0x7fffd165d010;  1 drivers
v0x7fffd16150b0_0 .net "IN1", 0 0, L_0x7fffd165d100;  1 drivers
v0x7fffd1615170_0 .net "OUT", 0 0, L_0x7fffd165ced0;  1 drivers
v0x7fffd1615280_0 .net "S", 0 0, L_0x7fffd165e700;  alias, 1 drivers
v0x7fffd1615320_0 .net *"_s0", 0 0, L_0x7fffd165cb90;  1 drivers
S_0x7fffd1615480 .scope module, "bit5" "one" 13 70, 13 10 0, S_0x7fffd1612700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165c650 .functor AND 1, L_0x7fffd165c6c0, L_0x7fffd165c900, C4<1>, C4<1>;
L_0x7fffd165c6c0 .functor NOT 1, L_0x7fffd165e700, C4<0>, C4<0>, C4<0>;
L_0x7fffd165c780 .functor AND 1, L_0x7fffd165e700, L_0x7fffd165c9f0, C4<1>, C4<1>;
L_0x7fffd165c7f0 .functor OR 1, L_0x7fffd165c650, L_0x7fffd165c780, C4<0>, C4<0>;
v0x7fffd1615670_0 .net "AND1OUT", 0 0, L_0x7fffd165c650;  1 drivers
v0x7fffd1615750_0 .net "AND2OUT", 0 0, L_0x7fffd165c780;  1 drivers
v0x7fffd1615810_0 .net "IN0", 0 0, L_0x7fffd165c900;  1 drivers
v0x7fffd16158e0_0 .net "IN1", 0 0, L_0x7fffd165c9f0;  1 drivers
v0x7fffd16159a0_0 .net "OUT", 0 0, L_0x7fffd165c7f0;  1 drivers
v0x7fffd1615ab0_0 .net "S", 0 0, L_0x7fffd165e700;  alias, 1 drivers
v0x7fffd1615b50_0 .net *"_s0", 0 0, L_0x7fffd165c6c0;  1 drivers
S_0x7fffd1615cb0 .scope module, "bit6" "one" 13 69, 13 10 0, S_0x7fffd1612700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165c1c0 .functor AND 1, L_0x7fffd165c230, L_0x7fffd165c470, C4<1>, C4<1>;
L_0x7fffd165c230 .functor NOT 1, L_0x7fffd165e700, C4<0>, C4<0>, C4<0>;
L_0x7fffd165c2f0 .functor AND 1, L_0x7fffd165e700, L_0x7fffd165c560, C4<1>, C4<1>;
L_0x7fffd165c360 .functor OR 1, L_0x7fffd165c1c0, L_0x7fffd165c2f0, C4<0>, C4<0>;
v0x7fffd1615ef0_0 .net "AND1OUT", 0 0, L_0x7fffd165c1c0;  1 drivers
v0x7fffd1615fd0_0 .net "AND2OUT", 0 0, L_0x7fffd165c2f0;  1 drivers
v0x7fffd1616090_0 .net "IN0", 0 0, L_0x7fffd165c470;  1 drivers
v0x7fffd1616160_0 .net "IN1", 0 0, L_0x7fffd165c560;  1 drivers
v0x7fffd1616220_0 .net "OUT", 0 0, L_0x7fffd165c360;  1 drivers
v0x7fffd1616330_0 .net "S", 0 0, L_0x7fffd165e700;  alias, 1 drivers
v0x7fffd16163d0_0 .net *"_s0", 0 0, L_0x7fffd165c230;  1 drivers
S_0x7fffd1616530 .scope module, "bit7" "one" 13 68, 13 10 0, S_0x7fffd1612700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165adf0 .functor AND 1, L_0x7fffd165bdf0, L_0x7fffd165c030, C4<1>, C4<1>;
L_0x7fffd165bdf0 .functor NOT 1, L_0x7fffd165e700, C4<0>, C4<0>, C4<0>;
L_0x7fffd165beb0 .functor AND 1, L_0x7fffd165e700, L_0x7fffd165c120, C4<1>, C4<1>;
L_0x7fffd165bf20 .functor OR 1, L_0x7fffd165adf0, L_0x7fffd165beb0, C4<0>, C4<0>;
v0x7fffd1616770_0 .net "AND1OUT", 0 0, L_0x7fffd165adf0;  1 drivers
v0x7fffd1616850_0 .net "AND2OUT", 0 0, L_0x7fffd165beb0;  1 drivers
v0x7fffd1616910_0 .net "IN0", 0 0, L_0x7fffd165c030;  1 drivers
v0x7fffd16169e0_0 .net "IN1", 0 0, L_0x7fffd165c120;  1 drivers
v0x7fffd1616aa0_0 .net "OUT", 0 0, L_0x7fffd165bf20;  1 drivers
v0x7fffd1616bb0_0 .net "S", 0 0, L_0x7fffd165e700;  alias, 1 drivers
v0x7fffd1616c50_0 .net *"_s0", 0 0, L_0x7fffd165bdf0;  1 drivers
S_0x7fffd16177e0 .scope module, "myrightshifter" "RIGHTSHIFTER" 7 82, 12 96 0, S_0x7fffd15887b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /OUTPUT 8 "OUT"
L_0x7f032b050570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd1628090_0 .net "A", 0 0, L_0x7f032b050570;  1 drivers
L_0x7f032b0505b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd1628150_0 .net "C", 0 0, L_0x7f032b0505b8;  1 drivers
v0x7fffd1628210_0 .net "DATA", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd16283c0_0 .var "OUT", 7 0;
v0x7fffd1628480_0 .net "S", 2 0, L_0x7fffd16690e0;  1 drivers
v0x7fffd16285b0_0 .net "WIRE1", 7 0, L_0x7fffd16613e0;  1 drivers
v0x7fffd16286c0_0 .net "WIRE2", 7 0, L_0x7fffd1664ca0;  1 drivers
v0x7fffd16287d0_0 .net "WIRE3", 7 0, L_0x7fffd1668a90;  1 drivers
E_0x7fffd16179b0 .event edge, v0x7fffd15c5eb0_0, v0x7fffd1628480_0, v0x7fffd161bb80_0, v0x7fffd161baa0_0;
L_0x7fffd1661a60 .part L_0x7fffd16690e0, 0, 1;
L_0x7fffd1665290 .part L_0x7fffd16690e0, 1, 1;
L_0x7fffd1669040 .part L_0x7fffd16690e0, 2, 1;
S_0x7fffd1617a20 .scope module, "shift0_" "one_BITSHIFT_1" 12 111, 12 43 0, S_0x7fffd16177e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffd161c5c0_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd161c680_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd161c750_0 .net "S", 0 0, L_0x7fffd1661a60;  1 drivers
v0x7fffd161c930_0 .net "X", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd161c9d0_0 .net "Y", 7 0, L_0x7fffd16613e0;  alias, 1 drivers
L_0x7fffd165ec90 .part v0x7fffd163d5a0_0, 0, 1;
L_0x7fffd165ed80 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd165ee70 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd165f210 .part v0x7fffd163d5a0_0, 6, 1;
L_0x7fffd165f710 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd165fab0 .part v0x7fffd163d5a0_0, 5, 1;
L_0x7fffd165fba0 .part v0x7fffd163d5a0_0, 6, 1;
L_0x7fffd165ff70 .part v0x7fffd163d5a0_0, 4, 1;
L_0x7fffd16600b0 .part v0x7fffd163d5a0_0, 5, 1;
L_0x7fffd1660480 .part v0x7fffd163d5a0_0, 3, 1;
L_0x7fffd16605d0 .part v0x7fffd163d5a0_0, 4, 1;
L_0x7fffd1660980 .part v0x7fffd163d5a0_0, 2, 1;
L_0x7fffd1660ae0 .part v0x7fffd163d5a0_0, 3, 1;
L_0x7fffd1660ee0 .part v0x7fffd163d5a0_0, 1, 1;
L_0x7fffd1661050 .part v0x7fffd163d5a0_0, 2, 1;
LS_0x7fffd16613e0_0_0 .concat8 [ 1 1 1 1], L_0x7fffd1661270, L_0x7fffd1660d70, L_0x7fffd1660810, L_0x7fffd1660340;
LS_0x7fffd16613e0_0_4 .concat8 [ 1 1 1 1], L_0x7fffd165fe30, L_0x7fffd165f9a0, L_0x7fffd165f100, L_0x7fffd165eaf0;
L_0x7fffd16613e0 .concat8 [ 4 4 0 0], LS_0x7fffd16613e0_0_0, LS_0x7fffd16613e0_0_4;
L_0x7fffd16617e0 .part v0x7fffd163d5a0_0, 0, 1;
L_0x7fffd16618d0 .part v0x7fffd163d5a0_0, 1, 1;
S_0x7fffd1617c10 .scope module, "bit0" "one_" 12 57, 12 12 0, S_0x7fffd1617a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1660a70 .functor AND 1, L_0x7fffd1661140, L_0x7fffd16617e0, C4<1>, C4<1>;
L_0x7fffd1661140 .functor NOT 1, L_0x7fffd1661a60, C4<0>, C4<0>, C4<0>;
L_0x7fffd1661200 .functor AND 1, L_0x7fffd1661a60, L_0x7fffd16618d0, C4<1>, C4<1>;
L_0x7fffd1661270 .functor OR 1, L_0x7fffd1660a70, L_0x7fffd1661200, C4<0>, C4<0>;
v0x7fffd1617e70_0 .net "AND1OUT", 0 0, L_0x7fffd1660a70;  1 drivers
v0x7fffd1617f50_0 .net "AND2OUT", 0 0, L_0x7fffd1661200;  1 drivers
v0x7fffd1618010_0 .net "IN0", 0 0, L_0x7fffd16617e0;  1 drivers
v0x7fffd16180e0_0 .net "IN1", 0 0, L_0x7fffd16618d0;  1 drivers
v0x7fffd16181a0_0 .net "OUT", 0 0, L_0x7fffd1661270;  1 drivers
v0x7fffd16182b0_0 .net "S", 0 0, L_0x7fffd1661a60;  alias, 1 drivers
v0x7fffd1618370_0 .net *"_s0", 0 0, L_0x7fffd1661140;  1 drivers
S_0x7fffd16184d0 .scope module, "bit1" "one_" 12 56, 12 12 0, S_0x7fffd1617a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1660bd0 .functor AND 1, L_0x7fffd1660c40, L_0x7fffd1660ee0, C4<1>, C4<1>;
L_0x7fffd1660c40 .functor NOT 1, L_0x7fffd1661a60, C4<0>, C4<0>, C4<0>;
L_0x7fffd1660d00 .functor AND 1, L_0x7fffd1661a60, L_0x7fffd1661050, C4<1>, C4<1>;
L_0x7fffd1660d70 .functor OR 1, L_0x7fffd1660bd0, L_0x7fffd1660d00, C4<0>, C4<0>;
v0x7fffd1618730_0 .net "AND1OUT", 0 0, L_0x7fffd1660bd0;  1 drivers
v0x7fffd16187f0_0 .net "AND2OUT", 0 0, L_0x7fffd1660d00;  1 drivers
v0x7fffd16188b0_0 .net "IN0", 0 0, L_0x7fffd1660ee0;  1 drivers
v0x7fffd1618980_0 .net "IN1", 0 0, L_0x7fffd1661050;  1 drivers
v0x7fffd1618a40_0 .net "OUT", 0 0, L_0x7fffd1660d70;  1 drivers
v0x7fffd1618b50_0 .net "S", 0 0, L_0x7fffd1661a60;  alias, 1 drivers
v0x7fffd1618bf0_0 .net *"_s0", 0 0, L_0x7fffd1660c40;  1 drivers
S_0x7fffd1618d60 .scope module, "bit2" "one_" 12 55, 12 12 0, S_0x7fffd1617a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1660670 .functor AND 1, L_0x7fffd16606e0, L_0x7fffd1660980, C4<1>, C4<1>;
L_0x7fffd16606e0 .functor NOT 1, L_0x7fffd1661a60, C4<0>, C4<0>, C4<0>;
L_0x7fffd16607a0 .functor AND 1, L_0x7fffd1661a60, L_0x7fffd1660ae0, C4<1>, C4<1>;
L_0x7fffd1660810 .functor OR 1, L_0x7fffd1660670, L_0x7fffd16607a0, C4<0>, C4<0>;
v0x7fffd1618fd0_0 .net "AND1OUT", 0 0, L_0x7fffd1660670;  1 drivers
v0x7fffd1619090_0 .net "AND2OUT", 0 0, L_0x7fffd16607a0;  1 drivers
v0x7fffd1619150_0 .net "IN0", 0 0, L_0x7fffd1660980;  1 drivers
v0x7fffd1619220_0 .net "IN1", 0 0, L_0x7fffd1660ae0;  1 drivers
v0x7fffd16192e0_0 .net "OUT", 0 0, L_0x7fffd1660810;  1 drivers
v0x7fffd16193f0_0 .net "S", 0 0, L_0x7fffd1661a60;  alias, 1 drivers
v0x7fffd16194e0_0 .net *"_s0", 0 0, L_0x7fffd16606e0;  1 drivers
S_0x7fffd1619640 .scope module, "bit3" "one_" 12 54, 12 12 0, S_0x7fffd1617a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd16601a0 .functor AND 1, L_0x7fffd1660210, L_0x7fffd1660480, C4<1>, C4<1>;
L_0x7fffd1660210 .functor NOT 1, L_0x7fffd1661a60, C4<0>, C4<0>, C4<0>;
L_0x7fffd16602d0 .functor AND 1, L_0x7fffd1661a60, L_0x7fffd16605d0, C4<1>, C4<1>;
L_0x7fffd1660340 .functor OR 1, L_0x7fffd16601a0, L_0x7fffd16602d0, C4<0>, C4<0>;
v0x7fffd1619880_0 .net "AND1OUT", 0 0, L_0x7fffd16601a0;  1 drivers
v0x7fffd1619960_0 .net "AND2OUT", 0 0, L_0x7fffd16602d0;  1 drivers
v0x7fffd1619a20_0 .net "IN0", 0 0, L_0x7fffd1660480;  1 drivers
v0x7fffd1619ac0_0 .net "IN1", 0 0, L_0x7fffd16605d0;  1 drivers
v0x7fffd1619b80_0 .net "OUT", 0 0, L_0x7fffd1660340;  1 drivers
v0x7fffd1619c90_0 .net "S", 0 0, L_0x7fffd1661a60;  alias, 1 drivers
v0x7fffd1619d30_0 .net *"_s0", 0 0, L_0x7fffd1660210;  1 drivers
S_0x7fffd1619e90 .scope module, "bit4" "one_" 12 53, 12 12 0, S_0x7fffd1617a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165fc90 .functor AND 1, L_0x7fffd165fd00, L_0x7fffd165ff70, C4<1>, C4<1>;
L_0x7fffd165fd00 .functor NOT 1, L_0x7fffd1661a60, C4<0>, C4<0>, C4<0>;
L_0x7fffd165fdc0 .functor AND 1, L_0x7fffd1661a60, L_0x7fffd16600b0, C4<1>, C4<1>;
L_0x7fffd165fe30 .functor OR 1, L_0x7fffd165fc90, L_0x7fffd165fdc0, C4<0>, C4<0>;
v0x7fffd161a120_0 .net "AND1OUT", 0 0, L_0x7fffd165fc90;  1 drivers
v0x7fffd161a200_0 .net "AND2OUT", 0 0, L_0x7fffd165fdc0;  1 drivers
v0x7fffd161a2c0_0 .net "IN0", 0 0, L_0x7fffd165ff70;  1 drivers
v0x7fffd161a360_0 .net "IN1", 0 0, L_0x7fffd16600b0;  1 drivers
v0x7fffd161a420_0 .net "OUT", 0 0, L_0x7fffd165fe30;  1 drivers
v0x7fffd161a530_0 .net "S", 0 0, L_0x7fffd1661a60;  alias, 1 drivers
v0x7fffd161a5d0_0 .net *"_s0", 0 0, L_0x7fffd165fd00;  1 drivers
S_0x7fffd161a730 .scope module, "bit5" "one_" 12 52, 12 12 0, S_0x7fffd1617a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165f800 .functor AND 1, L_0x7fffd165f870, L_0x7fffd165fab0, C4<1>, C4<1>;
L_0x7fffd165f870 .functor NOT 1, L_0x7fffd1661a60, C4<0>, C4<0>, C4<0>;
L_0x7fffd165f930 .functor AND 1, L_0x7fffd1661a60, L_0x7fffd165fba0, C4<1>, C4<1>;
L_0x7fffd165f9a0 .functor OR 1, L_0x7fffd165f800, L_0x7fffd165f930, C4<0>, C4<0>;
v0x7fffd161a920_0 .net "AND1OUT", 0 0, L_0x7fffd165f800;  1 drivers
v0x7fffd161aa00_0 .net "AND2OUT", 0 0, L_0x7fffd165f930;  1 drivers
v0x7fffd161aac0_0 .net "IN0", 0 0, L_0x7fffd165fab0;  1 drivers
v0x7fffd161ab90_0 .net "IN1", 0 0, L_0x7fffd165fba0;  1 drivers
v0x7fffd161ac50_0 .net "OUT", 0 0, L_0x7fffd165f9a0;  1 drivers
v0x7fffd161ad60_0 .net "S", 0 0, L_0x7fffd1661a60;  alias, 1 drivers
v0x7fffd161ae00_0 .net *"_s0", 0 0, L_0x7fffd165f870;  1 drivers
S_0x7fffd161af60 .scope module, "bit6" "one_" 12 51, 12 12 0, S_0x7fffd1617a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd165ef60 .functor AND 1, L_0x7fffd165efd0, L_0x7fffd165f210, C4<1>, C4<1>;
L_0x7fffd165efd0 .functor NOT 1, L_0x7fffd1661a60, C4<0>, C4<0>, C4<0>;
L_0x7fffd165f090 .functor AND 1, L_0x7fffd1661a60, L_0x7fffd165f710, C4<1>, C4<1>;
L_0x7fffd165f100 .functor OR 1, L_0x7fffd165ef60, L_0x7fffd165f090, C4<0>, C4<0>;
v0x7fffd161b1a0_0 .net "AND1OUT", 0 0, L_0x7fffd165ef60;  1 drivers
v0x7fffd161b280_0 .net "AND2OUT", 0 0, L_0x7fffd165f090;  1 drivers
v0x7fffd161b340_0 .net "IN0", 0 0, L_0x7fffd165f210;  1 drivers
v0x7fffd161b410_0 .net "IN1", 0 0, L_0x7fffd165f710;  1 drivers
v0x7fffd161b4d0_0 .net "OUT", 0 0, L_0x7fffd165f100;  1 drivers
v0x7fffd161b5e0_0 .net "S", 0 0, L_0x7fffd1661a60;  alias, 1 drivers
v0x7fffd161b680_0 .net *"_s0", 0 0, L_0x7fffd165efd0;  1 drivers
S_0x7fffd161b7e0 .scope module, "bit7" "two" 12 50, 12 27 0, S_0x7fffd1617a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd165e840 .functor AND 1, L_0x7fffd1661a60, L_0x7f032b0505b8, L_0x7fffd165ec90, C4<1>;
L_0x7fffd165e8b0 .functor AND 1, L_0x7fffd1661a60, L_0x7fffd165e920, L_0x7f032b050570, L_0x7fffd165ed80;
L_0x7fffd165e920 .functor NOT 1, L_0x7f032b0505b8, C4<0>, C4<0>, C4<0>;
L_0x7fffd165e990 .functor AND 1, L_0x7fffd165ea30, L_0x7fffd165ee70, C4<1>, C4<1>;
L_0x7fffd165ea30 .functor NOT 1, L_0x7fffd1661a60, C4<0>, C4<0>, C4<0>;
L_0x7fffd165eaf0 .functor OR 1, L_0x7fffd165e840, L_0x7fffd165e8b0, L_0x7fffd165e990, C4<0>;
v0x7fffd161baa0_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd161bb80_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd161bc40_0 .net "OUT", 0 0, L_0x7fffd165eaf0;  1 drivers
v0x7fffd161bce0_0 .net "S", 0 0, L_0x7fffd1661a60;  alias, 1 drivers
v0x7fffd161bd80_0 .net "WIRE1", 0 0, L_0x7fffd165e840;  1 drivers
v0x7fffd161be90_0 .net "WIRE2", 0 0, L_0x7fffd165e8b0;  1 drivers
v0x7fffd161bf50_0 .net "WIRE3", 0 0, L_0x7fffd165e990;  1 drivers
v0x7fffd161c010_0 .net "X0", 0 0, L_0x7fffd165ec90;  1 drivers
v0x7fffd161c0d0_0 .net "X1", 0 0, L_0x7fffd165ed80;  1 drivers
v0x7fffd161c220_0 .net "X2", 0 0, L_0x7fffd165ee70;  1 drivers
v0x7fffd161c2e0_0 .net *"_s0", 0 0, L_0x7fffd165e920;  1 drivers
v0x7fffd161c3c0_0 .net *"_s2", 0 0, L_0x7fffd165ea30;  1 drivers
S_0x7fffd161cb10 .scope module, "shift1_" "one_BITSHIFT_2" 12 112, 12 61 0, S_0x7fffd16177e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffd1621b70_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd1621cc0_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd1621e10_0 .net "S", 0 0, L_0x7fffd1665290;  1 drivers
v0x7fffd1621fc0_0 .net "X", 7 0, L_0x7fffd16613e0;  alias, 1 drivers
v0x7fffd1622060_0 .net "Y", 7 0, L_0x7fffd1664ca0;  alias, 1 drivers
L_0x7fffd1661fa0 .part L_0x7fffd16613e0, 1, 1;
L_0x7fffd1662090 .part L_0x7fffd16613e0, 7, 1;
L_0x7fffd1662130 .part L_0x7fffd16613e0, 7, 1;
L_0x7fffd1662930 .part L_0x7fffd16613e0, 0, 1;
L_0x7fffd1662a50 .part L_0x7fffd16613e0, 7, 1;
L_0x7fffd1662b40 .part L_0x7fffd16613e0, 6, 1;
L_0x7fffd1663130 .part L_0x7fffd16613e0, 5, 1;
L_0x7fffd1663220 .part L_0x7fffd16613e0, 7, 1;
L_0x7fffd1663640 .part L_0x7fffd16613e0, 4, 1;
L_0x7fffd1663730 .part L_0x7fffd16613e0, 6, 1;
L_0x7fffd1663ab0 .part L_0x7fffd16613e0, 3, 1;
L_0x7fffd1663ba0 .part L_0x7fffd16613e0, 5, 1;
L_0x7fffd1664010 .part L_0x7fffd16613e0, 2, 1;
L_0x7fffd1664310 .part L_0x7fffd16613e0, 4, 1;
L_0x7fffd1664720 .part L_0x7fffd16613e0, 1, 1;
L_0x7fffd1664810 .part L_0x7fffd16613e0, 3, 1;
LS_0x7fffd1664ca0_0_0 .concat8 [ 1 1 1 1], L_0x7fffd1664b30, L_0x7fffd16645b0, L_0x7fffd1663ea0, L_0x7fffd1663970;
LS_0x7fffd1664ca0_0_4 .concat8 [ 1 1 1 1], L_0x7fffd1663500, L_0x7fffd1663020, L_0x7fffd1662760, L_0x7fffd1661e00;
L_0x7fffd1664ca0 .concat8 [ 4 4 0 0], LS_0x7fffd1664ca0_0_0, LS_0x7fffd1664ca0_0_4;
L_0x7fffd1665010 .part L_0x7fffd16613e0, 0, 1;
L_0x7fffd16651a0 .part L_0x7fffd16613e0, 2, 1;
S_0x7fffd161cd00 .scope module, "bit0" "one_" 12 74, 12 12 0, S_0x7fffd161cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1664990 .functor AND 1, L_0x7fffd1664a00, L_0x7fffd1665010, C4<1>, C4<1>;
L_0x7fffd1664a00 .functor NOT 1, L_0x7fffd1665290, C4<0>, C4<0>, C4<0>;
L_0x7fffd1664ac0 .functor AND 1, L_0x7fffd1665290, L_0x7fffd16651a0, C4<1>, C4<1>;
L_0x7fffd1664b30 .functor OR 1, L_0x7fffd1664990, L_0x7fffd1664ac0, C4<0>, C4<0>;
v0x7fffd161cf70_0 .net "AND1OUT", 0 0, L_0x7fffd1664990;  1 drivers
v0x7fffd161d050_0 .net "AND2OUT", 0 0, L_0x7fffd1664ac0;  1 drivers
v0x7fffd161d110_0 .net "IN0", 0 0, L_0x7fffd1665010;  1 drivers
v0x7fffd161d1e0_0 .net "IN1", 0 0, L_0x7fffd16651a0;  1 drivers
v0x7fffd161d2a0_0 .net "OUT", 0 0, L_0x7fffd1664b30;  1 drivers
v0x7fffd161d3b0_0 .net "S", 0 0, L_0x7fffd1665290;  alias, 1 drivers
v0x7fffd161d470_0 .net *"_s0", 0 0, L_0x7fffd1664a00;  1 drivers
S_0x7fffd161d5d0 .scope module, "bit1" "one_" 12 73, 12 12 0, S_0x7fffd161cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1663c90 .functor AND 1, L_0x7fffd1664480, L_0x7fffd1664720, C4<1>, C4<1>;
L_0x7fffd1664480 .functor NOT 1, L_0x7fffd1665290, C4<0>, C4<0>, C4<0>;
L_0x7fffd1664540 .functor AND 1, L_0x7fffd1665290, L_0x7fffd1664810, C4<1>, C4<1>;
L_0x7fffd16645b0 .functor OR 1, L_0x7fffd1663c90, L_0x7fffd1664540, C4<0>, C4<0>;
v0x7fffd161d830_0 .net "AND1OUT", 0 0, L_0x7fffd1663c90;  1 drivers
v0x7fffd161d8f0_0 .net "AND2OUT", 0 0, L_0x7fffd1664540;  1 drivers
v0x7fffd161d9b0_0 .net "IN0", 0 0, L_0x7fffd1664720;  1 drivers
v0x7fffd161da80_0 .net "IN1", 0 0, L_0x7fffd1664810;  1 drivers
v0x7fffd161db40_0 .net "OUT", 0 0, L_0x7fffd16645b0;  1 drivers
v0x7fffd161dc50_0 .net "S", 0 0, L_0x7fffd1665290;  alias, 1 drivers
v0x7fffd161dcf0_0 .net *"_s0", 0 0, L_0x7fffd1664480;  1 drivers
S_0x7fffd161de60 .scope module, "bit2" "one_" 12 72, 12 12 0, S_0x7fffd161cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1663d00 .functor AND 1, L_0x7fffd1663d70, L_0x7fffd1664010, C4<1>, C4<1>;
L_0x7fffd1663d70 .functor NOT 1, L_0x7fffd1665290, C4<0>, C4<0>, C4<0>;
L_0x7fffd1663e30 .functor AND 1, L_0x7fffd1665290, L_0x7fffd1664310, C4<1>, C4<1>;
L_0x7fffd1663ea0 .functor OR 1, L_0x7fffd1663d00, L_0x7fffd1663e30, C4<0>, C4<0>;
v0x7fffd161e0d0_0 .net "AND1OUT", 0 0, L_0x7fffd1663d00;  1 drivers
v0x7fffd161e190_0 .net "AND2OUT", 0 0, L_0x7fffd1663e30;  1 drivers
v0x7fffd161e250_0 .net "IN0", 0 0, L_0x7fffd1664010;  1 drivers
v0x7fffd161e320_0 .net "IN1", 0 0, L_0x7fffd1664310;  1 drivers
v0x7fffd161e3e0_0 .net "OUT", 0 0, L_0x7fffd1663ea0;  1 drivers
v0x7fffd161e4f0_0 .net "S", 0 0, L_0x7fffd1665290;  alias, 1 drivers
v0x7fffd161e5e0_0 .net *"_s0", 0 0, L_0x7fffd1663d70;  1 drivers
S_0x7fffd161e740 .scope module, "bit3" "one_" 12 71, 12 12 0, S_0x7fffd161cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1663820 .functor AND 1, L_0x7fffd1663890, L_0x7fffd1663ab0, C4<1>, C4<1>;
L_0x7fffd1663890 .functor NOT 1, L_0x7fffd1665290, C4<0>, C4<0>, C4<0>;
L_0x7fffd1663900 .functor AND 1, L_0x7fffd1665290, L_0x7fffd1663ba0, C4<1>, C4<1>;
L_0x7fffd1663970 .functor OR 1, L_0x7fffd1663820, L_0x7fffd1663900, C4<0>, C4<0>;
v0x7fffd161e980_0 .net "AND1OUT", 0 0, L_0x7fffd1663820;  1 drivers
v0x7fffd161ea60_0 .net "AND2OUT", 0 0, L_0x7fffd1663900;  1 drivers
v0x7fffd161eb20_0 .net "IN0", 0 0, L_0x7fffd1663ab0;  1 drivers
v0x7fffd161ebc0_0 .net "IN1", 0 0, L_0x7fffd1663ba0;  1 drivers
v0x7fffd161ec80_0 .net "OUT", 0 0, L_0x7fffd1663970;  1 drivers
v0x7fffd161ed90_0 .net "S", 0 0, L_0x7fffd1665290;  alias, 1 drivers
v0x7fffd161ee30_0 .net *"_s0", 0 0, L_0x7fffd1663890;  1 drivers
S_0x7fffd161ef90 .scope module, "bit4" "one_" 12 70, 12 12 0, S_0x7fffd161cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1663360 .functor AND 1, L_0x7fffd16633d0, L_0x7fffd1663640, C4<1>, C4<1>;
L_0x7fffd16633d0 .functor NOT 1, L_0x7fffd1665290, C4<0>, C4<0>, C4<0>;
L_0x7fffd1663490 .functor AND 1, L_0x7fffd1665290, L_0x7fffd1663730, C4<1>, C4<1>;
L_0x7fffd1663500 .functor OR 1, L_0x7fffd1663360, L_0x7fffd1663490, C4<0>, C4<0>;
v0x7fffd161f220_0 .net "AND1OUT", 0 0, L_0x7fffd1663360;  1 drivers
v0x7fffd161f300_0 .net "AND2OUT", 0 0, L_0x7fffd1663490;  1 drivers
v0x7fffd161f3c0_0 .net "IN0", 0 0, L_0x7fffd1663640;  1 drivers
v0x7fffd161f460_0 .net "IN1", 0 0, L_0x7fffd1663730;  1 drivers
v0x7fffd161f520_0 .net "OUT", 0 0, L_0x7fffd1663500;  1 drivers
v0x7fffd161f630_0 .net "S", 0 0, L_0x7fffd1665290;  alias, 1 drivers
v0x7fffd161f6d0_0 .net *"_s0", 0 0, L_0x7fffd16633d0;  1 drivers
S_0x7fffd161f830 .scope module, "bit5" "one_" 12 69, 12 12 0, S_0x7fffd161cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1662c70 .functor AND 1, L_0x7fffd1662ce0, L_0x7fffd1663130, C4<1>, C4<1>;
L_0x7fffd1662ce0 .functor NOT 1, L_0x7fffd1665290, C4<0>, C4<0>, C4<0>;
L_0x7fffd1662da0 .functor AND 1, L_0x7fffd1665290, L_0x7fffd1663220, C4<1>, C4<1>;
L_0x7fffd1663020 .functor OR 1, L_0x7fffd1662c70, L_0x7fffd1662da0, C4<0>, C4<0>;
v0x7fffd161fa20_0 .net "AND1OUT", 0 0, L_0x7fffd1662c70;  1 drivers
v0x7fffd161fb00_0 .net "AND2OUT", 0 0, L_0x7fffd1662da0;  1 drivers
v0x7fffd161fbc0_0 .net "IN0", 0 0, L_0x7fffd1663130;  1 drivers
v0x7fffd161fc90_0 .net "IN1", 0 0, L_0x7fffd1663220;  1 drivers
v0x7fffd161fd50_0 .net "OUT", 0 0, L_0x7fffd1663020;  1 drivers
v0x7fffd161fe60_0 .net "S", 0 0, L_0x7fffd1665290;  alias, 1 drivers
v0x7fffd161ff00_0 .net *"_s0", 0 0, L_0x7fffd1662ce0;  1 drivers
S_0x7fffd1620060 .scope module, "bit6" "two" 12 68, 12 27 0, S_0x7fffd161cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1662220 .functor AND 1, L_0x7fffd1665290, L_0x7f032b0505b8, L_0x7fffd1662930, C4<1>;
L_0x7fffd1662290 .functor AND 1, L_0x7fffd1665290, L_0x7fffd1662300, L_0x7f032b050570, L_0x7fffd1662a50;
L_0x7fffd1662300 .functor NOT 1, L_0x7f032b0505b8, C4<0>, C4<0>, C4<0>;
L_0x7fffd16625d0 .functor AND 1, L_0x7fffd16626a0, L_0x7fffd1662b40, C4<1>, C4<1>;
L_0x7fffd16626a0 .functor NOT 1, L_0x7fffd1665290, C4<0>, C4<0>, C4<0>;
L_0x7fffd1662760 .functor OR 1, L_0x7fffd1662220, L_0x7fffd1662290, L_0x7fffd16625d0, C4<0>;
v0x7fffd16202e0_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd16203f0_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd1620500_0 .net "OUT", 0 0, L_0x7fffd1662760;  1 drivers
v0x7fffd16205a0_0 .net "S", 0 0, L_0x7fffd1665290;  alias, 1 drivers
v0x7fffd1620640_0 .net "WIRE1", 0 0, L_0x7fffd1662220;  1 drivers
v0x7fffd1620730_0 .net "WIRE2", 0 0, L_0x7fffd1662290;  1 drivers
v0x7fffd16207f0_0 .net "WIRE3", 0 0, L_0x7fffd16625d0;  1 drivers
v0x7fffd16208b0_0 .net "X0", 0 0, L_0x7fffd1662930;  1 drivers
v0x7fffd1620970_0 .net "X1", 0 0, L_0x7fffd1662a50;  1 drivers
v0x7fffd1620ac0_0 .net "X2", 0 0, L_0x7fffd1662b40;  1 drivers
v0x7fffd1620b80_0 .net *"_s0", 0 0, L_0x7fffd1662300;  1 drivers
v0x7fffd1620c60_0 .net *"_s2", 0 0, L_0x7fffd16626a0;  1 drivers
S_0x7fffd1620e60 .scope module, "bit7" "two" 12 67, 12 27 0, S_0x7fffd161cb10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1661b00 .functor AND 1, L_0x7fffd1665290, L_0x7f032b0505b8, L_0x7fffd1661fa0, C4<1>;
L_0x7fffd1661b70 .functor AND 1, L_0x7fffd1665290, L_0x7fffd1661be0, L_0x7f032b050570, L_0x7fffd1662090;
L_0x7fffd1661be0 .functor NOT 1, L_0x7f032b0505b8, C4<0>, C4<0>, C4<0>;
L_0x7fffd1661ca0 .functor AND 1, L_0x7fffd1661d40, L_0x7fffd1662130, C4<1>, C4<1>;
L_0x7fffd1661d40 .functor NOT 1, L_0x7fffd1665290, C4<0>, C4<0>, C4<0>;
L_0x7fffd1661e00 .functor OR 1, L_0x7fffd1661b00, L_0x7fffd1661b70, L_0x7fffd1661ca0, C4<0>;
v0x7fffd1621090_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd1621150_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd1621210_0 .net "OUT", 0 0, L_0x7fffd1661e00;  1 drivers
v0x7fffd16212b0_0 .net "S", 0 0, L_0x7fffd1665290;  alias, 1 drivers
v0x7fffd1621350_0 .net "WIRE1", 0 0, L_0x7fffd1661b00;  1 drivers
v0x7fffd1621440_0 .net "WIRE2", 0 0, L_0x7fffd1661b70;  1 drivers
v0x7fffd1621500_0 .net "WIRE3", 0 0, L_0x7fffd1661ca0;  1 drivers
v0x7fffd16215c0_0 .net "X0", 0 0, L_0x7fffd1661fa0;  1 drivers
v0x7fffd1621680_0 .net "X1", 0 0, L_0x7fffd1662090;  1 drivers
v0x7fffd16217d0_0 .net "X2", 0 0, L_0x7fffd1662130;  1 drivers
v0x7fffd1621890_0 .net *"_s0", 0 0, L_0x7fffd1661be0;  1 drivers
v0x7fffd1621970_0 .net *"_s2", 0 0, L_0x7fffd1661d40;  1 drivers
S_0x7fffd16221a0 .scope module, "shift2_" "one_BITSHIFT_3" 12 113, 12 78 0, S_0x7fffd16177e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffd1627b80_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd1627c40_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd1627d00_0 .net "S", 0 0, L_0x7fffd1669040;  1 drivers
v0x7fffd1627eb0_0 .net "X", 7 0, L_0x7fffd1664ca0;  alias, 1 drivers
v0x7fffd1627f50_0 .net "Y", 7 0, L_0x7fffd1668a90;  alias, 1 drivers
L_0x7fffd1665820 .part L_0x7fffd1664ca0, 3, 1;
L_0x7fffd1665910 .part L_0x7fffd1664ca0, 7, 1;
L_0x7fffd16659b0 .part L_0x7fffd1664ca0, 7, 1;
L_0x7fffd1665f40 .part L_0x7fffd1664ca0, 2, 1;
L_0x7fffd1666060 .part L_0x7fffd1664ca0, 7, 1;
L_0x7fffd1666150 .part L_0x7fffd1664ca0, 6, 1;
L_0x7fffd1666ba0 .part L_0x7fffd1664ca0, 1, 1;
L_0x7fffd1666c90 .part L_0x7fffd1664ca0, 7, 1;
L_0x7fffd1666dd0 .part L_0x7fffd1664ca0, 5, 1;
L_0x7fffd16673f0 .part L_0x7fffd1664ca0, 0, 1;
L_0x7fffd16674e0 .part L_0x7fffd1664ca0, 7, 1;
L_0x7fffd1667580 .part L_0x7fffd1664ca0, 4, 1;
L_0x7fffd16679c0 .part L_0x7fffd1664ca0, 3, 1;
L_0x7fffd16271a0 .part L_0x7fffd1664ca0, 7, 1;
L_0x7fffd1667fb0 .part L_0x7fffd1664ca0, 2, 1;
L_0x7fffd16680a0 .part L_0x7fffd1664ca0, 6, 1;
L_0x7fffd1668500 .part L_0x7fffd1664ca0, 1, 1;
L_0x7fffd16685f0 .part L_0x7fffd1664ca0, 5, 1;
LS_0x7fffd1668a90_0_0 .concat8 [ 1 1 1 1], L_0x7fffd1668920, L_0x7fffd16683c0, L_0x7fffd1667e70, L_0x7fffd1667880;
LS_0x7fffd1668a90_0_4 .concat8 [ 1 1 1 1], L_0x7fffd1667220, L_0x7fffd16669d0, L_0x7fffd1665da0, L_0x7fffd1665680;
L_0x7fffd1668a90 .concat8 [ 4 4 0 0], LS_0x7fffd1668a90_0_0, LS_0x7fffd1668a90_0_4;
L_0x7fffd1668e50 .part L_0x7fffd1664ca0, 0, 1;
L_0x7fffd16686e0 .part L_0x7fffd1664ca0, 4, 1;
S_0x7fffd1622320 .scope module, "bit0" "one_" 12 91, 12 12 0, S_0x7fffd16221a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1668780 .functor AND 1, L_0x7fffd16687f0, L_0x7fffd1668e50, C4<1>, C4<1>;
L_0x7fffd16687f0 .functor NOT 1, L_0x7fffd1669040, C4<0>, C4<0>, C4<0>;
L_0x7fffd16688b0 .functor AND 1, L_0x7fffd1669040, L_0x7fffd16686e0, C4<1>, C4<1>;
L_0x7fffd1668920 .functor OR 1, L_0x7fffd1668780, L_0x7fffd16688b0, C4<0>, C4<0>;
v0x7fffd1622540_0 .net "AND1OUT", 0 0, L_0x7fffd1668780;  1 drivers
v0x7fffd1622620_0 .net "AND2OUT", 0 0, L_0x7fffd16688b0;  1 drivers
v0x7fffd16226e0_0 .net "IN0", 0 0, L_0x7fffd1668e50;  1 drivers
v0x7fffd16227b0_0 .net "IN1", 0 0, L_0x7fffd16686e0;  1 drivers
v0x7fffd1622870_0 .net "OUT", 0 0, L_0x7fffd1668920;  1 drivers
v0x7fffd1622980_0 .net "S", 0 0, L_0x7fffd1669040;  alias, 1 drivers
v0x7fffd1622a40_0 .net *"_s0", 0 0, L_0x7fffd16687f0;  1 drivers
S_0x7fffd1622ba0 .scope module, "bit1" "one_" 12 90, 12 12 0, S_0x7fffd16221a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1668220 .functor AND 1, L_0x7fffd1668290, L_0x7fffd1668500, C4<1>, C4<1>;
L_0x7fffd1668290 .functor NOT 1, L_0x7fffd1669040, C4<0>, C4<0>, C4<0>;
L_0x7fffd1668350 .functor AND 1, L_0x7fffd1669040, L_0x7fffd16685f0, C4<1>, C4<1>;
L_0x7fffd16683c0 .functor OR 1, L_0x7fffd1668220, L_0x7fffd1668350, C4<0>, C4<0>;
v0x7fffd1622e00_0 .net "AND1OUT", 0 0, L_0x7fffd1668220;  1 drivers
v0x7fffd1622ec0_0 .net "AND2OUT", 0 0, L_0x7fffd1668350;  1 drivers
v0x7fffd1622f80_0 .net "IN0", 0 0, L_0x7fffd1668500;  1 drivers
v0x7fffd1623050_0 .net "IN1", 0 0, L_0x7fffd16685f0;  1 drivers
v0x7fffd1623110_0 .net "OUT", 0 0, L_0x7fffd16683c0;  1 drivers
v0x7fffd1623220_0 .net "S", 0 0, L_0x7fffd1669040;  alias, 1 drivers
v0x7fffd16232c0_0 .net *"_s0", 0 0, L_0x7fffd1668290;  1 drivers
S_0x7fffd1623430 .scope module, "bit2" "one_" 12 89, 12 12 0, S_0x7fffd16221a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1667670 .functor AND 1, L_0x7fffd1667d40, L_0x7fffd1667fb0, C4<1>, C4<1>;
L_0x7fffd1667d40 .functor NOT 1, L_0x7fffd1669040, C4<0>, C4<0>, C4<0>;
L_0x7fffd1667e00 .functor AND 1, L_0x7fffd1669040, L_0x7fffd16680a0, C4<1>, C4<1>;
L_0x7fffd1667e70 .functor OR 1, L_0x7fffd1667670, L_0x7fffd1667e00, C4<0>, C4<0>;
v0x7fffd16236a0_0 .net "AND1OUT", 0 0, L_0x7fffd1667670;  1 drivers
v0x7fffd1623760_0 .net "AND2OUT", 0 0, L_0x7fffd1667e00;  1 drivers
v0x7fffd1623820_0 .net "IN0", 0 0, L_0x7fffd1667fb0;  1 drivers
v0x7fffd16238f0_0 .net "IN1", 0 0, L_0x7fffd16680a0;  1 drivers
v0x7fffd16239b0_0 .net "OUT", 0 0, L_0x7fffd1667e70;  1 drivers
v0x7fffd1623ac0_0 .net "S", 0 0, L_0x7fffd1669040;  alias, 1 drivers
v0x7fffd1623bb0_0 .net *"_s0", 0 0, L_0x7fffd1667d40;  1 drivers
S_0x7fffd1623d10 .scope module, "bit3" "one_" 12 88, 12 12 0, S_0x7fffd16221a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd16676e0 .functor AND 1, L_0x7fffd1667750, L_0x7fffd16679c0, C4<1>, C4<1>;
L_0x7fffd1667750 .functor NOT 1, L_0x7fffd1669040, C4<0>, C4<0>, C4<0>;
L_0x7fffd1667810 .functor AND 1, L_0x7fffd1669040, L_0x7fffd16271a0, C4<1>, C4<1>;
L_0x7fffd1667880 .functor OR 1, L_0x7fffd16676e0, L_0x7fffd1667810, C4<0>, C4<0>;
v0x7fffd1623f50_0 .net "AND1OUT", 0 0, L_0x7fffd16676e0;  1 drivers
v0x7fffd1624030_0 .net "AND2OUT", 0 0, L_0x7fffd1667810;  1 drivers
v0x7fffd16240f0_0 .net "IN0", 0 0, L_0x7fffd16679c0;  1 drivers
v0x7fffd1624190_0 .net "IN1", 0 0, L_0x7fffd16271a0;  1 drivers
v0x7fffd1624250_0 .net "OUT", 0 0, L_0x7fffd1667880;  1 drivers
v0x7fffd1624360_0 .net "S", 0 0, L_0x7fffd1669040;  alias, 1 drivers
v0x7fffd1624400_0 .net *"_s0", 0 0, L_0x7fffd1667750;  1 drivers
S_0x7fffd1624560 .scope module, "bit4" "two" 12 87, 12 27 0, S_0x7fffd16221a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1666ec0 .functor AND 1, L_0x7fffd1669040, L_0x7f032b0505b8, L_0x7fffd16673f0, C4<1>;
L_0x7fffd1666f30 .functor AND 1, L_0x7fffd1669040, L_0x7fffd1666fa0, L_0x7f032b050570, L_0x7fffd16674e0;
L_0x7fffd1666fa0 .functor NOT 1, L_0x7f032b0505b8, C4<0>, C4<0>, C4<0>;
L_0x7fffd1667060 .functor AND 1, L_0x7fffd1667160, L_0x7fffd1667580, C4<1>, C4<1>;
L_0x7fffd1667160 .functor NOT 1, L_0x7fffd1669040, C4<0>, C4<0>, C4<0>;
L_0x7fffd1667220 .functor OR 1, L_0x7fffd1666ec0, L_0x7fffd1666f30, L_0x7fffd1667060, C4<0>;
v0x7fffd1624830_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd16248f0_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd16249b0_0 .net "OUT", 0 0, L_0x7fffd1667220;  1 drivers
v0x7fffd1624a50_0 .net "S", 0 0, L_0x7fffd1669040;  alias, 1 drivers
v0x7fffd1624af0_0 .net "WIRE1", 0 0, L_0x7fffd1666ec0;  1 drivers
v0x7fffd1624b90_0 .net "WIRE2", 0 0, L_0x7fffd1666f30;  1 drivers
v0x7fffd1624c50_0 .net "WIRE3", 0 0, L_0x7fffd1667060;  1 drivers
v0x7fffd1624d10_0 .net "X0", 0 0, L_0x7fffd16673f0;  1 drivers
v0x7fffd1624dd0_0 .net "X1", 0 0, L_0x7fffd16674e0;  1 drivers
v0x7fffd1624f20_0 .net "X2", 0 0, L_0x7fffd1667580;  1 drivers
v0x7fffd1624fe0_0 .net *"_s0", 0 0, L_0x7fffd1666fa0;  1 drivers
v0x7fffd16250c0_0 .net *"_s2", 0 0, L_0x7fffd1667160;  1 drivers
S_0x7fffd16252c0 .scope module, "bit5" "two" 12 86, 12 27 0, S_0x7fffd16221a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1666280 .functor AND 1, L_0x7fffd1669040, L_0x7f032b0505b8, L_0x7fffd1666ba0, C4<1>;
L_0x7fffd16662f0 .functor AND 1, L_0x7fffd1669040, L_0x7fffd1666780, L_0x7f032b050570, L_0x7fffd1666c90;
L_0x7fffd1666780 .functor NOT 1, L_0x7f032b0505b8, C4<0>, C4<0>, C4<0>;
L_0x7fffd1666840 .functor AND 1, L_0x7fffd1666910, L_0x7fffd1666dd0, C4<1>, C4<1>;
L_0x7fffd1666910 .functor NOT 1, L_0x7fffd1669040, C4<0>, C4<0>, C4<0>;
L_0x7fffd16669d0 .functor OR 1, L_0x7fffd1666280, L_0x7fffd16662f0, L_0x7fffd1666840, C4<0>;
v0x7fffd16254f0_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd16255b0_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd1625670_0 .net "OUT", 0 0, L_0x7fffd16669d0;  1 drivers
v0x7fffd1625710_0 .net "S", 0 0, L_0x7fffd1669040;  alias, 1 drivers
v0x7fffd16257b0_0 .net "WIRE1", 0 0, L_0x7fffd1666280;  1 drivers
v0x7fffd16258a0_0 .net "WIRE2", 0 0, L_0x7fffd16662f0;  1 drivers
v0x7fffd1625960_0 .net "WIRE3", 0 0, L_0x7fffd1666840;  1 drivers
v0x7fffd1625a20_0 .net "X0", 0 0, L_0x7fffd1666ba0;  1 drivers
v0x7fffd1625ae0_0 .net "X1", 0 0, L_0x7fffd1666c90;  1 drivers
v0x7fffd1625c30_0 .net "X2", 0 0, L_0x7fffd1666dd0;  1 drivers
v0x7fffd1625cf0_0 .net *"_s0", 0 0, L_0x7fffd1666780;  1 drivers
v0x7fffd1625dd0_0 .net *"_s2", 0 0, L_0x7fffd1666910;  1 drivers
S_0x7fffd1625fd0 .scope module, "bit6" "two" 12 85, 12 27 0, S_0x7fffd16221a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1665aa0 .functor AND 1, L_0x7fffd1669040, L_0x7f032b0505b8, L_0x7fffd1665f40, C4<1>;
L_0x7fffd1665b10 .functor AND 1, L_0x7fffd1669040, L_0x7fffd1665b80, L_0x7f032b050570, L_0x7fffd1666060;
L_0x7fffd1665b80 .functor NOT 1, L_0x7f032b0505b8, C4<0>, C4<0>, C4<0>;
L_0x7fffd1665c40 .functor AND 1, L_0x7fffd1665ce0, L_0x7fffd1666150, C4<1>, C4<1>;
L_0x7fffd1665ce0 .functor NOT 1, L_0x7fffd1669040, C4<0>, C4<0>, C4<0>;
L_0x7fffd1665da0 .functor OR 1, L_0x7fffd1665aa0, L_0x7fffd1665b10, L_0x7fffd1665c40, C4<0>;
v0x7fffd1626200_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd16262c0_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd1626380_0 .net "OUT", 0 0, L_0x7fffd1665da0;  1 drivers
v0x7fffd1626420_0 .net "S", 0 0, L_0x7fffd1669040;  alias, 1 drivers
v0x7fffd16264c0_0 .net "WIRE1", 0 0, L_0x7fffd1665aa0;  1 drivers
v0x7fffd16265b0_0 .net "WIRE2", 0 0, L_0x7fffd1665b10;  1 drivers
v0x7fffd1626670_0 .net "WIRE3", 0 0, L_0x7fffd1665c40;  1 drivers
v0x7fffd1626730_0 .net "X0", 0 0, L_0x7fffd1665f40;  1 drivers
v0x7fffd16267f0_0 .net "X1", 0 0, L_0x7fffd1666060;  1 drivers
v0x7fffd1626940_0 .net "X2", 0 0, L_0x7fffd1666150;  1 drivers
v0x7fffd1626a00_0 .net *"_s0", 0 0, L_0x7fffd1665b80;  1 drivers
v0x7fffd1626ae0_0 .net *"_s2", 0 0, L_0x7fffd1665ce0;  1 drivers
S_0x7fffd1626ce0 .scope module, "bit7" "two" 12 84, 12 27 0, S_0x7fffd16221a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1665380 .functor AND 1, L_0x7fffd1669040, L_0x7f032b0505b8, L_0x7fffd1665820, C4<1>;
L_0x7fffd16653f0 .functor AND 1, L_0x7fffd1669040, L_0x7fffd1665460, L_0x7f032b050570, L_0x7fffd1665910;
L_0x7fffd1665460 .functor NOT 1, L_0x7f032b0505b8, C4<0>, C4<0>, C4<0>;
L_0x7fffd1665520 .functor AND 1, L_0x7fffd16655c0, L_0x7fffd16659b0, C4<1>, C4<1>;
L_0x7fffd16655c0 .functor NOT 1, L_0x7fffd1669040, C4<0>, C4<0>, C4<0>;
L_0x7fffd1665680 .functor OR 1, L_0x7fffd1665380, L_0x7fffd16653f0, L_0x7fffd1665520, C4<0>;
v0x7fffd1626f10_0 .net "A", 0 0, L_0x7f032b050570;  alias, 1 drivers
v0x7fffd16270e0_0 .net "C", 0 0, L_0x7f032b0505b8;  alias, 1 drivers
v0x7fffd16272b0_0 .net "OUT", 0 0, L_0x7fffd1665680;  1 drivers
v0x7fffd1627350_0 .net "S", 0 0, L_0x7fffd1669040;  alias, 1 drivers
v0x7fffd16273f0_0 .net "WIRE1", 0 0, L_0x7fffd1665380;  1 drivers
v0x7fffd16274e0_0 .net "WIRE2", 0 0, L_0x7fffd16653f0;  1 drivers
v0x7fffd16275a0_0 .net "WIRE3", 0 0, L_0x7fffd1665520;  1 drivers
v0x7fffd1627660_0 .net "X0", 0 0, L_0x7fffd1665820;  1 drivers
v0x7fffd1627720_0 .net "X1", 0 0, L_0x7fffd1665910;  1 drivers
v0x7fffd16277e0_0 .net "X2", 0 0, L_0x7fffd16659b0;  1 drivers
v0x7fffd16278a0_0 .net *"_s0", 0 0, L_0x7fffd1665460;  1 drivers
v0x7fffd1627980_0 .net *"_s2", 0 0, L_0x7fffd16655c0;  1 drivers
S_0x7fffd1628910 .scope module, "myrotator" "RIGHTSHIFTER" 7 84, 12 96 0, S_0x7fffd15887b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 3 "S"
    .port_info 3 /INPUT 8 "DATA"
    .port_info 4 /OUTPUT 8 "OUT"
L_0x7f032b050690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffd16392b0_0 .net "A", 0 0, L_0x7f032b050690;  1 drivers
L_0x7f032b0506d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffd1639370_0 .net "C", 0 0, L_0x7f032b0506d8;  1 drivers
v0x7fffd1639430_0 .net "DATA", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd16394d0_0 .var "OUT", 7 0;
v0x7fffd1639590_0 .net "S", 2 0, L_0x7fffd167dbb0;  1 drivers
v0x7fffd16396c0_0 .net "WIRE1", 7 0, L_0x7fffd16763d0;  1 drivers
v0x7fffd16397d0_0 .net "WIRE2", 7 0, L_0x7fffd1679a60;  1 drivers
v0x7fffd16398e0_0 .net "WIRE3", 7 0, L_0x7fffd167d560;  1 drivers
E_0x7fffd161b9b0 .event edge, v0x7fffd15c5eb0_0, v0x7fffd1639590_0, v0x7fffd162cdc0_0, v0x7fffd162cce0_0;
L_0x7fffd1676a50 .part L_0x7fffd167dbb0, 0, 1;
L_0x7fffd167a000 .part L_0x7fffd167dbb0, 1, 1;
L_0x7fffd167db10 .part L_0x7fffd167dbb0, 2, 1;
S_0x7fffd1628bb0 .scope module, "shift0_" "one_BITSHIFT_1" 12 111, 12 43 0, S_0x7fffd1628910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffd162d770_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd162d830_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd162d900_0 .net "S", 0 0, L_0x7fffd1676a50;  1 drivers
v0x7fffd162dae0_0 .net "X", 7 0, v0x7fffd163d5a0_0;  alias, 1 drivers
v0x7fffd162db80_0 .net "Y", 7 0, L_0x7fffd16763d0;  alias, 1 drivers
L_0x7fffd1673880 .part v0x7fffd163d5a0_0, 0, 1;
L_0x7fffd1673970 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd1674270 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd1674550 .part v0x7fffd163d5a0_0, 6, 1;
L_0x7fffd1674640 .part v0x7fffd163d5a0_0, 7, 1;
L_0x7fffd1674a10 .part v0x7fffd163d5a0_0, 5, 1;
L_0x7fffd1674b40 .part v0x7fffd163d5a0_0, 6, 1;
L_0x7fffd1675010 .part v0x7fffd163d5a0_0, 4, 1;
L_0x7fffd1675150 .part v0x7fffd163d5a0_0, 5, 1;
L_0x7fffd1675520 .part v0x7fffd163d5a0_0, 3, 1;
L_0x7fffd1675670 .part v0x7fffd163d5a0_0, 4, 1;
L_0x7fffd16759f0 .part v0x7fffd163d5a0_0, 2, 1;
L_0x7fffd1675b50 .part v0x7fffd163d5a0_0, 3, 1;
L_0x7fffd1675f50 .part v0x7fffd163d5a0_0, 1, 1;
L_0x7fffd1676070 .part v0x7fffd163d5a0_0, 2, 1;
LS_0x7fffd16763d0_0_0 .concat8 [ 1 1 1 1], L_0x7fffd1676290, L_0x7fffd1675de0, L_0x7fffd16758b0, L_0x7fffd16753e0;
LS_0x7fffd16763d0_0_4 .concat8 [ 1 1 1 1], L_0x7fffd162da40, L_0x7fffd16748d0, L_0x7fffd1674440, L_0x7fffd16736e0;
L_0x7fffd16763d0 .concat8 [ 4 4 0 0], LS_0x7fffd16763d0_0_0, LS_0x7fffd16763d0_0_4;
L_0x7fffd16767d0 .part v0x7fffd163d5a0_0, 0, 1;
L_0x7fffd16768c0 .part v0x7fffd163d5a0_0, 1, 1;
S_0x7fffd1628e20 .scope module, "bit0" "one_" 12 57, 12 12 0, S_0x7fffd1628bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1675ae0 .functor AND 1, L_0x7fffd1676160, L_0x7fffd16767d0, C4<1>, C4<1>;
L_0x7fffd1676160 .functor NOT 1, L_0x7fffd1676a50, C4<0>, C4<0>, C4<0>;
L_0x7fffd1676220 .functor AND 1, L_0x7fffd1676a50, L_0x7fffd16768c0, C4<1>, C4<1>;
L_0x7fffd1676290 .functor OR 1, L_0x7fffd1675ae0, L_0x7fffd1676220, C4<0>, C4<0>;
v0x7fffd16290b0_0 .net "AND1OUT", 0 0, L_0x7fffd1675ae0;  1 drivers
v0x7fffd1629190_0 .net "AND2OUT", 0 0, L_0x7fffd1676220;  1 drivers
v0x7fffd1629250_0 .net "IN0", 0 0, L_0x7fffd16767d0;  1 drivers
v0x7fffd1629320_0 .net "IN1", 0 0, L_0x7fffd16768c0;  1 drivers
v0x7fffd16293e0_0 .net "OUT", 0 0, L_0x7fffd1676290;  1 drivers
v0x7fffd16294f0_0 .net "S", 0 0, L_0x7fffd1676a50;  alias, 1 drivers
v0x7fffd16295b0_0 .net *"_s0", 0 0, L_0x7fffd1676160;  1 drivers
S_0x7fffd1629710 .scope module, "bit1" "one_" 12 56, 12 12 0, S_0x7fffd1628bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1675c40 .functor AND 1, L_0x7fffd1675cb0, L_0x7fffd1675f50, C4<1>, C4<1>;
L_0x7fffd1675cb0 .functor NOT 1, L_0x7fffd1676a50, C4<0>, C4<0>, C4<0>;
L_0x7fffd1675d70 .functor AND 1, L_0x7fffd1676a50, L_0x7fffd1676070, C4<1>, C4<1>;
L_0x7fffd1675de0 .functor OR 1, L_0x7fffd1675c40, L_0x7fffd1675d70, C4<0>, C4<0>;
v0x7fffd1629970_0 .net "AND1OUT", 0 0, L_0x7fffd1675c40;  1 drivers
v0x7fffd1629a30_0 .net "AND2OUT", 0 0, L_0x7fffd1675d70;  1 drivers
v0x7fffd1629af0_0 .net "IN0", 0 0, L_0x7fffd1675f50;  1 drivers
v0x7fffd1629bc0_0 .net "IN1", 0 0, L_0x7fffd1676070;  1 drivers
v0x7fffd1629c80_0 .net "OUT", 0 0, L_0x7fffd1675de0;  1 drivers
v0x7fffd1629d90_0 .net "S", 0 0, L_0x7fffd1676a50;  alias, 1 drivers
v0x7fffd1629e30_0 .net *"_s0", 0 0, L_0x7fffd1675cb0;  1 drivers
S_0x7fffd1629fa0 .scope module, "bit2" "one_" 12 55, 12 12 0, S_0x7fffd1628bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1675710 .functor AND 1, L_0x7fffd1675780, L_0x7fffd16759f0, C4<1>, C4<1>;
L_0x7fffd1675780 .functor NOT 1, L_0x7fffd1676a50, C4<0>, C4<0>, C4<0>;
L_0x7fffd1675840 .functor AND 1, L_0x7fffd1676a50, L_0x7fffd1675b50, C4<1>, C4<1>;
L_0x7fffd16758b0 .functor OR 1, L_0x7fffd1675710, L_0x7fffd1675840, C4<0>, C4<0>;
v0x7fffd162a210_0 .net "AND1OUT", 0 0, L_0x7fffd1675710;  1 drivers
v0x7fffd162a2d0_0 .net "AND2OUT", 0 0, L_0x7fffd1675840;  1 drivers
v0x7fffd162a390_0 .net "IN0", 0 0, L_0x7fffd16759f0;  1 drivers
v0x7fffd162a460_0 .net "IN1", 0 0, L_0x7fffd1675b50;  1 drivers
v0x7fffd162a520_0 .net "OUT", 0 0, L_0x7fffd16758b0;  1 drivers
v0x7fffd162a630_0 .net "S", 0 0, L_0x7fffd1676a50;  alias, 1 drivers
v0x7fffd162a720_0 .net *"_s0", 0 0, L_0x7fffd1675780;  1 drivers
S_0x7fffd162a880 .scope module, "bit3" "one_" 12 54, 12 12 0, S_0x7fffd1628bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1675240 .functor AND 1, L_0x7fffd16752b0, L_0x7fffd1675520, C4<1>, C4<1>;
L_0x7fffd16752b0 .functor NOT 1, L_0x7fffd1676a50, C4<0>, C4<0>, C4<0>;
L_0x7fffd1675370 .functor AND 1, L_0x7fffd1676a50, L_0x7fffd1675670, C4<1>, C4<1>;
L_0x7fffd16753e0 .functor OR 1, L_0x7fffd1675240, L_0x7fffd1675370, C4<0>, C4<0>;
v0x7fffd162aac0_0 .net "AND1OUT", 0 0, L_0x7fffd1675240;  1 drivers
v0x7fffd162aba0_0 .net "AND2OUT", 0 0, L_0x7fffd1675370;  1 drivers
v0x7fffd162ac60_0 .net "IN0", 0 0, L_0x7fffd1675520;  1 drivers
v0x7fffd162ad00_0 .net "IN1", 0 0, L_0x7fffd1675670;  1 drivers
v0x7fffd162adc0_0 .net "OUT", 0 0, L_0x7fffd16753e0;  1 drivers
v0x7fffd162aed0_0 .net "S", 0 0, L_0x7fffd1676a50;  alias, 1 drivers
v0x7fffd162af70_0 .net *"_s0", 0 0, L_0x7fffd16752b0;  1 drivers
S_0x7fffd162b0d0 .scope module, "bit4" "one_" 12 53, 12 12 0, S_0x7fffd1628bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1674c30 .functor AND 1, L_0x7fffd1674ca0, L_0x7fffd1675010, C4<1>, C4<1>;
L_0x7fffd1674ca0 .functor NOT 1, L_0x7fffd1676a50, C4<0>, C4<0>, C4<0>;
L_0x7fffd162d9d0 .functor AND 1, L_0x7fffd1676a50, L_0x7fffd1675150, C4<1>, C4<1>;
L_0x7fffd162da40 .functor OR 1, L_0x7fffd1674c30, L_0x7fffd162d9d0, C4<0>, C4<0>;
v0x7fffd162b360_0 .net "AND1OUT", 0 0, L_0x7fffd1674c30;  1 drivers
v0x7fffd162b440_0 .net "AND2OUT", 0 0, L_0x7fffd162d9d0;  1 drivers
v0x7fffd162b500_0 .net "IN0", 0 0, L_0x7fffd1675010;  1 drivers
v0x7fffd162b5a0_0 .net "IN1", 0 0, L_0x7fffd1675150;  1 drivers
v0x7fffd162b660_0 .net "OUT", 0 0, L_0x7fffd162da40;  1 drivers
v0x7fffd162b770_0 .net "S", 0 0, L_0x7fffd1676a50;  alias, 1 drivers
v0x7fffd162b810_0 .net *"_s0", 0 0, L_0x7fffd1674ca0;  1 drivers
S_0x7fffd162b970 .scope module, "bit5" "one_" 12 52, 12 12 0, S_0x7fffd1628bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1674730 .functor AND 1, L_0x7fffd16747a0, L_0x7fffd1674a10, C4<1>, C4<1>;
L_0x7fffd16747a0 .functor NOT 1, L_0x7fffd1676a50, C4<0>, C4<0>, C4<0>;
L_0x7fffd1674860 .functor AND 1, L_0x7fffd1676a50, L_0x7fffd1674b40, C4<1>, C4<1>;
L_0x7fffd16748d0 .functor OR 1, L_0x7fffd1674730, L_0x7fffd1674860, C4<0>, C4<0>;
v0x7fffd162bb60_0 .net "AND1OUT", 0 0, L_0x7fffd1674730;  1 drivers
v0x7fffd162bc40_0 .net "AND2OUT", 0 0, L_0x7fffd1674860;  1 drivers
v0x7fffd162bd00_0 .net "IN0", 0 0, L_0x7fffd1674a10;  1 drivers
v0x7fffd162bdd0_0 .net "IN1", 0 0, L_0x7fffd1674b40;  1 drivers
v0x7fffd162be90_0 .net "OUT", 0 0, L_0x7fffd16748d0;  1 drivers
v0x7fffd162bfa0_0 .net "S", 0 0, L_0x7fffd1676a50;  alias, 1 drivers
v0x7fffd162c040_0 .net *"_s0", 0 0, L_0x7fffd16747a0;  1 drivers
S_0x7fffd162c1a0 .scope module, "bit6" "one_" 12 51, 12 12 0, S_0x7fffd1628bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1671f70 .functor AND 1, L_0x7fffd1674310, L_0x7fffd1674550, C4<1>, C4<1>;
L_0x7fffd1674310 .functor NOT 1, L_0x7fffd1676a50, C4<0>, C4<0>, C4<0>;
L_0x7fffd16743d0 .functor AND 1, L_0x7fffd1676a50, L_0x7fffd1674640, C4<1>, C4<1>;
L_0x7fffd1674440 .functor OR 1, L_0x7fffd1671f70, L_0x7fffd16743d0, C4<0>, C4<0>;
v0x7fffd162c3e0_0 .net "AND1OUT", 0 0, L_0x7fffd1671f70;  1 drivers
v0x7fffd162c4c0_0 .net "AND2OUT", 0 0, L_0x7fffd16743d0;  1 drivers
v0x7fffd162c580_0 .net "IN0", 0 0, L_0x7fffd1674550;  1 drivers
v0x7fffd162c650_0 .net "IN1", 0 0, L_0x7fffd1674640;  1 drivers
v0x7fffd162c710_0 .net "OUT", 0 0, L_0x7fffd1674440;  1 drivers
v0x7fffd162c820_0 .net "S", 0 0, L_0x7fffd1676a50;  alias, 1 drivers
v0x7fffd162c8c0_0 .net *"_s0", 0 0, L_0x7fffd1674310;  1 drivers
S_0x7fffd162ca20 .scope module, "bit7" "two" 12 50, 12 27 0, S_0x7fffd1628bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1673430 .functor AND 1, L_0x7fffd1676a50, L_0x7f032b0506d8, L_0x7fffd1673880, C4<1>;
L_0x7fffd16734a0 .functor AND 1, L_0x7fffd1676a50, L_0x7fffd1673510, L_0x7f032b050690, L_0x7fffd1673970;
L_0x7fffd1673510 .functor NOT 1, L_0x7f032b0506d8, C4<0>, C4<0>, C4<0>;
L_0x7fffd1673580 .functor AND 1, L_0x7fffd1673620, L_0x7fffd1674270, C4<1>, C4<1>;
L_0x7fffd1673620 .functor NOT 1, L_0x7fffd1676a50, C4<0>, C4<0>, C4<0>;
L_0x7fffd16736e0 .functor OR 1, L_0x7fffd1673430, L_0x7fffd16734a0, L_0x7fffd1673580, C4<0>;
v0x7fffd162cce0_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd162cdc0_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd162ce80_0 .net "OUT", 0 0, L_0x7fffd16736e0;  1 drivers
v0x7fffd162cf20_0 .net "S", 0 0, L_0x7fffd1676a50;  alias, 1 drivers
v0x7fffd162cfc0_0 .net "WIRE1", 0 0, L_0x7fffd1673430;  1 drivers
v0x7fffd162d0d0_0 .net "WIRE2", 0 0, L_0x7fffd16734a0;  1 drivers
v0x7fffd162d190_0 .net "WIRE3", 0 0, L_0x7fffd1673580;  1 drivers
v0x7fffd162d250_0 .net "X0", 0 0, L_0x7fffd1673880;  1 drivers
v0x7fffd162d310_0 .net "X1", 0 0, L_0x7fffd1673970;  1 drivers
v0x7fffd162d3d0_0 .net "X2", 0 0, L_0x7fffd1674270;  1 drivers
v0x7fffd162d490_0 .net *"_s0", 0 0, L_0x7fffd1673510;  1 drivers
v0x7fffd162d570_0 .net *"_s2", 0 0, L_0x7fffd1673620;  1 drivers
S_0x7fffd162dcc0 .scope module, "shift1_" "one_BITSHIFT_2" 12 112, 12 61 0, S_0x7fffd1628910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffd1632d10_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd1632e60_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd1632fb0_0 .net "S", 0 0, L_0x7fffd167a000;  1 drivers
v0x7fffd1633160_0 .net "X", 7 0, L_0x7fffd16763d0;  alias, 1 drivers
v0x7fffd1633200_0 .net "Y", 7 0, L_0x7fffd1679a60;  alias, 1 drivers
L_0x7fffd1676f50 .part L_0x7fffd16763d0, 1, 1;
L_0x7fffd1677040 .part L_0x7fffd16763d0, 7, 1;
L_0x7fffd16770e0 .part L_0x7fffd16763d0, 7, 1;
L_0x7fffd16777d0 .part L_0x7fffd16763d0, 0, 1;
L_0x7fffd16778f0 .part L_0x7fffd16763d0, 7, 1;
L_0x7fffd16779e0 .part L_0x7fffd16763d0, 6, 1;
L_0x7fffd1678000 .part L_0x7fffd16763d0, 5, 1;
L_0x7fffd16780f0 .part L_0x7fffd16763d0, 7, 1;
L_0x7fffd1678510 .part L_0x7fffd16763d0, 4, 1;
L_0x7fffd1678600 .part L_0x7fffd16763d0, 6, 1;
L_0x7fffd16789e0 .part L_0x7fffd16763d0, 3, 1;
L_0x7fffd1678ad0 .part L_0x7fffd16763d0, 5, 1;
L_0x7fffd1678f40 .part L_0x7fffd16763d0, 2, 1;
L_0x7fffd16085a0 .part L_0x7fffd16763d0, 4, 1;
L_0x7fffd16794e0 .part L_0x7fffd16763d0, 1, 1;
L_0x7fffd16795d0 .part L_0x7fffd16763d0, 3, 1;
LS_0x7fffd1679a60_0_0 .concat8 [ 1 1 1 1], L_0x7fffd16798f0, L_0x7fffd1679370, L_0x7fffd1678dd0, L_0x7fffd16788a0;
LS_0x7fffd1679a60_0_4 .concat8 [ 1 1 1 1], L_0x7fffd16783d0, L_0x7fffd1677ec0, L_0x7fffd1677640, L_0x7fffd1676df0;
L_0x7fffd1679a60 .concat8 [ 4 4 0 0], LS_0x7fffd1679a60_0_0, LS_0x7fffd1679a60_0_4;
L_0x7fffd1679dd0 .part L_0x7fffd16763d0, 0, 1;
L_0x7fffd1679f60 .part L_0x7fffd16763d0, 2, 1;
S_0x7fffd162df30 .scope module, "bit0" "one_" 12 74, 12 12 0, S_0x7fffd162dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1679750 .functor AND 1, L_0x7fffd16797c0, L_0x7fffd1679dd0, C4<1>, C4<1>;
L_0x7fffd16797c0 .functor NOT 1, L_0x7fffd167a000, C4<0>, C4<0>, C4<0>;
L_0x7fffd1679880 .functor AND 1, L_0x7fffd167a000, L_0x7fffd1679f60, C4<1>, C4<1>;
L_0x7fffd16798f0 .functor OR 1, L_0x7fffd1679750, L_0x7fffd1679880, C4<0>, C4<0>;
v0x7fffd162e1a0_0 .net "AND1OUT", 0 0, L_0x7fffd1679750;  1 drivers
v0x7fffd162e280_0 .net "AND2OUT", 0 0, L_0x7fffd1679880;  1 drivers
v0x7fffd162e340_0 .net "IN0", 0 0, L_0x7fffd1679dd0;  1 drivers
v0x7fffd162e410_0 .net "IN1", 0 0, L_0x7fffd1679f60;  1 drivers
v0x7fffd162e4d0_0 .net "OUT", 0 0, L_0x7fffd16798f0;  1 drivers
v0x7fffd162e5e0_0 .net "S", 0 0, L_0x7fffd167a000;  alias, 1 drivers
v0x7fffd162e6a0_0 .net *"_s0", 0 0, L_0x7fffd16797c0;  1 drivers
S_0x7fffd162e800 .scope module, "bit1" "one_" 12 73, 12 12 0, S_0x7fffd162dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1678bc0 .functor AND 1, L_0x7fffd1679240, L_0x7fffd16794e0, C4<1>, C4<1>;
L_0x7fffd1679240 .functor NOT 1, L_0x7fffd167a000, C4<0>, C4<0>, C4<0>;
L_0x7fffd1679300 .functor AND 1, L_0x7fffd167a000, L_0x7fffd16795d0, C4<1>, C4<1>;
L_0x7fffd1679370 .functor OR 1, L_0x7fffd1678bc0, L_0x7fffd1679300, C4<0>, C4<0>;
v0x7fffd162ea60_0 .net "AND1OUT", 0 0, L_0x7fffd1678bc0;  1 drivers
v0x7fffd162eb20_0 .net "AND2OUT", 0 0, L_0x7fffd1679300;  1 drivers
v0x7fffd162ebe0_0 .net "IN0", 0 0, L_0x7fffd16794e0;  1 drivers
v0x7fffd162ecb0_0 .net "IN1", 0 0, L_0x7fffd16795d0;  1 drivers
v0x7fffd162ed70_0 .net "OUT", 0 0, L_0x7fffd1679370;  1 drivers
v0x7fffd162ee80_0 .net "S", 0 0, L_0x7fffd167a000;  alias, 1 drivers
v0x7fffd162ef20_0 .net *"_s0", 0 0, L_0x7fffd1679240;  1 drivers
S_0x7fffd162f090 .scope module, "bit2" "one_" 12 72, 12 12 0, S_0x7fffd162dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1678c30 .functor AND 1, L_0x7fffd1678ca0, L_0x7fffd1678f40, C4<1>, C4<1>;
L_0x7fffd1678ca0 .functor NOT 1, L_0x7fffd167a000, C4<0>, C4<0>, C4<0>;
L_0x7fffd1678d60 .functor AND 1, L_0x7fffd167a000, L_0x7fffd16085a0, C4<1>, C4<1>;
L_0x7fffd1678dd0 .functor OR 1, L_0x7fffd1678c30, L_0x7fffd1678d60, C4<0>, C4<0>;
v0x7fffd162f300_0 .net "AND1OUT", 0 0, L_0x7fffd1678c30;  1 drivers
v0x7fffd162f3c0_0 .net "AND2OUT", 0 0, L_0x7fffd1678d60;  1 drivers
v0x7fffd162f480_0 .net "IN0", 0 0, L_0x7fffd1678f40;  1 drivers
v0x7fffd162f550_0 .net "IN1", 0 0, L_0x7fffd16085a0;  1 drivers
v0x7fffd162f610_0 .net "OUT", 0 0, L_0x7fffd1678dd0;  1 drivers
v0x7fffd162f720_0 .net "S", 0 0, L_0x7fffd167a000;  alias, 1 drivers
v0x7fffd162f810_0 .net *"_s0", 0 0, L_0x7fffd1678ca0;  1 drivers
S_0x7fffd162f970 .scope module, "bit3" "one_" 12 71, 12 12 0, S_0x7fffd162dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1678750 .functor AND 1, L_0x7fffd16787c0, L_0x7fffd16789e0, C4<1>, C4<1>;
L_0x7fffd16787c0 .functor NOT 1, L_0x7fffd167a000, C4<0>, C4<0>, C4<0>;
L_0x7fffd1678830 .functor AND 1, L_0x7fffd167a000, L_0x7fffd1678ad0, C4<1>, C4<1>;
L_0x7fffd16788a0 .functor OR 1, L_0x7fffd1678750, L_0x7fffd1678830, C4<0>, C4<0>;
v0x7fffd162fbb0_0 .net "AND1OUT", 0 0, L_0x7fffd1678750;  1 drivers
v0x7fffd162fc90_0 .net "AND2OUT", 0 0, L_0x7fffd1678830;  1 drivers
v0x7fffd162fd50_0 .net "IN0", 0 0, L_0x7fffd16789e0;  1 drivers
v0x7fffd162fdf0_0 .net "IN1", 0 0, L_0x7fffd1678ad0;  1 drivers
v0x7fffd162feb0_0 .net "OUT", 0 0, L_0x7fffd16788a0;  1 drivers
v0x7fffd162ffc0_0 .net "S", 0 0, L_0x7fffd167a000;  alias, 1 drivers
v0x7fffd1630060_0 .net *"_s0", 0 0, L_0x7fffd16787c0;  1 drivers
S_0x7fffd16301c0 .scope module, "bit4" "one_" 12 70, 12 12 0, S_0x7fffd162dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1678230 .functor AND 1, L_0x7fffd16782a0, L_0x7fffd1678510, C4<1>, C4<1>;
L_0x7fffd16782a0 .functor NOT 1, L_0x7fffd167a000, C4<0>, C4<0>, C4<0>;
L_0x7fffd1678360 .functor AND 1, L_0x7fffd167a000, L_0x7fffd1678600, C4<1>, C4<1>;
L_0x7fffd16783d0 .functor OR 1, L_0x7fffd1678230, L_0x7fffd1678360, C4<0>, C4<0>;
v0x7fffd1630450_0 .net "AND1OUT", 0 0, L_0x7fffd1678230;  1 drivers
v0x7fffd1630530_0 .net "AND2OUT", 0 0, L_0x7fffd1678360;  1 drivers
v0x7fffd16305f0_0 .net "IN0", 0 0, L_0x7fffd1678510;  1 drivers
v0x7fffd1630690_0 .net "IN1", 0 0, L_0x7fffd1678600;  1 drivers
v0x7fffd1630750_0 .net "OUT", 0 0, L_0x7fffd16783d0;  1 drivers
v0x7fffd1630860_0 .net "S", 0 0, L_0x7fffd167a000;  alias, 1 drivers
v0x7fffd1630900_0 .net *"_s0", 0 0, L_0x7fffd16782a0;  1 drivers
S_0x7fffd1630a60 .scope module, "bit5" "one_" 12 69, 12 12 0, S_0x7fffd162dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd1677b10 .functor AND 1, L_0x7fffd1677b80, L_0x7fffd1678000, C4<1>, C4<1>;
L_0x7fffd1677b80 .functor NOT 1, L_0x7fffd167a000, C4<0>, C4<0>, C4<0>;
L_0x7fffd1677c40 .functor AND 1, L_0x7fffd167a000, L_0x7fffd16780f0, C4<1>, C4<1>;
L_0x7fffd1677ec0 .functor OR 1, L_0x7fffd1677b10, L_0x7fffd1677c40, C4<0>, C4<0>;
v0x7fffd1630c50_0 .net "AND1OUT", 0 0, L_0x7fffd1677b10;  1 drivers
v0x7fffd1630d30_0 .net "AND2OUT", 0 0, L_0x7fffd1677c40;  1 drivers
v0x7fffd1630df0_0 .net "IN0", 0 0, L_0x7fffd1678000;  1 drivers
v0x7fffd1630ec0_0 .net "IN1", 0 0, L_0x7fffd16780f0;  1 drivers
v0x7fffd1630f80_0 .net "OUT", 0 0, L_0x7fffd1677ec0;  1 drivers
v0x7fffd1631090_0 .net "S", 0 0, L_0x7fffd167a000;  alias, 1 drivers
v0x7fffd1631130_0 .net *"_s0", 0 0, L_0x7fffd1677b80;  1 drivers
S_0x7fffd1631290 .scope module, "bit6" "two" 12 68, 12 27 0, S_0x7fffd162dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd16771d0 .functor AND 1, L_0x7fffd167a000, L_0x7f032b0506d8, L_0x7fffd16777d0, C4<1>;
L_0x7fffd1677240 .functor AND 1, L_0x7fffd167a000, L_0x7fffd16772b0, L_0x7f032b050690, L_0x7fffd16778f0;
L_0x7fffd16772b0 .functor NOT 1, L_0x7f032b0506d8, C4<0>, C4<0>, C4<0>;
L_0x7fffd16383c0 .functor AND 1, L_0x7fffd1677580, L_0x7fffd16779e0, C4<1>, C4<1>;
L_0x7fffd1677580 .functor NOT 1, L_0x7fffd167a000, C4<0>, C4<0>, C4<0>;
L_0x7fffd1677640 .functor OR 1, L_0x7fffd16771d0, L_0x7fffd1677240, L_0x7fffd16383c0, C4<0>;
v0x7fffd1631510_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd1631620_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd1631730_0 .net "OUT", 0 0, L_0x7fffd1677640;  1 drivers
v0x7fffd16317d0_0 .net "S", 0 0, L_0x7fffd167a000;  alias, 1 drivers
v0x7fffd1631870_0 .net "WIRE1", 0 0, L_0x7fffd16771d0;  1 drivers
v0x7fffd1631960_0 .net "WIRE2", 0 0, L_0x7fffd1677240;  1 drivers
v0x7fffd1631a20_0 .net "WIRE3", 0 0, L_0x7fffd16383c0;  1 drivers
v0x7fffd1631ae0_0 .net "X0", 0 0, L_0x7fffd16777d0;  1 drivers
v0x7fffd1631ba0_0 .net "X1", 0 0, L_0x7fffd16778f0;  1 drivers
v0x7fffd1631c60_0 .net "X2", 0 0, L_0x7fffd16779e0;  1 drivers
v0x7fffd1631d20_0 .net *"_s0", 0 0, L_0x7fffd16772b0;  1 drivers
v0x7fffd1631e00_0 .net *"_s2", 0 0, L_0x7fffd1677580;  1 drivers
S_0x7fffd1632000 .scope module, "bit7" "two" 12 67, 12 27 0, S_0x7fffd162dcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd1676af0 .functor AND 1, L_0x7fffd167a000, L_0x7f032b0506d8, L_0x7fffd1676f50, C4<1>;
L_0x7fffd1676b60 .functor AND 1, L_0x7fffd167a000, L_0x7fffd1676bd0, L_0x7f032b050690, L_0x7fffd1677040;
L_0x7fffd1676bd0 .functor NOT 1, L_0x7f032b0506d8, C4<0>, C4<0>, C4<0>;
L_0x7fffd1676c90 .functor AND 1, L_0x7fffd1676d30, L_0x7fffd16770e0, C4<1>, C4<1>;
L_0x7fffd1676d30 .functor NOT 1, L_0x7fffd167a000, C4<0>, C4<0>, C4<0>;
L_0x7fffd1676df0 .functor OR 1, L_0x7fffd1676af0, L_0x7fffd1676b60, L_0x7fffd1676c90, C4<0>;
v0x7fffd1632230_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd16322f0_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd16323b0_0 .net "OUT", 0 0, L_0x7fffd1676df0;  1 drivers
v0x7fffd1632450_0 .net "S", 0 0, L_0x7fffd167a000;  alias, 1 drivers
v0x7fffd16324f0_0 .net "WIRE1", 0 0, L_0x7fffd1676af0;  1 drivers
v0x7fffd16325e0_0 .net "WIRE2", 0 0, L_0x7fffd1676b60;  1 drivers
v0x7fffd16326a0_0 .net "WIRE3", 0 0, L_0x7fffd1676c90;  1 drivers
v0x7fffd1632760_0 .net "X0", 0 0, L_0x7fffd1676f50;  1 drivers
v0x7fffd1632820_0 .net "X1", 0 0, L_0x7fffd1677040;  1 drivers
v0x7fffd1632970_0 .net "X2", 0 0, L_0x7fffd16770e0;  1 drivers
v0x7fffd1632a30_0 .net *"_s0", 0 0, L_0x7fffd1676bd0;  1 drivers
v0x7fffd1632b10_0 .net *"_s2", 0 0, L_0x7fffd1676d30;  1 drivers
S_0x7fffd1633340 .scope module, "shift2_" "one_BITSHIFT_3" 12 113, 12 78 0, S_0x7fffd1628910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 8 "X"
    .port_info 4 /OUTPUT 8 "Y"
v0x7fffd1638da0_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd1638e60_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd1638f20_0 .net "S", 0 0, L_0x7fffd167db10;  1 drivers
v0x7fffd16390d0_0 .net "X", 7 0, L_0x7fffd1679a60;  alias, 1 drivers
v0x7fffd1639170_0 .net "Y", 7 0, L_0x7fffd167d560;  alias, 1 drivers
L_0x7fffd167a520 .part L_0x7fffd1679a60, 3, 1;
L_0x7fffd167a610 .part L_0x7fffd1679a60, 7, 1;
L_0x7fffd167a6b0 .part L_0x7fffd1679a60, 7, 1;
L_0x7fffd167ac30 .part L_0x7fffd1679a60, 2, 1;
L_0x7fffd167ad50 .part L_0x7fffd1679a60, 7, 1;
L_0x7fffd167ae40 .part L_0x7fffd1679a60, 6, 1;
L_0x7fffd167b7a0 .part L_0x7fffd1679a60, 1, 1;
L_0x7fffd167b890 .part L_0x7fffd1679a60, 7, 1;
L_0x7fffd167b9d0 .part L_0x7fffd1679a60, 5, 1;
L_0x7fffd167bfb0 .part L_0x7fffd1679a60, 0, 1;
L_0x7fffd167c0a0 .part L_0x7fffd1679a60, 7, 1;
L_0x7fffd167c140 .part L_0x7fffd1679a60, 4, 1;
L_0x7fffd167c580 .part L_0x7fffd1679a60, 3, 1;
L_0x7fffd1633050 .part L_0x7fffd1679a60, 7, 1;
L_0x7fffd167caf0 .part L_0x7fffd1679a60, 2, 1;
L_0x7fffd167cbe0 .part L_0x7fffd1679a60, 6, 1;
L_0x7fffd167d040 .part L_0x7fffd1679a60, 1, 1;
L_0x7fffd167d130 .part L_0x7fffd1679a60, 5, 1;
LS_0x7fffd167d560_0_0 .concat8 [ 1 1 1 1], L_0x7fffd167d3f0, L_0x7fffd167cf00, L_0x7fffd167c9b0, L_0x7fffd167c440;
LS_0x7fffd167d560_0_4 .concat8 [ 1 1 1 1], L_0x7fffd167be20, L_0x7fffd167b5d0, L_0x7fffd167aaa0, L_0x7fffd167a3c0;
L_0x7fffd167d560 .concat8 [ 4 4 0 0], LS_0x7fffd167d560_0_0, LS_0x7fffd167d560_0_4;
L_0x7fffd167d920 .part L_0x7fffd1679a60, 0, 1;
L_0x7fffd167d220 .part L_0x7fffd1679a60, 4, 1;
S_0x7fffd1633540 .scope module, "bit0" "one_" 12 91, 12 12 0, S_0x7fffd1633340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd167ccd0 .functor AND 1, L_0x7fffd167d2c0, L_0x7fffd167d920, C4<1>, C4<1>;
L_0x7fffd167d2c0 .functor NOT 1, L_0x7fffd167db10, C4<0>, C4<0>, C4<0>;
L_0x7fffd167d380 .functor AND 1, L_0x7fffd167db10, L_0x7fffd167d220, C4<1>, C4<1>;
L_0x7fffd167d3f0 .functor OR 1, L_0x7fffd167ccd0, L_0x7fffd167d380, C4<0>, C4<0>;
v0x7fffd1633760_0 .net "AND1OUT", 0 0, L_0x7fffd167ccd0;  1 drivers
v0x7fffd1633840_0 .net "AND2OUT", 0 0, L_0x7fffd167d380;  1 drivers
v0x7fffd1633900_0 .net "IN0", 0 0, L_0x7fffd167d920;  1 drivers
v0x7fffd16339d0_0 .net "IN1", 0 0, L_0x7fffd167d220;  1 drivers
v0x7fffd1633a90_0 .net "OUT", 0 0, L_0x7fffd167d3f0;  1 drivers
v0x7fffd1633ba0_0 .net "S", 0 0, L_0x7fffd167db10;  alias, 1 drivers
v0x7fffd1633c60_0 .net *"_s0", 0 0, L_0x7fffd167d2c0;  1 drivers
S_0x7fffd1633dc0 .scope module, "bit1" "one_" 12 90, 12 12 0, S_0x7fffd1633340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd167cd60 .functor AND 1, L_0x7fffd167cdd0, L_0x7fffd167d040, C4<1>, C4<1>;
L_0x7fffd167cdd0 .functor NOT 1, L_0x7fffd167db10, C4<0>, C4<0>, C4<0>;
L_0x7fffd167ce90 .functor AND 1, L_0x7fffd167db10, L_0x7fffd167d130, C4<1>, C4<1>;
L_0x7fffd167cf00 .functor OR 1, L_0x7fffd167cd60, L_0x7fffd167ce90, C4<0>, C4<0>;
v0x7fffd1634020_0 .net "AND1OUT", 0 0, L_0x7fffd167cd60;  1 drivers
v0x7fffd16340e0_0 .net "AND2OUT", 0 0, L_0x7fffd167ce90;  1 drivers
v0x7fffd16341a0_0 .net "IN0", 0 0, L_0x7fffd167d040;  1 drivers
v0x7fffd1634270_0 .net "IN1", 0 0, L_0x7fffd167d130;  1 drivers
v0x7fffd1634330_0 .net "OUT", 0 0, L_0x7fffd167cf00;  1 drivers
v0x7fffd1634440_0 .net "S", 0 0, L_0x7fffd167db10;  alias, 1 drivers
v0x7fffd16344e0_0 .net *"_s0", 0 0, L_0x7fffd167cdd0;  1 drivers
S_0x7fffd1634650 .scope module, "bit2" "one_" 12 89, 12 12 0, S_0x7fffd1633340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd167c230 .functor AND 1, L_0x7fffd167c880, L_0x7fffd167caf0, C4<1>, C4<1>;
L_0x7fffd167c880 .functor NOT 1, L_0x7fffd167db10, C4<0>, C4<0>, C4<0>;
L_0x7fffd167c940 .functor AND 1, L_0x7fffd167db10, L_0x7fffd167cbe0, C4<1>, C4<1>;
L_0x7fffd167c9b0 .functor OR 1, L_0x7fffd167c230, L_0x7fffd167c940, C4<0>, C4<0>;
v0x7fffd16348c0_0 .net "AND1OUT", 0 0, L_0x7fffd167c230;  1 drivers
v0x7fffd1634980_0 .net "AND2OUT", 0 0, L_0x7fffd167c940;  1 drivers
v0x7fffd1634a40_0 .net "IN0", 0 0, L_0x7fffd167caf0;  1 drivers
v0x7fffd1634b10_0 .net "IN1", 0 0, L_0x7fffd167cbe0;  1 drivers
v0x7fffd1634bd0_0 .net "OUT", 0 0, L_0x7fffd167c9b0;  1 drivers
v0x7fffd1634ce0_0 .net "S", 0 0, L_0x7fffd167db10;  alias, 1 drivers
v0x7fffd1634dd0_0 .net *"_s0", 0 0, L_0x7fffd167c880;  1 drivers
S_0x7fffd1634f30 .scope module, "bit3" "one_" 12 88, 12 12 0, S_0x7fffd1633340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "IN0"
    .port_info 2 /INPUT 1 "IN1"
    .port_info 3 /INPUT 1 "S"
L_0x7fffd167c2a0 .functor AND 1, L_0x7fffd167c310, L_0x7fffd167c580, C4<1>, C4<1>;
L_0x7fffd167c310 .functor NOT 1, L_0x7fffd167db10, C4<0>, C4<0>, C4<0>;
L_0x7fffd167c3d0 .functor AND 1, L_0x7fffd167db10, L_0x7fffd1633050, C4<1>, C4<1>;
L_0x7fffd167c440 .functor OR 1, L_0x7fffd167c2a0, L_0x7fffd167c3d0, C4<0>, C4<0>;
v0x7fffd1635170_0 .net "AND1OUT", 0 0, L_0x7fffd167c2a0;  1 drivers
v0x7fffd1635250_0 .net "AND2OUT", 0 0, L_0x7fffd167c3d0;  1 drivers
v0x7fffd1635310_0 .net "IN0", 0 0, L_0x7fffd167c580;  1 drivers
v0x7fffd16353b0_0 .net "IN1", 0 0, L_0x7fffd1633050;  1 drivers
v0x7fffd1635470_0 .net "OUT", 0 0, L_0x7fffd167c440;  1 drivers
v0x7fffd1635580_0 .net "S", 0 0, L_0x7fffd167db10;  alias, 1 drivers
v0x7fffd1635620_0 .net *"_s0", 0 0, L_0x7fffd167c310;  1 drivers
S_0x7fffd1635780 .scope module, "bit4" "two" 12 87, 12 27 0, S_0x7fffd1633340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd167bac0 .functor AND 1, L_0x7fffd167db10, L_0x7f032b0506d8, L_0x7fffd167bfb0, C4<1>;
L_0x7fffd167bb30 .functor AND 1, L_0x7fffd167db10, L_0x7fffd167bba0, L_0x7f032b050690, L_0x7fffd167c0a0;
L_0x7fffd167bba0 .functor NOT 1, L_0x7f032b0506d8, C4<0>, C4<0>, C4<0>;
L_0x7fffd167bc60 .functor AND 1, L_0x7fffd167bd60, L_0x7fffd167c140, C4<1>, C4<1>;
L_0x7fffd167bd60 .functor NOT 1, L_0x7fffd167db10, C4<0>, C4<0>, C4<0>;
L_0x7fffd167be20 .functor OR 1, L_0x7fffd167bac0, L_0x7fffd167bb30, L_0x7fffd167bc60, C4<0>;
v0x7fffd1635a50_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd1635b10_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd1635bd0_0 .net "OUT", 0 0, L_0x7fffd167be20;  1 drivers
v0x7fffd1635c70_0 .net "S", 0 0, L_0x7fffd167db10;  alias, 1 drivers
v0x7fffd1635d10_0 .net "WIRE1", 0 0, L_0x7fffd167bac0;  1 drivers
v0x7fffd1635db0_0 .net "WIRE2", 0 0, L_0x7fffd167bb30;  1 drivers
v0x7fffd1635e70_0 .net "WIRE3", 0 0, L_0x7fffd167bc60;  1 drivers
v0x7fffd1635f30_0 .net "X0", 0 0, L_0x7fffd167bfb0;  1 drivers
v0x7fffd1635ff0_0 .net "X1", 0 0, L_0x7fffd167c0a0;  1 drivers
v0x7fffd1636140_0 .net "X2", 0 0, L_0x7fffd167c140;  1 drivers
v0x7fffd1636200_0 .net *"_s0", 0 0, L_0x7fffd167bba0;  1 drivers
v0x7fffd16362e0_0 .net *"_s2", 0 0, L_0x7fffd167bd60;  1 drivers
S_0x7fffd16364e0 .scope module, "bit5" "two" 12 86, 12 27 0, S_0x7fffd1633340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd167af70 .functor AND 1, L_0x7fffd167db10, L_0x7f032b0506d8, L_0x7fffd167b7a0, C4<1>;
L_0x7fffd167afe0 .functor AND 1, L_0x7fffd167db10, L_0x7fffd16381f0, L_0x7f032b050690, L_0x7fffd167b890;
L_0x7fffd16381f0 .functor NOT 1, L_0x7f032b0506d8, C4<0>, C4<0>, C4<0>;
L_0x7fffd167b470 .functor AND 1, L_0x7fffd167b510, L_0x7fffd167b9d0, C4<1>, C4<1>;
L_0x7fffd167b510 .functor NOT 1, L_0x7fffd167db10, C4<0>, C4<0>, C4<0>;
L_0x7fffd167b5d0 .functor OR 1, L_0x7fffd167af70, L_0x7fffd167afe0, L_0x7fffd167b470, C4<0>;
v0x7fffd1636710_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd16367d0_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd1636890_0 .net "OUT", 0 0, L_0x7fffd167b5d0;  1 drivers
v0x7fffd1636930_0 .net "S", 0 0, L_0x7fffd167db10;  alias, 1 drivers
v0x7fffd16369d0_0 .net "WIRE1", 0 0, L_0x7fffd167af70;  1 drivers
v0x7fffd1636ac0_0 .net "WIRE2", 0 0, L_0x7fffd167afe0;  1 drivers
v0x7fffd1636b80_0 .net "WIRE3", 0 0, L_0x7fffd167b470;  1 drivers
v0x7fffd1636c40_0 .net "X0", 0 0, L_0x7fffd167b7a0;  1 drivers
v0x7fffd1636d00_0 .net "X1", 0 0, L_0x7fffd167b890;  1 drivers
v0x7fffd1636e50_0 .net "X2", 0 0, L_0x7fffd167b9d0;  1 drivers
v0x7fffd1636f10_0 .net *"_s0", 0 0, L_0x7fffd16381f0;  1 drivers
v0x7fffd1636ff0_0 .net *"_s2", 0 0, L_0x7fffd167b510;  1 drivers
S_0x7fffd16371f0 .scope module, "bit6" "two" 12 85, 12 27 0, S_0x7fffd1633340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd167a7a0 .functor AND 1, L_0x7fffd167db10, L_0x7f032b0506d8, L_0x7fffd167ac30, C4<1>;
L_0x7fffd167a810 .functor AND 1, L_0x7fffd167db10, L_0x7fffd167a880, L_0x7f032b050690, L_0x7fffd167ad50;
L_0x7fffd167a880 .functor NOT 1, L_0x7f032b0506d8, C4<0>, C4<0>, C4<0>;
L_0x7fffd167a940 .functor AND 1, L_0x7fffd167a9e0, L_0x7fffd167ae40, C4<1>, C4<1>;
L_0x7fffd167a9e0 .functor NOT 1, L_0x7fffd167db10, C4<0>, C4<0>, C4<0>;
L_0x7fffd167aaa0 .functor OR 1, L_0x7fffd167a7a0, L_0x7fffd167a810, L_0x7fffd167a940, C4<0>;
v0x7fffd1637420_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd16374e0_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd16375a0_0 .net "OUT", 0 0, L_0x7fffd167aaa0;  1 drivers
v0x7fffd1637640_0 .net "S", 0 0, L_0x7fffd167db10;  alias, 1 drivers
v0x7fffd16376e0_0 .net "WIRE1", 0 0, L_0x7fffd167a7a0;  1 drivers
v0x7fffd16377d0_0 .net "WIRE2", 0 0, L_0x7fffd167a810;  1 drivers
v0x7fffd1637890_0 .net "WIRE3", 0 0, L_0x7fffd167a940;  1 drivers
v0x7fffd1637950_0 .net "X0", 0 0, L_0x7fffd167ac30;  1 drivers
v0x7fffd1637a10_0 .net "X1", 0 0, L_0x7fffd167ad50;  1 drivers
v0x7fffd1637b60_0 .net "X2", 0 0, L_0x7fffd167ae40;  1 drivers
v0x7fffd1637c20_0 .net *"_s0", 0 0, L_0x7fffd167a880;  1 drivers
v0x7fffd1637d00_0 .net *"_s2", 0 0, L_0x7fffd167a9e0;  1 drivers
S_0x7fffd1637f00 .scope module, "bit7" "two" 12 84, 12 27 0, S_0x7fffd1633340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "OUT"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "X0"
    .port_info 5 /INPUT 1 "X1"
    .port_info 6 /INPUT 1 "X2"
L_0x7fffd167a0f0 .functor AND 1, L_0x7fffd167db10, L_0x7f032b0506d8, L_0x7fffd167a520, C4<1>;
L_0x7fffd167a160 .functor AND 1, L_0x7fffd167db10, L_0x7fffd167a1d0, L_0x7f032b050690, L_0x7fffd167a610;
L_0x7fffd167a1d0 .functor NOT 1, L_0x7f032b0506d8, C4<0>, C4<0>, C4<0>;
L_0x7fffd167a290 .functor AND 1, L_0x7fffd167a300, L_0x7fffd167a6b0, C4<1>, C4<1>;
L_0x7fffd167a300 .functor NOT 1, L_0x7fffd167db10, C4<0>, C4<0>, C4<0>;
L_0x7fffd167a3c0 .functor OR 1, L_0x7fffd167a0f0, L_0x7fffd167a160, L_0x7fffd167a290, C4<0>;
v0x7fffd1638130_0 .net "A", 0 0, L_0x7f032b050690;  alias, 1 drivers
v0x7fffd1638300_0 .net "C", 0 0, L_0x7f032b0506d8;  alias, 1 drivers
v0x7fffd16384d0_0 .net "OUT", 0 0, L_0x7fffd167a3c0;  1 drivers
v0x7fffd1638570_0 .net "S", 0 0, L_0x7fffd167db10;  alias, 1 drivers
v0x7fffd1638610_0 .net "WIRE1", 0 0, L_0x7fffd167a0f0;  1 drivers
v0x7fffd1638700_0 .net "WIRE2", 0 0, L_0x7fffd167a160;  1 drivers
v0x7fffd16387c0_0 .net "WIRE3", 0 0, L_0x7fffd167a290;  1 drivers
v0x7fffd1638880_0 .net "X0", 0 0, L_0x7fffd167a520;  1 drivers
v0x7fffd1638940_0 .net "X1", 0 0, L_0x7fffd167a610;  1 drivers
v0x7fffd1638a00_0 .net "X2", 0 0, L_0x7fffd167a6b0;  1 drivers
v0x7fffd1638ac0_0 .net *"_s0", 0 0, L_0x7fffd167a1d0;  1 drivers
v0x7fffd1638ba0_0 .net *"_s2", 0 0, L_0x7fffd167a300;  1 drivers
S_0x7fffd163a540 .scope module, "myctrlunit" "controlunit" 4 153, 14 4 0, S_0x7fffd1580770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 1 "SELECT1"
    .port_info 2 /OUTPUT 1 "SELECT2"
    .port_info 3 /OUTPUT 3 "ALUOP"
    .port_info 4 /OUTPUT 1 "WRITEENABLE"
    .port_info 5 /OUTPUT 1 "BEQSIGNAL"
    .port_info 6 /OUTPUT 1 "JSIGNAL"
    .port_info 7 /OUTPUT 1 "BNESIGNAL"
    .port_info 8 /OUTPUT 1 "READ"
    .port_info 9 /OUTPUT 1 "WRITE"
    .port_info 10 /OUTPUT 1 "SELECT4"
    .port_info 11 /INPUT 1 "BUSYWAIT"
v0x7fffd163a900_0 .var "ALUOP", 2 0;
v0x7fffd163a9e0_0 .var "BEQSIGNAL", 0 0;
v0x7fffd163aa80_0 .var "BNESIGNAL", 0 0;
v0x7fffd163ab50_0 .net "BUSYWAIT", 0 0, v0x7fffd1640d00_0;  alias, 1 drivers
v0x7fffd163ac10_0 .net "INSTRUCTION", 31 0, L_0x7fffd1655590;  alias, 1 drivers
v0x7fffd163acf0_0 .var "JSIGNAL", 0 0;
v0x7fffd163adb0_0 .var "READ", 0 0;
v0x7fffd163ae70_0 .var "SELECT1", 0 0;
v0x7fffd163af30_0 .var "SELECT2", 0 0;
v0x7fffd163b080_0 .var "SELECT4", 0 0;
v0x7fffd163b120_0 .var "WRITE", 0 0;
v0x7fffd163b1c0_0 .var "WRITEENABLE", 0 0;
E_0x7fffd162cbf0 .event edge, v0x7fffd163ac10_0;
E_0x7fffd163a8a0 .event negedge, v0x7fffd163ab50_0;
S_0x7fffd163b470 .scope module, "mymux1" "mux" 4 141, 5 5 0, S_0x7fffd1580770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA0"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffd163b6c0_0 .net "DATA0", 7 0, v0x7fffd163d790_0;  alias, 1 drivers
v0x7fffd163b7d0_0 .net "DATA1", 7 0, v0x7fffd156e7c0_0;  alias, 1 drivers
v0x7fffd163b8a0_0 .var "OUT", 7 0;
v0x7fffd163b970_0 .net "SELECT", 0 0, v0x7fffd163ae70_0;  alias, 1 drivers
E_0x7fffd163b640 .event edge, v0x7fffd163ae70_0, v0x7fffd156e7c0_0, v0x7fffd156e8c0_0;
S_0x7fffd163bad0 .scope module, "mymux2" "mux" 4 146, 5 5 0, S_0x7fffd1580770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA0"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x7fffd163bd90_0 .net "DATA0", 7 0, v0x7fffd163ec70_0;  1 drivers
v0x7fffd163be90_0 .net "DATA1", 7 0, v0x7fffd163b8a0_0;  alias, 1 drivers
v0x7fffd163bf80_0 .var "OUT", 7 0;
v0x7fffd163c050_0 .net "SELECT", 0 0, v0x7fffd163af30_0;  alias, 1 drivers
E_0x7fffd163bd10 .event edge, v0x7fffd163af30_0, v0x7fffd163b8a0_0, v0x7fffd163bd90_0;
S_0x7fffd163c190 .scope module, "mypcadder" "pcadder" 4 88, 15 5 0, S_0x7fffd1580770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1"
    .port_info 1 /INPUT 32 "DATA2"
    .port_info 2 /INPUT 32 "INSTUCTION"
    .port_info 3 /OUTPUT 32 "RESULT"
v0x7fffd163c3d0_0 .net "DATA1", 31 0, v0x7fffd163f550_0;  1 drivers
v0x7fffd163c4d0_0 .net "DATA2", 31 0, v0x7fffd163e4a0_0;  1 drivers
v0x7fffd163c5b0_0 .net "INSTUCTION", 31 0, L_0x7fffd1655590;  alias, 1 drivers
v0x7fffd163c6b0_0 .var "RESULT", 31 0;
S_0x7fffd163c820 .scope module, "mypcmux" "pcmux" 4 92, 16 5 0, S_0x7fffd1580770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA0"
    .port_info 1 /INPUT 32 "DATA1"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 32 "OUT"
v0x7fffd163cae0_0 .net "DATA0", 31 0, v0x7fffd163f550_0;  alias, 1 drivers
v0x7fffd163cbf0_0 .net "DATA1", 31 0, v0x7fffd163c6b0_0;  alias, 1 drivers
v0x7fffd163ccc0_0 .var "OUT", 31 0;
v0x7fffd163cd90_0 .net "SELECT", 0 0, L_0x7fffd16559c0;  alias, 1 drivers
E_0x7fffd163ca60 .event edge, v0x7fffd163cd90_0, v0x7fffd163c6b0_0, v0x7fffd163c3d0_0;
S_0x7fffd163cf00 .scope module, "myregfile" "reg_file" 4 120, 17 86 0, S_0x7fffd1580770;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x7fffd163d330_0 .net "CLK", 0 0, v0x7fffd1641fd0_0;  alias, 1 drivers
v0x7fffd163d410_0 .net "IN", 7 0, v0x7fffd1564a30_0;  alias, 1 drivers
v0x7fffd163d4d0_0 .net "INADDRESS", 2 0, v0x7fffd1640330_0;  1 drivers
v0x7fffd163d5a0_0 .var "OUT1", 7 0;
v0x7fffd163d660_0 .net "OUT1ADDRESS", 2 0, v0x7fffd163f890_0;  1 drivers
v0x7fffd163d790_0 .var "OUT2", 7 0;
v0x7fffd163d8a0_0 .net "OUT2ADDRESS", 2 0, v0x7fffd163f930_0;  1 drivers
v0x7fffd163d980_0 .net "RESET", 0 0, v0x7fffd1642310_0;  alias, 1 drivers
v0x7fffd163da40_0 .net "WRITE", 0 0, v0x7fffd1640260_0;  1 drivers
v0x7fffd163db90_0 .net *"_s10", 7 0, L_0x7fffd1655da0;  1 drivers
v0x7fffd163dc70_0 .net *"_s12", 4 0, L_0x7fffd1655e40;  1 drivers
L_0x7f032b050330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd163dd50_0 .net *"_s15", 1 0, L_0x7f032b050330;  1 drivers
v0x7fffd163de30_0 .net *"_s3", 7 0, L_0x7fffd1655b70;  1 drivers
v0x7fffd163df10_0 .net *"_s5", 4 0, L_0x7fffd1655c10;  1 drivers
L_0x7f032b0502e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd163dff0_0 .net *"_s8", 1 0, L_0x7f032b0502e8;  1 drivers
v0x7fffd163e0d0_0 .var/i "counter", 31 0;
v0x7fffd163e1b0 .array "registerfile", 0 7, 7 0;
E_0x7fffd163d240 .event posedge, v0x7fffd163d330_0;
E_0x7fffd163d2c0 .event edge, L_0x7fffd1655da0, L_0x7fffd1655b70, v0x7fffd163d8a0_0, v0x7fffd163d660_0;
L_0x7fffd1655b70 .array/port v0x7fffd163e1b0, L_0x7fffd1655c10;
L_0x7fffd1655c10 .concat [ 3 2 0 0], v0x7fffd163f890_0, L_0x7f032b0502e8;
L_0x7fffd1655da0 .array/port v0x7fffd163e1b0, L_0x7fffd1655e40;
L_0x7fffd1655e40 .concat [ 3 2 0 0], v0x7fffd163f930_0, L_0x7f032b050330;
S_0x7fffd1640650 .scope module, "mydatamem" "data_memory" 3 23, 18 12 0, S_0x7fffd1578510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "writedata"
    .port_info 6 /OUTPUT 8 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x7fffd1640a20_0 .var *"_s3", 7 0; Local signal
v0x7fffd1640b20_0 .var *"_s4", 7 0; Local signal
v0x7fffd1640c00_0 .net "address", 7 0, v0x7fffd163e580_0;  alias, 1 drivers
v0x7fffd1640d00_0 .var "busywait", 0 0;
v0x7fffd1640df0_0 .net "clock", 0 0, v0x7fffd1641fd0_0;  alias, 1 drivers
v0x7fffd1640f30_0 .var/i "i", 31 0;
v0x7fffd1640ff0 .array "memory_array", 0 255, 7 0;
v0x7fffd16410b0_0 .net "read", 0 0, v0x7fffd163adb0_0;  alias, 1 drivers
v0x7fffd16411a0_0 .var "readaccess", 0 0;
v0x7fffd1641260_0 .var "readdata", 7 0;
v0x7fffd1641320_0 .net "reset", 0 0, v0x7fffd1642310_0;  alias, 1 drivers
v0x7fffd1641410_0 .net "write", 0 0, v0x7fffd163b120_0;  alias, 1 drivers
v0x7fffd1641500_0 .var "writeaccess", 0 0;
v0x7fffd16415c0_0 .net "writedata", 7 0, v0x7fffd1640120_0;  alias, 1 drivers
E_0x7fffd1640960 .event posedge, v0x7fffd163d980_0;
E_0x7fffd16409c0 .event edge, v0x7fffd163b120_0, v0x7fffd163adb0_0;
    .scope S_0x7fffd1640650;
T_0 ;
    %wait E_0x7fffd16409c0;
    %load/vec4 v0x7fffd16410b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffd1641410_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_0.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 9;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 9;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %store/vec4 v0x7fffd1640d00_0, 0, 1;
    %load/vec4 v0x7fffd16410b0_0;
    %load/vec4 v0x7fffd1641410_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %pad/s 1;
    %store/vec4 v0x7fffd16411a0_0, 0, 1;
    %load/vec4 v0x7fffd16410b0_0;
    %nor/r;
    %load/vec4 v0x7fffd1641410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %pad/s 1;
    %store/vec4 v0x7fffd1641500_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd1640650;
T_1 ;
    %wait E_0x7fffd163d240;
    %load/vec4 v0x7fffd16411a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffd1640c00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fffd1640ff0, 4;
    %store/vec4 v0x7fffd1640a20_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffd1640a20_0;
    %store/vec4 v0x7fffd1641260_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1640d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd16411a0_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x7fffd1641500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fffd16415c0_0;
    %store/vec4 v0x7fffd1640b20_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffd1640b20_0;
    %load/vec4 v0x7fffd1640c00_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fffd1640ff0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1640d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1641500_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffd1640650;
T_2 ;
    %wait E_0x7fffd1640960;
    %load/vec4 v0x7fffd1641320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd1640f30_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd1640f30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffd1640f30_0;
    %store/vec4a v0x7fffd1640ff0, 4, 0;
    %load/vec4 v0x7fffd1640f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd1640f30_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1640d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd16411a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1641500_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd1581950;
T_3 ;
    %wait E_0x7fffd16016d0;
    %load/vec4 v0x7fffd156ee00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fffd15ff960_0;
    %assign/vec4 v0x7fffd1564a30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffd1600ba0_0;
    %assign/vec4 v0x7fffd1564a30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffd163c190;
T_4 ;
    %wait E_0x7fffd162cbf0;
    %delay 2, 0;
    %load/vec4 v0x7fffd163c3d0_0;
    %load/vec4 v0x7fffd163c4d0_0;
    %add;
    %store/vec4 v0x7fffd163c6b0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd163c820;
T_5 ;
    %wait E_0x7fffd163ca60;
    %load/vec4 v0x7fffd163cd90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fffd163cae0_0;
    %assign/vec4 v0x7fffd163ccc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffd163cbf0_0;
    %assign/vec4 v0x7fffd163ccc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd163cf00;
T_6 ;
    %wait E_0x7fffd163d2c0;
    %delay 2, 0;
    %load/vec4 v0x7fffd163d660_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd163e1b0, 4;
    %store/vec4 v0x7fffd163d5a0_0, 0, 8;
    %load/vec4 v0x7fffd163d8a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd163e1b0, 4;
    %store/vec4 v0x7fffd163d790_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd163cf00;
T_7 ;
    %wait E_0x7fffd163d240;
    %load/vec4 v0x7fffd163d980_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd163e0d0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7fffd163e0d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffd163e0d0_0;
    %store/vec4a v0x7fffd163e1b0, 4, 0;
    %load/vec4 v0x7fffd163e0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffd163e0d0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffd163da40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %delay 1, 0;
    %load/vec4 v0x7fffd163d410_0;
    %load/vec4 v0x7fffd163d4d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffd163e1b0, 4, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd163cf00;
T_8 ;
    %delay 5, 0;
    %vpi_call 17 131 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011reg7" {0 0 0};
    %vpi_call 17 132 "$display", "\011\011=====================================================================" {0 0 0};
    %vpi_call 17 133 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v0x7fffd163e1b0, 0>, &A<v0x7fffd163e1b0, 1>, &A<v0x7fffd163e1b0, 2>, &A<v0x7fffd163e1b0, 3>, &A<v0x7fffd163e1b0, 4>, &A<v0x7fffd163e1b0, 5>, &A<v0x7fffd163e1b0, 6>, &A<v0x7fffd163e1b0, 7> {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fffd15875b0;
T_9 ;
    %wait E_0x7fffd15c26c0;
    %load/vec4 v0x7fffd156e8c0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffd156ef00_0, 0, 8;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fffd156ef00_0;
    %store/vec4 v0x7fffd156e7c0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffd163b470;
T_10 ;
    %wait E_0x7fffd163b640;
    %load/vec4 v0x7fffd163b970_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fffd163b6c0_0;
    %assign/vec4 v0x7fffd163b8a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fffd163b7d0_0;
    %assign/vec4 v0x7fffd163b8a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffd163bad0;
T_11 ;
    %wait E_0x7fffd163bd10;
    %load/vec4 v0x7fffd163c050_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fffd163bd90_0;
    %assign/vec4 v0x7fffd163bf80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fffd163be90_0;
    %assign/vec4 v0x7fffd163bf80_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffd15bfb90;
T_12 ;
    %wait E_0x7fffd15becb0;
    %delay 1, 0;
    %load/vec4 v0x7fffd15becf0_0;
    %store/vec4 v0x7fffd15be8c0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffd15899b0;
T_13 ;
    %wait E_0x7fffd15c6700;
    %delay 2, 0;
    %load/vec4 v0x7fffd15c5eb0_0;
    %load/vec4 v0x7fffd15c5fb0_0;
    %add;
    %store/vec4 v0x7fffd15c4a00_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffd15c4270;
T_14 ;
    %wait E_0x7fffd15c6700;
    %delay 1, 0;
    %load/vec4 v0x7fffd15b8560_0;
    %load/vec4 v0x7fffd15bff80_0;
    %and;
    %store/vec4 v0x7fffd15c0020_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffd15bd9e0;
T_15 ;
    %wait E_0x7fffd15c6700;
    %delay 1, 0;
    %load/vec4 v0x7fffd15bd640_0;
    %load/vec4 v0x7fffd15b7d20_0;
    %or;
    %store/vec4 v0x7fffd15b7de0_0, 0, 8;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffd1608fb0;
T_16 ;
    %wait E_0x7fffd15b5380;
    %delay 1, 0;
    %load/vec4 v0x7fffd1617330_0;
    %store/vec4 v0x7fffd1617250_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fffd16177e0;
T_17 ;
    %wait E_0x7fffd16179b0;
    %delay 1, 0;
    %load/vec4 v0x7fffd16287d0_0;
    %store/vec4 v0x7fffd16283c0_0, 0, 8;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffd15bc710;
T_18 ;
    %wait E_0x7fffd15bc440;
    %delay 1, 0;
    %load/vec4 v0x7fffd1608e70_0;
    %store/vec4 v0x7fffd1608ab0_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffd1628910;
T_19 ;
    %wait E_0x7fffd161b9b0;
    %delay 1, 0;
    %load/vec4 v0x7fffd16398e0_0;
    %store/vec4 v0x7fffd16394d0_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fffd15887b0;
T_20 ;
    %wait E_0x7fffd15c7bd0;
    %load/vec4 v0x7fffd163a2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %jmp T_20.8;
T_20.0 ;
    %load/vec4 v0x7fffd1639e30_0;
    %store/vec4 v0x7fffd163a090_0, 0, 8;
    %jmp T_20.8;
T_20.1 ;
    %load/vec4 v0x7fffd1639a20_0;
    %store/vec4 v0x7fffd163a090_0, 0, 8;
    %jmp T_20.8;
T_20.2 ;
    %load/vec4 v0x7fffd1639b00_0;
    %store/vec4 v0x7fffd163a090_0, 0, 8;
    %jmp T_20.8;
T_20.3 ;
    %load/vec4 v0x7fffd1639fc0_0;
    %store/vec4 v0x7fffd163a090_0, 0, 8;
    %jmp T_20.8;
T_20.4 ;
    %load/vec4 v0x7fffd1639ef0_0;
    %store/vec4 v0x7fffd163a090_0, 0, 8;
    %jmp T_20.8;
T_20.5 ;
    %load/vec4 v0x7fffd163a220_0;
    %store/vec4 v0x7fffd163a090_0, 0, 8;
    %jmp T_20.8;
T_20.6 ;
    %load/vec4 v0x7fffd1639ba0_0;
    %store/vec4 v0x7fffd163a090_0, 0, 8;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0x7fffd163a150_0;
    %store/vec4 v0x7fffd163a090_0, 0, 8;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffd15887b0;
T_21 ;
    %wait E_0x7fffd15c7b70;
    %load/vec4 v0x7fffd163a090_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fffd163a090_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x7fffd163a090_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0x7fffd163a090_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7fffd163a090_0;
    %parti/s 1, 4, 4;
    %or;
    %load/vec4 v0x7fffd163a090_0;
    %parti/s 1, 5, 4;
    %or;
    %load/vec4 v0x7fffd163a090_0;
    %parti/s 1, 6, 4;
    %or;
    %load/vec4 v0x7fffd163a090_0;
    %parti/s 1, 7, 4;
    %or;
    %inv;
    %store/vec4 v0x7fffd163a3b0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fffd163a540;
T_22 ;
    %wait E_0x7fffd163a8a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fffd163a540;
T_23 ;
    %wait E_0x7fffd162cbf0;
    %delay 1, 0;
    %load/vec4 v0x7fffd163ac10_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %jmp T_23.17;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163af30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd163a900_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163a9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd163adb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd163b080_0, 0, 1;
    %jmp T_23.17;
T_23.17 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fffd1580770;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd163f550_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x7fffd1580770;
T_25 ;
    %wait E_0x7fffd146ffb0;
    %delay 1, 0;
    %load/vec4 v0x7fffd163f3b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffd163f550_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fffd1580770;
T_26 ;
    %wait E_0x7fffd163d240;
    %load/vec4 v0x7fffd163fc70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd163f3b0_0, 0, 32;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fffd163eb00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %delay 1, 0;
    %load/vec4 v0x7fffd163f490_0;
    %store/vec4 v0x7fffd163f3b0_0, 0, 32;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fffd1580770;
T_27 ;
    %wait E_0x7fffd162cbf0;
    %load/vec4 v0x7fffd163ed40_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x7fffd163f890_0, 0, 3;
    %load/vec4 v0x7fffd163ed40_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fffd163f930_0, 0, 3;
    %load/vec4 v0x7fffd163ed40_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0x7fffd1640330_0, 0, 3;
    %load/vec4 v0x7fffd163ed40_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffd163f2d0_0, 0, 8;
    %load/vec4 v0x7fffd163ed40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffd163ec70_0, 0, 8;
    %load/vec4 v0x7fffd163ed40_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffd163f100_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fffd1580770;
T_28 ;
    %wait E_0x7fffd146fd60;
    %load/vec4 v0x7fffd163f100_0;
    %parti/s 1, 7, 4;
    %replicate 22;
    %load/vec4 v0x7fffd163f100_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fffd163e4a0_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fffd1580770;
T_29 ;
    %wait E_0x7fffd146fc20;
    %load/vec4 v0x7fffd16401c0_0;
    %load/vec4 v0x7fffd163eb00_0;
    %nor/r;
    %and;
    %store/vec4 v0x7fffd1640260_0, 0, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fffd1580770;
T_30 ;
    %wait E_0x7fffd14715c0;
    %load/vec4 v0x7fffd163faf0_0;
    %store/vec4 v0x7fffd1640120_0, 0, 8;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fffd1580770;
T_31 ;
    %wait E_0x7fffd15c7b70;
    %load/vec4 v0x7fffd163e6e0_0;
    %store/vec4 v0x7fffd163e580_0, 0, 8;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fffd158ab90;
T_32 ;
    %vpi_call 2 75 "$readmemb", "instr_mem.mem", v0x7fffd1643d50 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x7fffd158ab90;
T_33 ;
    %vpi_call 2 87 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 88 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd158ab90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1641fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd1642310_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd1642310_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x7fffd158ab90;
T_34 ;
    %delay 4, 0;
    %load/vec4 v0x7fffd1641fd0_0;
    %inv;
    %store/vec4 v0x7fffd1641fd0_0, 0, 1;
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "cputb.v";
    "./SYSTEM.v";
    "./CPU.v";
    "./MUX_8bits.v";
    "./COMPLEMENTER.v";
    "./ALU.v";
    "./ADD.v";
    "./AND.v";
    "./FORWARD.v";
    "./OR.v";
    "./RIGHTSHIFTER.v";
    "./LEFTSHIFTER.v";
    "./CONTROLUNIT.v";
    "./PCADDER_32bits.v";
    "./MUX_32bits.v";
    "./REG.v";
    "./DATAMEMORY.v";
