

================================================================
== Vitis HLS Report for 'kernel_mhsa'
================================================================
* Date:           Tue Sep 30 23:58:46 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.696 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28407702|  38366562|  0.114 sec|  0.153 sec|  28407703|  38366563|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- LAYER_LOOP    |  28406136|  38364996|  2367178 ~ 3197083|          -|          -|    12|        no|
        | + HEAD_STREAM  |       252|    393708|         21 ~ 32809|          -|          -|    12|        no|
        +----------------+----------+----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 100
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 88 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 84 80 82 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 79 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 14 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 101 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%l = alloca i32 1" [kernel_MHSA.cpp:53]   --->   Operation 102 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %value_cache"   --->   Operation 103 'read' 'value_cache_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %key_cache"   --->   Operation 104 'read' 'key_cache_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights"   --->   Operation 105 'read' 'weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %position"   --->   Operation 106 'read' 'position_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%current_token_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %current_token"   --->   Operation 107 'read' 'current_token_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%local_accum_load_1_loc = alloca i64 1"   --->   Operation 108 'alloca' 'local_accum_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%local_accum_2_load_1_loc = alloca i64 1"   --->   Operation 109 'alloca' 'local_accum_2_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%local_accum_4_load_1_loc = alloca i64 1"   --->   Operation 110 'alloca' 'local_accum_4_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%local_accum_6_load_1_loc = alloca i64 1"   --->   Operation 111 'alloca' 'local_accum_6_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%local_accum_8_load_1_loc = alloca i64 1"   --->   Operation 112 'alloca' 'local_accum_8_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%local_accum_10_load_1_loc = alloca i64 1"   --->   Operation 113 'alloca' 'local_accum_10_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%local_accum_12_load_1_loc = alloca i64 1"   --->   Operation 114 'alloca' 'local_accum_12_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%local_accum_14_load_1_loc = alloca i64 1"   --->   Operation 115 'alloca' 'local_accum_14_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%local_accum_16_load_1_loc = alloca i64 1"   --->   Operation 116 'alloca' 'local_accum_16_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%local_accum_18_load_1_loc = alloca i64 1"   --->   Operation 117 'alloca' 'local_accum_18_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%local_accum_20_load_1_loc = alloca i64 1"   --->   Operation 118 'alloca' 'local_accum_20_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%local_accum_22_load_1_loc = alloca i64 1"   --->   Operation 119 'alloca' 'local_accum_22_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%local_accum_24_load_1_loc = alloca i64 1"   --->   Operation 120 'alloca' 'local_accum_24_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%local_accum_26_load_1_loc = alloca i64 1"   --->   Operation 121 'alloca' 'local_accum_26_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%local_accum_28_load_1_loc = alloca i64 1"   --->   Operation 122 'alloca' 'local_accum_28_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%local_accum_30_load_1_loc = alloca i64 1"   --->   Operation 123 'alloca' 'local_accum_30_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%local_accum_32_load_1_loc = alloca i64 1"   --->   Operation 124 'alloca' 'local_accum_32_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%local_accum_34_load_1_loc = alloca i64 1"   --->   Operation 125 'alloca' 'local_accum_34_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%local_accum_36_load_1_loc = alloca i64 1"   --->   Operation 126 'alloca' 'local_accum_36_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%local_accum_38_load_1_loc = alloca i64 1"   --->   Operation 127 'alloca' 'local_accum_38_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%local_accum_40_load_1_loc = alloca i64 1"   --->   Operation 128 'alloca' 'local_accum_40_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%local_accum_42_load_1_loc = alloca i64 1"   --->   Operation 129 'alloca' 'local_accum_42_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%local_accum_44_load_1_loc = alloca i64 1"   --->   Operation 130 'alloca' 'local_accum_44_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%local_accum_46_load_1_loc = alloca i64 1"   --->   Operation 131 'alloca' 'local_accum_46_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%local_accum_48_load_1_loc = alloca i64 1"   --->   Operation 132 'alloca' 'local_accum_48_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%local_accum_50_load_1_loc = alloca i64 1"   --->   Operation 133 'alloca' 'local_accum_50_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%local_accum_52_load_1_loc = alloca i64 1"   --->   Operation 134 'alloca' 'local_accum_52_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%local_accum_54_load_1_loc = alloca i64 1"   --->   Operation 135 'alloca' 'local_accum_54_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%local_accum_56_load_1_loc = alloca i64 1"   --->   Operation 136 'alloca' 'local_accum_56_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%local_accum_58_load_1_loc = alloca i64 1"   --->   Operation 137 'alloca' 'local_accum_58_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%local_accum_60_load_1_loc = alloca i64 1"   --->   Operation 138 'alloca' 'local_accum_60_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%local_accum_62_load_1_loc = alloca i64 1"   --->   Operation 139 'alloca' 'local_accum_62_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%local_accum_1_load_1_loc = alloca i64 1"   --->   Operation 140 'alloca' 'local_accum_1_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%local_accum_3_load_1_loc = alloca i64 1"   --->   Operation 141 'alloca' 'local_accum_3_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%local_accum_5_load_1_loc = alloca i64 1"   --->   Operation 142 'alloca' 'local_accum_5_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%local_accum_7_load_1_loc = alloca i64 1"   --->   Operation 143 'alloca' 'local_accum_7_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%local_accum_9_load_1_loc = alloca i64 1"   --->   Operation 144 'alloca' 'local_accum_9_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%local_accum_11_load_1_loc = alloca i64 1"   --->   Operation 145 'alloca' 'local_accum_11_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%local_accum_13_load_1_loc = alloca i64 1"   --->   Operation 146 'alloca' 'local_accum_13_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%local_accum_15_load_1_loc = alloca i64 1"   --->   Operation 147 'alloca' 'local_accum_15_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%local_accum_17_load_1_loc = alloca i64 1"   --->   Operation 148 'alloca' 'local_accum_17_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%local_accum_19_load_1_loc = alloca i64 1"   --->   Operation 149 'alloca' 'local_accum_19_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%local_accum_21_load_1_loc = alloca i64 1"   --->   Operation 150 'alloca' 'local_accum_21_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%local_accum_23_load_1_loc = alloca i64 1"   --->   Operation 151 'alloca' 'local_accum_23_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%local_accum_25_load_1_loc = alloca i64 1"   --->   Operation 152 'alloca' 'local_accum_25_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%local_accum_27_load_1_loc = alloca i64 1"   --->   Operation 153 'alloca' 'local_accum_27_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%local_accum_29_load_1_loc = alloca i64 1"   --->   Operation 154 'alloca' 'local_accum_29_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%local_accum_31_load_1_loc = alloca i64 1"   --->   Operation 155 'alloca' 'local_accum_31_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%local_accum_33_load_1_loc = alloca i64 1"   --->   Operation 156 'alloca' 'local_accum_33_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%local_accum_35_load_1_loc = alloca i64 1"   --->   Operation 157 'alloca' 'local_accum_35_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%local_accum_37_load_1_loc = alloca i64 1"   --->   Operation 158 'alloca' 'local_accum_37_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%local_accum_39_load_1_loc = alloca i64 1"   --->   Operation 159 'alloca' 'local_accum_39_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%local_accum_41_load_1_loc = alloca i64 1"   --->   Operation 160 'alloca' 'local_accum_41_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%local_accum_43_load_1_loc = alloca i64 1"   --->   Operation 161 'alloca' 'local_accum_43_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%local_accum_45_load_1_loc = alloca i64 1"   --->   Operation 162 'alloca' 'local_accum_45_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%local_accum_47_load_1_loc = alloca i64 1"   --->   Operation 163 'alloca' 'local_accum_47_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%local_accum_49_load_1_loc = alloca i64 1"   --->   Operation 164 'alloca' 'local_accum_49_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%local_accum_51_load_1_loc = alloca i64 1"   --->   Operation 165 'alloca' 'local_accum_51_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%local_accum_53_load_1_loc = alloca i64 1"   --->   Operation 166 'alloca' 'local_accum_53_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%local_accum_55_load_1_loc = alloca i64 1"   --->   Operation 167 'alloca' 'local_accum_55_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%local_accum_57_load_1_loc = alloca i64 1"   --->   Operation 168 'alloca' 'local_accum_57_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%local_accum_59_load_1_loc = alloca i64 1"   --->   Operation 169 'alloca' 'local_accum_59_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%local_accum_61_load_1_loc = alloca i64 1"   --->   Operation 170 'alloca' 'local_accum_61_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%local_accum_63_load_1_loc = alloca i64 1"   --->   Operation 171 'alloca' 'local_accum_63_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sum_local_loc = alloca i64 1"   --->   Operation 172 'alloca' 'sum_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%out_rms_vec = alloca i64 1" [kernel_MHSA.cpp:23]   --->   Operation 173 'alloca' 'out_rms_vec' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%out_rms_vec_1 = alloca i64 1" [kernel_MHSA.cpp:23]   --->   Operation 174 'alloca' 'out_rms_vec_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%out_rms_vec_2 = alloca i64 1" [kernel_MHSA.cpp:23]   --->   Operation 175 'alloca' 'out_rms_vec_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%out_rms_vec_3 = alloca i64 1" [kernel_MHSA.cpp:23]   --->   Operation 176 'alloca' 'out_rms_vec_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%out_rms_vec_4 = alloca i64 1" [kernel_MHSA.cpp:23]   --->   Operation 177 'alloca' 'out_rms_vec_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%out_rms_vec_5 = alloca i64 1" [kernel_MHSA.cpp:23]   --->   Operation 178 'alloca' 'out_rms_vec_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%out_rms_vec_6 = alloca i64 1" [kernel_MHSA.cpp:23]   --->   Operation 179 'alloca' 'out_rms_vec_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%out_rms_vec_7 = alloca i64 1" [kernel_MHSA.cpp:23]   --->   Operation 180 'alloca' 'out_rms_vec_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%out_q = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 181 'alloca' 'out_q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%out_q_1 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 182 'alloca' 'out_q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%out_q_2 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 183 'alloca' 'out_q_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%out_q_3 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 184 'alloca' 'out_q_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%out_q_4 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 185 'alloca' 'out_q_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%out_q_5 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 186 'alloca' 'out_q_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%out_q_6 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 187 'alloca' 'out_q_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%out_q_7 = alloca i64 1" [kernel_MHSA.cpp:24]   --->   Operation 188 'alloca' 'out_q_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%out_q_rope = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 189 'alloca' 'out_q_rope' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%out_q_rope_1 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 190 'alloca' 'out_q_rope_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%out_q_rope_2 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 191 'alloca' 'out_q_rope_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%out_q_rope_3 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 192 'alloca' 'out_q_rope_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%out_q_rope_4 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 193 'alloca' 'out_q_rope_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%out_q_rope_5 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 194 'alloca' 'out_q_rope_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%out_q_rope_6 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 195 'alloca' 'out_q_rope_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%out_q_rope_7 = alloca i64 1" [kernel_MHSA.cpp:25]   --->   Operation 196 'alloca' 'out_q_rope_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%out_k = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 197 'alloca' 'out_k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%out_k_1 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 198 'alloca' 'out_k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%out_k_2 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 199 'alloca' 'out_k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%out_k_3 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 200 'alloca' 'out_k_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%out_k_4 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 201 'alloca' 'out_k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%out_k_5 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 202 'alloca' 'out_k_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%out_k_6 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 203 'alloca' 'out_k_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%out_k_7 = alloca i64 1" [kernel_MHSA.cpp:26]   --->   Operation 204 'alloca' 'out_k_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%out_k_rope = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 205 'alloca' 'out_k_rope' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%out_k_rope_1 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 206 'alloca' 'out_k_rope_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%out_k_rope_2 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 207 'alloca' 'out_k_rope_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%out_k_rope_3 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 208 'alloca' 'out_k_rope_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%out_k_rope_4 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 209 'alloca' 'out_k_rope_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%out_k_rope_5 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 210 'alloca' 'out_k_rope_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%out_k_rope_6 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 211 'alloca' 'out_k_rope_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%out_k_rope_7 = alloca i64 1" [kernel_MHSA.cpp:27]   --->   Operation 212 'alloca' 'out_k_rope_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%out_v = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 213 'alloca' 'out_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%out_v_1 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 214 'alloca' 'out_v_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%out_v_2 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 215 'alloca' 'out_v_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%out_v_3 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 216 'alloca' 'out_v_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%out_v_4 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 217 'alloca' 'out_v_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%out_v_5 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 218 'alloca' 'out_v_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%out_v_6 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 219 'alloca' 'out_v_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%out_v_7 = alloca i64 1" [kernel_MHSA.cpp:28]   --->   Operation 220 'alloca' 'out_v_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%xb = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 221 'alloca' 'xb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%xb_1 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 222 'alloca' 'xb_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%xb_2 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 223 'alloca' 'xb_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%xb_3 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 224 'alloca' 'xb_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%xb_4 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 225 'alloca' 'xb_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%xb_5 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 226 'alloca' 'xb_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%xb_6 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 227 'alloca' 'xb_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%xb_7 = alloca i64 1" [kernel_MHSA.cpp:29]   --->   Operation 228 'alloca' 'xb_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%xb2 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 229 'alloca' 'xb2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%xb2_1 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 230 'alloca' 'xb2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%xb2_2 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 231 'alloca' 'xb2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%xb2_3 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 232 'alloca' 'xb2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%xb2_4 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 233 'alloca' 'xb2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%xb2_5 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 234 'alloca' 'xb2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%xb2_6 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 235 'alloca' 'xb2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%xb2_7 = alloca i64 1" [kernel_MHSA.cpp:30]   --->   Operation 236 'alloca' 'xb2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%current_input = alloca i64 1" [kernel_MHSA.cpp:43]   --->   Operation 237 'alloca' 'current_input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%current_input_8 = alloca i64 1" [kernel_MHSA.cpp:43]   --->   Operation 238 'alloca' 'current_input_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%current_input_9 = alloca i64 1" [kernel_MHSA.cpp:43]   --->   Operation 239 'alloca' 'current_input_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%current_input_10 = alloca i64 1" [kernel_MHSA.cpp:43]   --->   Operation 240 'alloca' 'current_input_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%current_input_11 = alloca i64 1" [kernel_MHSA.cpp:43]   --->   Operation 241 'alloca' 'current_input_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%current_input_12 = alloca i64 1" [kernel_MHSA.cpp:43]   --->   Operation 242 'alloca' 'current_input_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%current_input_13 = alloca i64 1" [kernel_MHSA.cpp:43]   --->   Operation 243 'alloca' 'current_input_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%current_input_14 = alloca i64 1" [kernel_MHSA.cpp:43]   --->   Operation 244 'alloca' 'current_input_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%att = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 245 'alloca' 'att' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%att_1 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 246 'alloca' 'att_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%att_2 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 247 'alloca' 'att_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%att_3 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 248 'alloca' 'att_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%att_4 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 249 'alloca' 'att_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%att_5 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 250 'alloca' 'att_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%att_6 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 251 'alloca' 'att_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%att_7 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 252 'alloca' 'att_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%att_8 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 253 'alloca' 'att_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%att_9 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 254 'alloca' 'att_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%att_10 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 255 'alloca' 'att_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%att_11 = alloca i64 1" [kernel_MHSA.cpp:92]   --->   Operation 256 'alloca' 'att_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %current_token_read, i32 2, i32 63" [kernel_MHSA.cpp:47]   --->   Operation 257 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i62 %trunc_ln" [kernel_MHSA.cpp:47]   --->   Operation 258 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln47" [kernel_MHSA.cpp:47]   --->   Operation 259 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem0_addr"   --->   Operation 260 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 261 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [11/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 262 'readreq' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %position_read, i32 31"   --->   Operation 263 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.36ns)   --->   "%store_ln53 = store i4 0, i4 %l" [kernel_MHSA.cpp:53]   --->   Operation 264 'store' 'store_ln53' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 265 [1/1] (0.42ns)   --->   "%store_ln0 = store i27 0, i27 %phi_mul"   --->   Operation 265 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 266 [10/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 266 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 267 [9/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 267 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 268 [8/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 268 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 269 [7/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 269 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 270 [6/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 270 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 271 [5/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 271 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 272 [4/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 272 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 273 [3/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 273 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 274 [2/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 274 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.08>
ST_11 : Operation 275 [1/11] (1.08ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:47]   --->   Operation 275 'readreq' 'empty' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 276 [2/2] (0.00ns)   --->   "%call_ln47 = call void @kernel_mhsa_Pipeline_INPUT_COPY, i32 %gmem0, i62 %trunc_ln, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input" [kernel_MHSA.cpp:47]   --->   Operation 276 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 1.97>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_85" [kernel_MHSA.cpp:6]   --->   Operation 277 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_69, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 279 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_71, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 16, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 281 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_72, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 283 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_73, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 285 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_76, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_78, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %position"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_74, i32 4294967295, i32 4294967295, void @empty_79, i32 0, i32 0, void @empty_75, void @empty_97, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_78, i32 4294967295, i32 4294967295, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 290 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_81, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 291 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_78, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 292 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_11, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 293 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_78, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 294 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_83, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_78, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0"   --->   Operation 296 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/2] (1.28ns)   --->   "%call_ln47 = call void @kernel_mhsa_Pipeline_INPUT_COPY, i32 %gmem0, i62 %trunc_ln, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input" [kernel_MHSA.cpp:47]   --->   Operation 298 'call' 'call_ln47' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node mul43)   --->   "%empty_235 = shl i32 %position_read, i32 10"   --->   Operation 299 'shl' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node mul43)   --->   "%empty_236 = shl i32 %position_read, i32 8"   --->   Operation 300 'shl' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.85ns) (out node of the LUT)   --->   "%mul43 = sub i32 %empty_235, i32 %empty_236"   --->   Operation 301 'sub' 'mul43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 302 [1/1] (0.85ns)   --->   "%add141 = add i32 %position_read, i32 1"   --->   Operation 302 'add' 'add141' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i32 %position_read" [kernel_MHSA.cpp:53]   --->   Operation 303 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.85ns)   --->   "%add_ln53 = add i33 %sext_ln53, i33 1" [kernel_MHSA.cpp:53]   --->   Operation 304 'add' 'add_ln53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/1] (0.71ns)   --->   "%icmp_ln100 = icmp_ne  i33 %add_ln53, i33 0" [kernel_MHSA.cpp:100]   --->   Operation 305 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [1/1] (0.41ns)   --->   "%select_ln100 = select i1 %icmp_ln100, i33 %add_ln53, i33 1" [kernel_MHSA.cpp:100]   --->   Operation 306 'select' 'select_ln100' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %add_ln53, i32 1, i32 32" [kernel_MHSA.cpp:53]   --->   Operation 307 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.70ns)   --->   "%icmp = icmp_ne  i32 %tmp_9, i32 0" [kernel_MHSA.cpp:53]   --->   Operation 308 'icmp' 'icmp' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 309 [1/1] (0.41ns)   --->   "%umax = select i1 %icmp, i33 %add_ln53, i33 1" [kernel_MHSA.cpp:53]   --->   Operation 309 'select' 'umax' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %umax, i5 0" [kernel_MHSA.cpp:53]   --->   Operation 310 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln53 = br void %CACHE_STORE" [kernel_MHSA.cpp:53]   --->   Operation 311 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.51>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%phi_mul_load = load i27 %phi_mul" [kernel_MHSA.cpp:63]   --->   Operation 312 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%l_1 = load i4 %l" [kernel_MHSA.cpp:53]   --->   Operation 313 'load' 'l_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.66ns)   --->   "%add_ln53_5 = add i4 %l_1, i4 1" [kernel_MHSA.cpp:53]   --->   Operation 314 'add' 'add_ln53_5' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [1/1] (0.84ns)   --->   "%add_ln53_6 = add i27 %phi_mul_load, i27 9440256" [kernel_MHSA.cpp:53]   --->   Operation 315 'add' 'add_ln53_6' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.43ns)   --->   "%icmp_ln53 = icmp_eq  i4 %l_1, i4 12" [kernel_MHSA.cpp:53]   --->   Operation 316 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %CACHE_STORE.split, void %OUTPUT_WRITE" [kernel_MHSA.cpp:53]   --->   Operation 317 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_19_1, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %sum_local_loc"   --->   Operation 318 'call' 'call_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 319 [2/2] (0.00ns)   --->   "%call_ln100 = call void @kernel_mhsa_Outline_ATT_INIT, i33 %select_ln100, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i1 %tmp" [kernel_MHSA.cpp:100]   --->   Operation 319 'call' 'call_ln100' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 320 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_XB_INIT, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb"   --->   Operation 320 'call' 'call_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_242 = muxlogic i32 %gmem0_addr"   --->   Operation 321 'muxlogic' 'muxLogicAXIMAddr_to_empty_242' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 322 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_242 = muxlogic i64 768"   --->   Operation 322 'muxlogic' 'muxLogicAXIMBurst_to_empty_242' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 323 [1/1] (1.08ns)   --->   "%empty_242 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:204]   --->   Operation 323 'writereq' 'empty_242' <Predicate = (icmp_ln53)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.28>
ST_15 : Operation 324 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_19_1, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %sum_local_loc"   --->   Operation 324 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 325 [1/2] (0.43ns)   --->   "%call_ln100 = call void @kernel_mhsa_Outline_ATT_INIT, i33 %select_ln100, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i1 %tmp" [kernel_MHSA.cpp:100]   --->   Operation 325 'call' 'call_ln100' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 326 [1/2] (1.28ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_XB_INIT, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb"   --->   Operation 326 'call' 'call_ln0' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.43>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%sum_local_loc_load = load i32 %sum_local_loc"   --->   Operation 327 'load' 'sum_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_div_i = muxlogic i32 %sum_local_loc_load"   --->   Operation 328 'muxlogic' 'muxLogicI0_to_div_i' <Predicate = true> <Delay = 0.43>
ST_16 : Operation 329 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI1_to_div_i = muxlogic i32 768"   --->   Operation 329 'muxlogic' 'muxLogicI1_to_div_i' <Predicate = true> <Delay = 0.43>

State 17 <SV = 16> <Delay = 2.58>
ST_17 : Operation 330 [11/11] (2.58ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 330 'fdiv' 'div_i' <Predicate = true> <Delay = 2.58> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.79>
ST_18 : Operation 331 [10/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 331 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.79>
ST_19 : Operation 332 [9/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 332 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.79>
ST_20 : Operation 333 [8/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 333 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.79>
ST_21 : Operation 334 [7/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 334 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.79>
ST_22 : Operation 335 [6/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 335 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.79>
ST_23 : Operation 336 [5/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 336 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.79>
ST_24 : Operation 337 [4/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 337 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.79>
ST_25 : Operation 338 [3/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 338 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.79>
ST_26 : Operation 339 [2/11] (2.79ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 339 'fdiv' 'div_i' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.44>
ST_27 : Operation 340 [1/11] (0.09ns) (share mux size 3)   --->   "%div_i = fdiv i32 %sum_local_loc_load, i32 768" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 340 'fdiv' 'div_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 341 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI0_to_p_x_assign = muxlogic i32 %div_i"   --->   Operation 341 'muxlogic' 'muxLogicI0_to_p_x_assign' <Predicate = true> <Delay = 1.35>
ST_27 : Operation 342 [1/1] (1.35ns) (share mux size 70)   --->   "%muxLogicI1_to_p_x_assign = muxlogic i32 1e-06"   --->   Operation 342 'muxlogic' 'muxLogicI1_to_p_x_assign' <Predicate = true> <Delay = 1.35>

State 28 <SV = 27> <Delay = 1.92>
ST_28 : Operation 343 [1/1] (1.92ns) (share mux size 70)   --->   "%p_x_assign = fadd i32 %div_i, i32 1e-06" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 343 'fadd' 'p_x_assign' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.38>
ST_29 : Operation 344 [1/1] (0.00ns)   --->   "%muxLogicI0_to_tmp_s = muxlogic i32 %p_x_assign"   --->   Operation 344 'muxlogic' 'muxLogicI0_to_tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 345 [15/15] (1.38ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 345 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 1.38> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.09>
ST_30 : Operation 346 [14/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 346 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.09>
ST_31 : Operation 347 [13/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 347 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.09>
ST_32 : Operation 348 [12/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 348 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.09>
ST_33 : Operation 349 [11/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 349 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.09>
ST_34 : Operation 350 [10/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 350 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.09>
ST_35 : Operation 351 [9/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 351 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.09>
ST_36 : Operation 352 [8/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 352 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.09>
ST_37 : Operation 353 [7/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 353 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.09>
ST_38 : Operation 354 [6/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 354 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.09>
ST_39 : Operation 355 [5/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 355 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.09>
ST_40 : Operation 356 [4/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 356 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.09>
ST_41 : Operation 357 [3/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 357 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.09>
ST_42 : Operation 358 [2/15] (2.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 358 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 2.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.71>
ST_43 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i27 %phi_mul_load" [kernel_MHSA.cpp:53]   --->   Operation 359 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 360 [1/1] (1.01ns)   --->   "%add_ln53_2 = add i64 %zext_ln53_2, i64 %weights_read" [kernel_MHSA.cpp:53]   --->   Operation 360 'add' 'add_ln53_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 361 [1/15] (0.09ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign" [C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 361 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 0.09> <CoreInst = "FSqrt">   --->   Core 39 'FSqrt' <Latency = 14> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 362 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI0_to_norm = muxlogic i32 1"   --->   Operation 362 'muxlogic' 'muxLogicI0_to_norm' <Predicate = true> <Delay = 0.43>
ST_43 : Operation 363 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicI1_to_norm = muxlogic i32 %tmp_s"   --->   Operation 363 'muxlogic' 'muxLogicI1_to_norm' <Predicate = true> <Delay = 0.43>
ST_43 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_2, i32 2, i32 63" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 364 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln5" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 365 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 366 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln27" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 366 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 367 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicAXIMAddr_to_empty_237 = muxlogic i32 %gmem1_addr"   --->   Operation 367 'muxlogic' 'muxLogicAXIMAddr_to_empty_237' <Predicate = true> <Delay = 0.70>
ST_43 : Operation 368 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicAXIMBurst_to_empty_237 = muxlogic i64 768"   --->   Operation 368 'muxlogic' 'muxLogicAXIMBurst_to_empty_237' <Predicate = true> <Delay = 0.70>
ST_43 : Operation 369 [11/11] (0.99ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 369 'readreq' 'empty_237' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 370 [11/11] (2.58ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 370 'fdiv' 'norm' <Predicate = true> <Delay = 2.58> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 371 [10/11] (2.92ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 371 'readreq' 'empty_237' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 372 [10/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 372 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 373 [9/11] (2.92ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 373 'readreq' 'empty_237' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 374 [9/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 374 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 375 [8/11] (2.92ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 375 'readreq' 'empty_237' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 376 [8/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 376 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 377 [7/11] (2.92ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 377 'readreq' 'empty_237' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 378 [7/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 378 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 379 [6/11] (2.92ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 379 'readreq' 'empty_237' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 380 [6/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 380 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 381 [5/11] (2.92ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 381 'readreq' 'empty_237' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 382 [5/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 382 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 383 [4/11] (2.92ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 383 'readreq' 'empty_237' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 384 [4/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 384 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 385 [3/11] (2.92ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 385 'readreq' 'empty_237' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 386 [3/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 386 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 387 [2/11] (2.92ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 387 'readreq' 'empty_237' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.79>
ST_53 : Operation 388 [2/11] (2.79ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 388 'fdiv' 'norm' <Predicate = true> <Delay = 2.79> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 389 [1/11] (0.99ns) (share mux size 5)   --->   "%empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 389 'readreq' 'empty_237' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 0.09>
ST_54 : Operation 390 [1/11] (0.09ns) (share mux size 3)   --->   "%norm = fdiv i32 1, i32 %tmp_s" [kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68]   --->   Operation 390 'fdiv' 'norm' <Predicate = true> <Delay = 0.09> <CoreInst = "FDiv">   --->   Core 24 'FDiv' <Latency = 10> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 391 [2/2] (0.00ns)   --->   "%call_ln27 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_27_2, i32 %gmem1, i62 %trunc_ln5, i32 %out_rms_vec_7, i32 %out_rms_vec_6, i32 %out_rms_vec_5, i32 %out_rms_vec_4, i32 %out_rms_vec_3, i32 %out_rms_vec_2, i32 %out_rms_vec_1, i32 %out_rms_vec, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %norm" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 391 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 0.84>
ST_55 : Operation 392 [1/2] (0.00ns)   --->   "%call_ln27 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_27_2, i32 %gmem1, i62 %trunc_ln5, i32 %out_rms_vec_7, i32 %out_rms_vec_6, i32 %out_rms_vec_5, i32 %out_rms_vec_4, i32 %out_rms_vec_3, i32 %out_rms_vec_2, i32 %out_rms_vec_1, i32 %out_rms_vec, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %norm" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 392 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_55 : Operation 393 [1/1] (0.84ns)   --->   "%add_ln60 = add i27 %phi_mul_load, i27 3072" [kernel_MHSA.cpp:60]   --->   Operation 393 'add' 'add_ln60' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.71>
ST_56 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i27 %add_ln60" [kernel_MHSA.cpp:60]   --->   Operation 394 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 395 [1/1] (1.01ns)   --->   "%wq = add i64 %zext_ln60, i64 %weights_read" [kernel_MHSA.cpp:60]   --->   Operation 395 'add' 'wq' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 396 [2/2] (1.69ns)   --->   "%call_ln72 = call void @matmul.1, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wq, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:72]   --->   Operation 396 'call' 'call_ln72' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Generic Core

State 57 <SV = 56> <Delay = 0.84>
ST_57 : Operation 397 [1/1] (0.84ns)   --->   "%add_ln61 = add i27 %phi_mul_load, i27 2362368" [kernel_MHSA.cpp:61]   --->   Operation 397 'add' 'add_ln61' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 398 [1/2] (0.00ns)   --->   "%call_ln72 = call void @matmul.1, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wq, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:72]   --->   Operation 398 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 58 <SV = 57> <Delay = 2.82>
ST_58 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i27 %add_ln61" [kernel_MHSA.cpp:61]   --->   Operation 399 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 400 [1/1] (1.01ns)   --->   "%wk = add i64 %zext_ln61, i64 %weights_read" [kernel_MHSA.cpp:61]   --->   Operation 400 'add' 'wk' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 401 [2/2] (1.69ns)   --->   "%call_ln73 = call void @matmul.1, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wk, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:73]   --->   Operation 401 'call' 'call_ln73' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Generic Core
ST_58 : Operation 402 [2/2] (2.82ns)   --->   "%call_ln80 = call void @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:80]   --->   Operation 402 'call' 'call_ln80' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Generic Core

State 59 <SV = 58> <Delay = 0.84>
ST_59 : Operation 403 [1/1] (0.84ns)   --->   "%add_ln62 = add i27 %phi_mul_load, i27 4721664" [kernel_MHSA.cpp:62]   --->   Operation 403 'add' 'add_ln62' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 404 [1/2] (0.00ns)   --->   "%call_ln73 = call void @matmul.1, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wk, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:73]   --->   Operation 404 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_59 : Operation 405 [1/2] (0.00ns)   --->   "%call_ln80 = call void @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:80]   --->   Operation 405 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 60 <SV = 59> <Delay = 2.82>
ST_60 : Operation 406 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i19, i4 %l_1, i19 0" [kernel_MHSA.cpp:53]   --->   Operation 406 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i4.i17, i4 %l_1, i17 0" [kernel_MHSA.cpp:53]   --->   Operation 407 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i21 %tmp_10" [kernel_MHSA.cpp:53]   --->   Operation 408 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 409 [1/1] (0.82ns)   --->   "%sub_ln53 = sub i23 %p_shl, i23 %zext_ln53" [kernel_MHSA.cpp:53]   --->   Operation 409 'sub' 'sub_ln53' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i23 %sub_ln53" [kernel_MHSA.cpp:53]   --->   Operation 410 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 411 [1/1] (0.85ns)   --->   "%add_ln53_1 = add i32 %mul43, i32 %zext_ln53_1" [kernel_MHSA.cpp:53]   --->   Operation 411 'add' 'add_ln53_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i27 %add_ln62" [kernel_MHSA.cpp:62]   --->   Operation 412 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 413 [1/1] (1.01ns)   --->   "%wv = add i64 %zext_ln62, i64 %weights_read" [kernel_MHSA.cpp:62]   --->   Operation 413 'add' 'wv' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 414 [2/2] (1.69ns)   --->   "%call_ln74 = call void @matmul.1, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wv, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:74]   --->   Operation 414 'call' 'call_ln74' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Generic Core
ST_60 : Operation 415 [2/2] (2.82ns)   --->   "%call_ln81 = call void @RoPE, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:81]   --->   Operation 415 'call' 'call_ln81' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Generic Core

State 61 <SV = 60> <Delay = 2.09>
ST_61 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln53_1, i2 0" [kernel_MHSA.cpp:53]   --->   Operation 416 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i34 %shl_ln" [kernel_MHSA.cpp:53]   --->   Operation 417 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 418 [1/1] (1.01ns)   --->   "%add_ln53_3 = add i64 %zext_ln53_3, i64 %value_cache_read" [kernel_MHSA.cpp:53]   --->   Operation 418 'add' 'add_ln53_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 419 [1/1] (1.01ns)   --->   "%add_ln53_4 = add i64 %zext_ln53_3, i64 %key_cache_read" [kernel_MHSA.cpp:53]   --->   Operation 419 'add' 'add_ln53_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 420 [1/2] (0.00ns)   --->   "%call_ln74 = call void @matmul.1, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wv, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:74]   --->   Operation 420 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_61 : Operation 421 [1/2] (0.00ns)   --->   "%call_ln81 = call void @RoPE, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2" [kernel_MHSA.cpp:81]   --->   Operation 421 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_61 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_4, i32 2, i32 63" [kernel_MHSA.cpp:85]   --->   Operation 422 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i62 %trunc_ln7" [kernel_MHSA.cpp:85]   --->   Operation 423 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 424 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln85" [kernel_MHSA.cpp:85]   --->   Operation 424 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 425 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_238 = muxlogic i32 %gmem2_addr"   --->   Operation 425 'muxlogic' 'muxLogicAXIMAddr_to_empty_238' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 426 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_238 = muxlogic i64 768"   --->   Operation 426 'muxlogic' 'muxLogicAXIMBurst_to_empty_238' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 427 [1/1] (1.08ns)   --->   "%empty_238 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i64 768" [kernel_MHSA.cpp:85]   --->   Operation 427 'writereq' 'empty_238' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_3, i32 2, i32 63" [kernel_MHSA.cpp:85]   --->   Operation 428 'partselect' 'trunc_ln85_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln85_1 = sext i62 %trunc_ln85_1" [kernel_MHSA.cpp:85]   --->   Operation 429 'sext' 'sext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 430 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln85_1" [kernel_MHSA.cpp:85]   --->   Operation 430 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_239 = muxlogic i32 %gmem3_addr"   --->   Operation 431 'muxlogic' 'muxLogicAXIMAddr_to_empty_239' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 432 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_239 = muxlogic i64 768"   --->   Operation 432 'muxlogic' 'muxLogicAXIMBurst_to_empty_239' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 433 [1/1] (1.08ns)   --->   "%empty_239 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem3_addr, i64 768" [kernel_MHSA.cpp:85]   --->   Operation 433 'writereq' 'empty_239' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 434 [2/2] (0.00ns)   --->   "%call_ln85 = call void @kernel_mhsa_Pipeline_CACHE_STORE, i32 %gmem3, i32 %gmem2, i62 %trunc_ln7, i62 %trunc_ln85_1, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7" [kernel_MHSA.cpp:85]   --->   Operation 434 'call' 'call_ln85' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 63 <SV = 62> <Delay = 1.28>
ST_63 : Operation 435 [1/2] (1.28ns)   --->   "%call_ln85 = call void @kernel_mhsa_Pipeline_CACHE_STORE, i32 %gmem3, i32 %gmem2, i62 %trunc_ln7, i62 %trunc_ln85_1, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7" [kernel_MHSA.cpp:85]   --->   Operation 435 'call' 'call_ln85' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 64 <SV = 63> <Delay = 1.08>
ST_64 : Operation 436 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_240 = muxlogic"   --->   Operation 436 'muxlogic' 'muxLogicAXIMCE_to_empty_240' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 437 [11/11] (1.08ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 437 'writeresp' 'empty_240' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 438 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_241 = muxlogic"   --->   Operation 438 'muxlogic' 'muxLogicAXIMCE_to_empty_241' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 439 [11/11] (1.08ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 439 'writeresp' 'empty_241' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 440 [10/11] (2.92ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 440 'writeresp' 'empty_240' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 441 [10/11] (2.92ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 441 'writeresp' 'empty_241' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 442 [9/11] (2.92ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 442 'writeresp' 'empty_240' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 443 [9/11] (2.92ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 443 'writeresp' 'empty_241' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 444 [8/11] (2.92ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 444 'writeresp' 'empty_240' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 445 [8/11] (2.92ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 445 'writeresp' 'empty_241' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 446 [7/11] (2.92ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 446 'writeresp' 'empty_240' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 447 [7/11] (2.92ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 447 'writeresp' 'empty_241' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 448 [6/11] (2.92ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 448 'writeresp' 'empty_240' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 449 [6/11] (2.92ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 449 'writeresp' 'empty_241' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 450 [5/11] (2.92ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 450 'writeresp' 'empty_240' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 451 [5/11] (2.92ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 451 'writeresp' 'empty_241' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 452 [4/11] (2.92ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 452 'writeresp' 'empty_240' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 453 [4/11] (2.92ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 453 'writeresp' 'empty_241' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.92>
ST_72 : Operation 454 [3/11] (2.92ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 454 'writeresp' 'empty_240' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 455 [3/11] (2.92ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 455 'writeresp' 'empty_241' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.92>
ST_73 : Operation 456 [2/11] (2.92ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 456 'writeresp' 'empty_240' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 457 [2/11] (2.92ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 457 'writeresp' 'empty_241' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 0.89>
ST_74 : Operation 458 [1/11] (0.89ns)   --->   "%empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr" [kernel_MHSA.cpp:92]   --->   Operation 458 'writeresp' 'empty_240' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 459 [1/11] (0.89ns)   --->   "%empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr" [kernel_MHSA.cpp:92]   --->   Operation 459 'writeresp' 'empty_241' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 460 [2/2] (0.00ns)   --->   "%call_ln100 = call void @kernel_mhsa_Outline_HEAD_COMPUTE, i32 %gmem2, i33 %select_ln100, i23 %sub_ln53, i1 %tmp, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i64 %key_cache_read" [kernel_MHSA.cpp:100]   --->   Operation 460 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 76 <SV = 75> <Delay = 0.43>
ST_76 : Operation 461 [1/2] (0.43ns)   --->   "%call_ln100 = call void @kernel_mhsa_Outline_HEAD_COMPUTE, i32 %gmem2, i33 %select_ln100, i23 %sub_ln53, i1 %tmp, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i64 %key_cache_read" [kernel_MHSA.cpp:100]   --->   Operation 461 'call' 'call_ln100' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 462 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Outline_SOFTMAX_HEADS, i32 %att, i32 %add141, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11"   --->   Operation 462 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 78 <SV = 77> <Delay = 0.43>
ST_78 : Operation 463 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:53]   --->   Operation 463 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 464 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_84" [kernel_MHSA.cpp:53]   --->   Operation 464 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 465 [1/2] (0.43ns)   --->   "%call_ln0 = call void @kernel_mhsa_Outline_SOFTMAX_HEADS, i32 %att, i32 %add141, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11"   --->   Operation 465 'call' 'call_ln0' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Generic Core
ST_78 : Operation 466 [1/1] (0.36ns)   --->   "%br_ln155 = br void %ACCUM_ZERO" [kernel_MHSA.cpp:155]   --->   Operation 466 'br' 'br_ln155' <Predicate = true> <Delay = 0.36>

State 79 <SV = 78> <Delay = 1.86>
ST_79 : Operation 467 [1/1] (0.00ns)   --->   "%h = phi i4 %add_ln155, void %ACCUM_WRITEBACK, i4 0, void %CACHE_STORE.split" [kernel_MHSA.cpp:155]   --->   Operation 467 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 468 [1/1] (0.66ns)   --->   "%add_ln155 = add i4 %h, i4 1" [kernel_MHSA.cpp:155]   --->   Operation 468 'add' 'add_ln155' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 469 [1/1] (0.43ns)   --->   "%icmp_ln155 = icmp_eq  i4 %h, i4 12" [kernel_MHSA.cpp:155]   --->   Operation 469 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %ACCUM_ZERO.split, void %RESIDUAL" [kernel_MHSA.cpp:155]   --->   Operation 470 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 471 [1/1] (0.00ns)   --->   "%speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:159]   --->   Operation 471 'speclooptripcount' 'speclooptripcount_ln159' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_79 : Operation 472 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_99" [kernel_MHSA.cpp:155]   --->   Operation 472 'specloopname' 'specloopname_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_79 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %sub_ln53, i32 10, i32 22" [kernel_MHSA.cpp:159]   --->   Operation 473 'partselect' 'tmp_4' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_79 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i13.i4.i6, i13 %tmp_4, i4 %h, i6 0" [kernel_MHSA.cpp:159]   --->   Operation 474 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_79 : Operation 475 [1/1] (0.42ns)   --->   "%br_ln169 = br i1 %tmp, void %for.inc197.preheader, void %ACCUM_WRITEBACK" [kernel_MHSA.cpp:169]   --->   Operation 475 'br' 'br_ln169' <Predicate = (!icmp_ln155)> <Delay = 0.42>
ST_79 : Operation 476 [2/2] (0.00ns)   --->   "%call_ln53 = call void @kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC, i32 %gmem3, i38 %tmp_3, i4 %h, i23 %or_ln1, i64 %value_cache_read, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i32 %local_accum_63_load_1_loc, i32 %local_accum_61_load_1_loc, i32 %local_accum_59_load_1_loc, i32 %local_accum_57_load_1_loc, i32 %local_accum_55_load_1_loc, i32 %local_accum_53_load_1_loc, i32 %local_accum_51_load_1_loc, i32 %local_accum_49_load_1_loc, i32 %local_accum_47_load_1_loc, i32 %local_accum_45_load_1_loc, i32 %local_accum_43_load_1_loc, i32 %local_accum_41_load_1_loc, i32 %local_accum_39_load_1_loc, i32 %local_accum_37_load_1_loc, i32 %local_accum_35_load_1_loc, i32 %local_accum_33_load_1_loc, i32 %local_accum_31_load_1_loc, i32 %local_accum_29_load_1_loc, i32 %local_accum_27_load_1_loc, i32 %local_accum_25_load_1_loc, i32 %local_accum_23_load_1_loc, i32 %local_accum_21_load_1_loc, i32 %local_accum_19_load_1_loc, i32 %local_accum_17_load_1_loc, i32 %local_accum_15_load_1_loc, i32 %local_accum_13_load_1_loc, i32 %local_accum_11_load_1_loc, i32 %local_accum_9_load_1_loc, i32 %local_accum_7_load_1_loc, i32 %local_accum_5_load_1_loc, i32 %local_accum_3_load_1_loc, i32 %local_accum_1_load_1_loc, i32 %local_accum_62_load_1_loc, i32 %local_accum_60_load_1_loc, i32 %local_accum_58_load_1_loc, i32 %local_accum_56_load_1_loc, i32 %local_accum_54_load_1_loc, i32 %local_accum_52_load_1_loc, i32 %local_accum_50_load_1_loc, i32 %local_accum_48_load_1_loc, i32 %local_accum_46_load_1_loc, i32 %local_accum_44_load_1_loc, i32 %local_accum_42_load_1_loc, i32 %local_accum_40_load_1_loc, i32 %local_accum_38_load_1_loc, i32 %local_accum_36_load_1_loc, i32 %local_accum_34_load_1_loc, i32 %local_accum_32_load_1_loc, i32 %local_accum_30_load_1_loc, i32 %local_accum_28_load_1_loc, i32 %local_accum_26_load_1_loc, i32 %local_accum_24_load_1_loc, i32 %local_accum_22_load_1_loc, i32 %local_accum_20_load_1_loc, i32 %local_accum_18_load_1_loc, i32 %local_accum_16_load_1_loc, i32 %local_accum_14_load_1_loc, i32 %local_accum_12_load_1_loc, i32 %local_accum_10_load_1_loc, i32 %local_accum_8_load_1_loc, i32 %local_accum_6_load_1_loc, i32 %local_accum_4_load_1_loc, i32 %local_accum_2_load_1_loc, i32 %local_accum_load_1_loc" [kernel_MHSA.cpp:53]   --->   Operation 476 'call' 'call_ln53' <Predicate = (!icmp_ln155 & !tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_79 : Operation 477 [1/1] (0.84ns)   --->   "%add_ln63 = add i27 %phi_mul_load, i27 7080960" [kernel_MHSA.cpp:63]   --->   Operation 477 'add' 'add_ln63' <Predicate = (icmp_ln155)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i27 %add_ln63" [kernel_MHSA.cpp:63]   --->   Operation 478 'zext' 'zext_ln63' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_79 : Operation 479 [1/1] (1.01ns)   --->   "%wo = add i64 %zext_ln63, i64 %weights_read" [kernel_MHSA.cpp:63]   --->   Operation 479 'add' 'wo' <Predicate = (icmp_ln155)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 480 [1/1] (0.36ns)   --->   "%store_ln53 = store i4 %add_ln53_5, i4 %l" [kernel_MHSA.cpp:53]   --->   Operation 480 'store' 'store_ln53' <Predicate = (icmp_ln155)> <Delay = 0.36>
ST_79 : Operation 481 [1/1] (0.42ns)   --->   "%store_ln53 = store i27 %add_ln53_6, i27 %phi_mul" [kernel_MHSA.cpp:53]   --->   Operation 481 'store' 'store_ln53' <Predicate = (icmp_ln155)> <Delay = 0.42>

State 80 <SV = 79> <Delay = 0.00>
ST_80 : Operation 482 [1/2] (0.00ns)   --->   "%call_ln53 = call void @kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC, i32 %gmem3, i38 %tmp_3, i4 %h, i23 %or_ln1, i64 %value_cache_read, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i32 %local_accum_63_load_1_loc, i32 %local_accum_61_load_1_loc, i32 %local_accum_59_load_1_loc, i32 %local_accum_57_load_1_loc, i32 %local_accum_55_load_1_loc, i32 %local_accum_53_load_1_loc, i32 %local_accum_51_load_1_loc, i32 %local_accum_49_load_1_loc, i32 %local_accum_47_load_1_loc, i32 %local_accum_45_load_1_loc, i32 %local_accum_43_load_1_loc, i32 %local_accum_41_load_1_loc, i32 %local_accum_39_load_1_loc, i32 %local_accum_37_load_1_loc, i32 %local_accum_35_load_1_loc, i32 %local_accum_33_load_1_loc, i32 %local_accum_31_load_1_loc, i32 %local_accum_29_load_1_loc, i32 %local_accum_27_load_1_loc, i32 %local_accum_25_load_1_loc, i32 %local_accum_23_load_1_loc, i32 %local_accum_21_load_1_loc, i32 %local_accum_19_load_1_loc, i32 %local_accum_17_load_1_loc, i32 %local_accum_15_load_1_loc, i32 %local_accum_13_load_1_loc, i32 %local_accum_11_load_1_loc, i32 %local_accum_9_load_1_loc, i32 %local_accum_7_load_1_loc, i32 %local_accum_5_load_1_loc, i32 %local_accum_3_load_1_loc, i32 %local_accum_1_load_1_loc, i32 %local_accum_62_load_1_loc, i32 %local_accum_60_load_1_loc, i32 %local_accum_58_load_1_loc, i32 %local_accum_56_load_1_loc, i32 %local_accum_54_load_1_loc, i32 %local_accum_52_load_1_loc, i32 %local_accum_50_load_1_loc, i32 %local_accum_48_load_1_loc, i32 %local_accum_46_load_1_loc, i32 %local_accum_44_load_1_loc, i32 %local_accum_42_load_1_loc, i32 %local_accum_40_load_1_loc, i32 %local_accum_38_load_1_loc, i32 %local_accum_36_load_1_loc, i32 %local_accum_34_load_1_loc, i32 %local_accum_32_load_1_loc, i32 %local_accum_30_load_1_loc, i32 %local_accum_28_load_1_loc, i32 %local_accum_26_load_1_loc, i32 %local_accum_24_load_1_loc, i32 %local_accum_22_load_1_loc, i32 %local_accum_20_load_1_loc, i32 %local_accum_18_load_1_loc, i32 %local_accum_16_load_1_loc, i32 %local_accum_14_load_1_loc, i32 %local_accum_12_load_1_loc, i32 %local_accum_10_load_1_loc, i32 %local_accum_8_load_1_loc, i32 %local_accum_6_load_1_loc, i32 %local_accum_4_load_1_loc, i32 %local_accum_2_load_1_loc, i32 %local_accum_load_1_loc" [kernel_MHSA.cpp:53]   --->   Operation 482 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 81 <SV = 80> <Delay = 0.42>
ST_81 : Operation 483 [1/1] (0.00ns)   --->   "%local_accum_63_load_3 = load i32 %local_accum_63_load_1_loc"   --->   Operation 483 'load' 'local_accum_63_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 484 [1/1] (0.00ns)   --->   "%local_accum_61_load_3 = load i32 %local_accum_61_load_1_loc"   --->   Operation 484 'load' 'local_accum_61_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 485 [1/1] (0.00ns)   --->   "%local_accum_59_load_3 = load i32 %local_accum_59_load_1_loc"   --->   Operation 485 'load' 'local_accum_59_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 486 [1/1] (0.00ns)   --->   "%local_accum_57_load_3 = load i32 %local_accum_57_load_1_loc"   --->   Operation 486 'load' 'local_accum_57_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 487 [1/1] (0.00ns)   --->   "%local_accum_55_load_3 = load i32 %local_accum_55_load_1_loc"   --->   Operation 487 'load' 'local_accum_55_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 488 [1/1] (0.00ns)   --->   "%local_accum_53_load_3 = load i32 %local_accum_53_load_1_loc"   --->   Operation 488 'load' 'local_accum_53_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 489 [1/1] (0.00ns)   --->   "%local_accum_51_load_3 = load i32 %local_accum_51_load_1_loc"   --->   Operation 489 'load' 'local_accum_51_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 490 [1/1] (0.00ns)   --->   "%local_accum_49_load_3 = load i32 %local_accum_49_load_1_loc"   --->   Operation 490 'load' 'local_accum_49_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 491 [1/1] (0.00ns)   --->   "%local_accum_47_load_3 = load i32 %local_accum_47_load_1_loc"   --->   Operation 491 'load' 'local_accum_47_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 492 [1/1] (0.00ns)   --->   "%local_accum_45_load_3 = load i32 %local_accum_45_load_1_loc"   --->   Operation 492 'load' 'local_accum_45_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 493 [1/1] (0.00ns)   --->   "%local_accum_43_load_3 = load i32 %local_accum_43_load_1_loc"   --->   Operation 493 'load' 'local_accum_43_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 494 [1/1] (0.00ns)   --->   "%local_accum_41_load_3 = load i32 %local_accum_41_load_1_loc"   --->   Operation 494 'load' 'local_accum_41_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 495 [1/1] (0.00ns)   --->   "%local_accum_39_load_3 = load i32 %local_accum_39_load_1_loc"   --->   Operation 495 'load' 'local_accum_39_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 496 [1/1] (0.00ns)   --->   "%local_accum_37_load_3 = load i32 %local_accum_37_load_1_loc"   --->   Operation 496 'load' 'local_accum_37_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 497 [1/1] (0.00ns)   --->   "%local_accum_35_load_3 = load i32 %local_accum_35_load_1_loc"   --->   Operation 497 'load' 'local_accum_35_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 498 [1/1] (0.00ns)   --->   "%local_accum_33_load_3 = load i32 %local_accum_33_load_1_loc"   --->   Operation 498 'load' 'local_accum_33_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 499 [1/1] (0.00ns)   --->   "%local_accum_31_load_3 = load i32 %local_accum_31_load_1_loc"   --->   Operation 499 'load' 'local_accum_31_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 500 [1/1] (0.00ns)   --->   "%local_accum_29_load_3 = load i32 %local_accum_29_load_1_loc"   --->   Operation 500 'load' 'local_accum_29_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 501 [1/1] (0.00ns)   --->   "%local_accum_27_load_3 = load i32 %local_accum_27_load_1_loc"   --->   Operation 501 'load' 'local_accum_27_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 502 [1/1] (0.00ns)   --->   "%local_accum_25_load_3 = load i32 %local_accum_25_load_1_loc"   --->   Operation 502 'load' 'local_accum_25_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 503 [1/1] (0.00ns)   --->   "%local_accum_23_load_3 = load i32 %local_accum_23_load_1_loc"   --->   Operation 503 'load' 'local_accum_23_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 504 [1/1] (0.00ns)   --->   "%local_accum_21_load_3 = load i32 %local_accum_21_load_1_loc"   --->   Operation 504 'load' 'local_accum_21_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 505 [1/1] (0.00ns)   --->   "%local_accum_19_load_3 = load i32 %local_accum_19_load_1_loc"   --->   Operation 505 'load' 'local_accum_19_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 506 [1/1] (0.00ns)   --->   "%local_accum_17_load_3 = load i32 %local_accum_17_load_1_loc"   --->   Operation 506 'load' 'local_accum_17_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 507 [1/1] (0.00ns)   --->   "%local_accum_15_load_3 = load i32 %local_accum_15_load_1_loc"   --->   Operation 507 'load' 'local_accum_15_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 508 [1/1] (0.00ns)   --->   "%local_accum_13_load_3 = load i32 %local_accum_13_load_1_loc"   --->   Operation 508 'load' 'local_accum_13_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 509 [1/1] (0.00ns)   --->   "%local_accum_11_load_3 = load i32 %local_accum_11_load_1_loc"   --->   Operation 509 'load' 'local_accum_11_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 510 [1/1] (0.00ns)   --->   "%local_accum_9_load_3 = load i32 %local_accum_9_load_1_loc"   --->   Operation 510 'load' 'local_accum_9_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 511 [1/1] (0.00ns)   --->   "%local_accum_7_load_3 = load i32 %local_accum_7_load_1_loc"   --->   Operation 511 'load' 'local_accum_7_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 512 [1/1] (0.00ns)   --->   "%local_accum_5_load_3 = load i32 %local_accum_5_load_1_loc"   --->   Operation 512 'load' 'local_accum_5_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 513 [1/1] (0.00ns)   --->   "%local_accum_3_load_3 = load i32 %local_accum_3_load_1_loc"   --->   Operation 513 'load' 'local_accum_3_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 514 [1/1] (0.00ns)   --->   "%local_accum_1_load_3 = load i32 %local_accum_1_load_1_loc"   --->   Operation 514 'load' 'local_accum_1_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 515 [1/1] (0.00ns)   --->   "%local_accum_62_load_3 = load i32 %local_accum_62_load_1_loc"   --->   Operation 515 'load' 'local_accum_62_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 516 [1/1] (0.00ns)   --->   "%local_accum_60_load_3 = load i32 %local_accum_60_load_1_loc"   --->   Operation 516 'load' 'local_accum_60_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 517 [1/1] (0.00ns)   --->   "%local_accum_58_load_3 = load i32 %local_accum_58_load_1_loc"   --->   Operation 517 'load' 'local_accum_58_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 518 [1/1] (0.00ns)   --->   "%local_accum_56_load_3 = load i32 %local_accum_56_load_1_loc"   --->   Operation 518 'load' 'local_accum_56_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 519 [1/1] (0.00ns)   --->   "%local_accum_54_load_3 = load i32 %local_accum_54_load_1_loc"   --->   Operation 519 'load' 'local_accum_54_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 520 [1/1] (0.00ns)   --->   "%local_accum_52_load_3 = load i32 %local_accum_52_load_1_loc"   --->   Operation 520 'load' 'local_accum_52_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 521 [1/1] (0.00ns)   --->   "%local_accum_50_load_3 = load i32 %local_accum_50_load_1_loc"   --->   Operation 521 'load' 'local_accum_50_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 522 [1/1] (0.00ns)   --->   "%local_accum_48_load_3 = load i32 %local_accum_48_load_1_loc"   --->   Operation 522 'load' 'local_accum_48_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 523 [1/1] (0.00ns)   --->   "%local_accum_46_load_3 = load i32 %local_accum_46_load_1_loc"   --->   Operation 523 'load' 'local_accum_46_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 524 [1/1] (0.00ns)   --->   "%local_accum_44_load_3 = load i32 %local_accum_44_load_1_loc"   --->   Operation 524 'load' 'local_accum_44_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 525 [1/1] (0.00ns)   --->   "%local_accum_42_load_3 = load i32 %local_accum_42_load_1_loc"   --->   Operation 525 'load' 'local_accum_42_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 526 [1/1] (0.00ns)   --->   "%local_accum_40_load_3 = load i32 %local_accum_40_load_1_loc"   --->   Operation 526 'load' 'local_accum_40_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 527 [1/1] (0.00ns)   --->   "%local_accum_38_load_3 = load i32 %local_accum_38_load_1_loc"   --->   Operation 527 'load' 'local_accum_38_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 528 [1/1] (0.00ns)   --->   "%local_accum_36_load_3 = load i32 %local_accum_36_load_1_loc"   --->   Operation 528 'load' 'local_accum_36_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 529 [1/1] (0.00ns)   --->   "%local_accum_34_load_3 = load i32 %local_accum_34_load_1_loc"   --->   Operation 529 'load' 'local_accum_34_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 530 [1/1] (0.00ns)   --->   "%local_accum_32_load_3 = load i32 %local_accum_32_load_1_loc"   --->   Operation 530 'load' 'local_accum_32_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 531 [1/1] (0.00ns)   --->   "%local_accum_30_load_3 = load i32 %local_accum_30_load_1_loc"   --->   Operation 531 'load' 'local_accum_30_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 532 [1/1] (0.00ns)   --->   "%local_accum_28_load_3 = load i32 %local_accum_28_load_1_loc"   --->   Operation 532 'load' 'local_accum_28_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 533 [1/1] (0.00ns)   --->   "%local_accum_26_load_3 = load i32 %local_accum_26_load_1_loc"   --->   Operation 533 'load' 'local_accum_26_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 534 [1/1] (0.00ns)   --->   "%local_accum_24_load_3 = load i32 %local_accum_24_load_1_loc"   --->   Operation 534 'load' 'local_accum_24_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 535 [1/1] (0.00ns)   --->   "%local_accum_22_load_3 = load i32 %local_accum_22_load_1_loc"   --->   Operation 535 'load' 'local_accum_22_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 536 [1/1] (0.00ns)   --->   "%local_accum_20_load_3 = load i32 %local_accum_20_load_1_loc"   --->   Operation 536 'load' 'local_accum_20_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 537 [1/1] (0.00ns)   --->   "%local_accum_18_load_3 = load i32 %local_accum_18_load_1_loc"   --->   Operation 537 'load' 'local_accum_18_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 538 [1/1] (0.00ns)   --->   "%local_accum_16_load_3 = load i32 %local_accum_16_load_1_loc"   --->   Operation 538 'load' 'local_accum_16_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 539 [1/1] (0.00ns)   --->   "%local_accum_14_load_3 = load i32 %local_accum_14_load_1_loc"   --->   Operation 539 'load' 'local_accum_14_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 540 [1/1] (0.00ns)   --->   "%local_accum_12_load_3 = load i32 %local_accum_12_load_1_loc"   --->   Operation 540 'load' 'local_accum_12_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 541 [1/1] (0.00ns)   --->   "%local_accum_10_load_3 = load i32 %local_accum_10_load_1_loc"   --->   Operation 541 'load' 'local_accum_10_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 542 [1/1] (0.00ns)   --->   "%local_accum_8_load_3 = load i32 %local_accum_8_load_1_loc"   --->   Operation 542 'load' 'local_accum_8_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 543 [1/1] (0.00ns)   --->   "%local_accum_6_load_3 = load i32 %local_accum_6_load_1_loc"   --->   Operation 543 'load' 'local_accum_6_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 544 [1/1] (0.00ns)   --->   "%local_accum_4_load_3 = load i32 %local_accum_4_load_1_loc"   --->   Operation 544 'load' 'local_accum_4_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 545 [1/1] (0.00ns)   --->   "%local_accum_2_load_3 = load i32 %local_accum_2_load_1_loc"   --->   Operation 545 'load' 'local_accum_2_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 546 [1/1] (0.00ns)   --->   "%local_accum_load_3 = load i32 %local_accum_load_1_loc"   --->   Operation 546 'load' 'local_accum_load_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 547 [1/1] (0.42ns)   --->   "%br_ln0 = br void %ACCUM_WRITEBACK"   --->   Operation 547 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 82 <SV = 81> <Delay = 2.30>
ST_82 : Operation 548 [1/1] (0.00ns)   --->   "%local_accum_63_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_63_load_3, void %for.inc197.preheader"   --->   Operation 548 'phi' 'local_accum_63_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 549 [1/1] (0.00ns)   --->   "%local_accum_59_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_59_load_3, void %for.inc197.preheader"   --->   Operation 549 'phi' 'local_accum_59_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 550 [1/1] (0.00ns)   --->   "%local_accum_55_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_55_load_3, void %for.inc197.preheader"   --->   Operation 550 'phi' 'local_accum_55_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 551 [1/1] (0.00ns)   --->   "%local_accum_51_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_51_load_3, void %for.inc197.preheader"   --->   Operation 551 'phi' 'local_accum_51_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 552 [1/1] (0.00ns)   --->   "%local_accum_47_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_47_load_3, void %for.inc197.preheader"   --->   Operation 552 'phi' 'local_accum_47_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 553 [1/1] (0.00ns)   --->   "%local_accum_43_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_43_load_3, void %for.inc197.preheader"   --->   Operation 553 'phi' 'local_accum_43_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 554 [1/1] (0.00ns)   --->   "%local_accum_39_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_39_load_3, void %for.inc197.preheader"   --->   Operation 554 'phi' 'local_accum_39_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 555 [1/1] (0.00ns)   --->   "%local_accum_35_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_35_load_3, void %for.inc197.preheader"   --->   Operation 555 'phi' 'local_accum_35_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 556 [1/1] (0.00ns)   --->   "%local_accum_31_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_31_load_3, void %for.inc197.preheader"   --->   Operation 556 'phi' 'local_accum_31_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 557 [1/1] (0.00ns)   --->   "%local_accum_27_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_27_load_3, void %for.inc197.preheader"   --->   Operation 557 'phi' 'local_accum_27_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 558 [1/1] (0.00ns)   --->   "%local_accum_23_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_23_load_3, void %for.inc197.preheader"   --->   Operation 558 'phi' 'local_accum_23_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 559 [1/1] (0.00ns)   --->   "%local_accum_19_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_19_load_3, void %for.inc197.preheader"   --->   Operation 559 'phi' 'local_accum_19_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 560 [1/1] (0.00ns)   --->   "%local_accum_15_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_15_load_3, void %for.inc197.preheader"   --->   Operation 560 'phi' 'local_accum_15_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 561 [1/1] (0.00ns)   --->   "%local_accum_11_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_11_load_3, void %for.inc197.preheader"   --->   Operation 561 'phi' 'local_accum_11_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 562 [1/1] (0.00ns)   --->   "%local_accum_7_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_7_load_3, void %for.inc197.preheader"   --->   Operation 562 'phi' 'local_accum_7_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 563 [1/1] (0.00ns)   --->   "%local_accum_3_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_3_load_3, void %for.inc197.preheader"   --->   Operation 563 'phi' 'local_accum_3_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 564 [1/1] (0.00ns)   --->   "%local_accum_62_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_62_load_3, void %for.inc197.preheader"   --->   Operation 564 'phi' 'local_accum_62_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 565 [1/1] (0.00ns)   --->   "%local_accum_58_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_58_load_3, void %for.inc197.preheader"   --->   Operation 565 'phi' 'local_accum_58_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 566 [1/1] (0.00ns)   --->   "%local_accum_54_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_54_load_3, void %for.inc197.preheader"   --->   Operation 566 'phi' 'local_accum_54_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 567 [1/1] (0.00ns)   --->   "%local_accum_50_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_50_load_3, void %for.inc197.preheader"   --->   Operation 567 'phi' 'local_accum_50_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 568 [1/1] (0.00ns)   --->   "%local_accum_46_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_46_load_3, void %for.inc197.preheader"   --->   Operation 568 'phi' 'local_accum_46_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 569 [1/1] (0.00ns)   --->   "%local_accum_42_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_42_load_3, void %for.inc197.preheader"   --->   Operation 569 'phi' 'local_accum_42_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 570 [1/1] (0.00ns)   --->   "%local_accum_38_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_38_load_3, void %for.inc197.preheader"   --->   Operation 570 'phi' 'local_accum_38_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 571 [1/1] (0.00ns)   --->   "%local_accum_34_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_34_load_3, void %for.inc197.preheader"   --->   Operation 571 'phi' 'local_accum_34_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 572 [1/1] (0.00ns)   --->   "%local_accum_30_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_30_load_3, void %for.inc197.preheader"   --->   Operation 572 'phi' 'local_accum_30_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 573 [1/1] (0.00ns)   --->   "%local_accum_26_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_26_load_3, void %for.inc197.preheader"   --->   Operation 573 'phi' 'local_accum_26_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 574 [1/1] (0.00ns)   --->   "%local_accum_22_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_22_load_3, void %for.inc197.preheader"   --->   Operation 574 'phi' 'local_accum_22_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 575 [1/1] (0.00ns)   --->   "%local_accum_18_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_18_load_3, void %for.inc197.preheader"   --->   Operation 575 'phi' 'local_accum_18_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 576 [1/1] (0.00ns)   --->   "%local_accum_14_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_14_load_3, void %for.inc197.preheader"   --->   Operation 576 'phi' 'local_accum_14_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 577 [1/1] (0.00ns)   --->   "%local_accum_10_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_10_load_3, void %for.inc197.preheader"   --->   Operation 577 'phi' 'local_accum_10_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 578 [1/1] (0.00ns)   --->   "%local_accum_6_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_6_load_3, void %for.inc197.preheader"   --->   Operation 578 'phi' 'local_accum_6_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 579 [1/1] (0.00ns)   --->   "%local_accum_2_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_2_load_3, void %for.inc197.preheader"   --->   Operation 579 'phi' 'local_accum_2_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 580 [1/1] (0.00ns)   --->   "%local_accum_61_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_61_load_3, void %for.inc197.preheader"   --->   Operation 580 'phi' 'local_accum_61_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 581 [1/1] (0.00ns)   --->   "%local_accum_57_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_57_load_3, void %for.inc197.preheader"   --->   Operation 581 'phi' 'local_accum_57_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 582 [1/1] (0.00ns)   --->   "%local_accum_53_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_53_load_3, void %for.inc197.preheader"   --->   Operation 582 'phi' 'local_accum_53_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 583 [1/1] (0.00ns)   --->   "%local_accum_49_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_49_load_3, void %for.inc197.preheader"   --->   Operation 583 'phi' 'local_accum_49_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 584 [1/1] (0.00ns)   --->   "%local_accum_45_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_45_load_3, void %for.inc197.preheader"   --->   Operation 584 'phi' 'local_accum_45_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 585 [1/1] (0.00ns)   --->   "%local_accum_41_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_41_load_3, void %for.inc197.preheader"   --->   Operation 585 'phi' 'local_accum_41_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 586 [1/1] (0.00ns)   --->   "%local_accum_37_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_37_load_3, void %for.inc197.preheader"   --->   Operation 586 'phi' 'local_accum_37_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 587 [1/1] (0.00ns)   --->   "%local_accum_33_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_33_load_3, void %for.inc197.preheader"   --->   Operation 587 'phi' 'local_accum_33_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 588 [1/1] (0.00ns)   --->   "%local_accum_29_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_29_load_3, void %for.inc197.preheader"   --->   Operation 588 'phi' 'local_accum_29_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 589 [1/1] (0.00ns)   --->   "%local_accum_25_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_25_load_3, void %for.inc197.preheader"   --->   Operation 589 'phi' 'local_accum_25_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 590 [1/1] (0.00ns)   --->   "%local_accum_21_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_21_load_3, void %for.inc197.preheader"   --->   Operation 590 'phi' 'local_accum_21_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 591 [1/1] (0.00ns)   --->   "%local_accum_17_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_17_load_3, void %for.inc197.preheader"   --->   Operation 591 'phi' 'local_accum_17_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 592 [1/1] (0.00ns)   --->   "%local_accum_13_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_13_load_3, void %for.inc197.preheader"   --->   Operation 592 'phi' 'local_accum_13_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 593 [1/1] (0.00ns)   --->   "%local_accum_9_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_9_load_3, void %for.inc197.preheader"   --->   Operation 593 'phi' 'local_accum_9_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 594 [1/1] (0.00ns)   --->   "%local_accum_5_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_5_load_3, void %for.inc197.preheader"   --->   Operation 594 'phi' 'local_accum_5_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 595 [1/1] (0.00ns)   --->   "%local_accum_1_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_1_load_3, void %for.inc197.preheader"   --->   Operation 595 'phi' 'local_accum_1_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 596 [1/1] (0.00ns)   --->   "%local_accum_60_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_60_load_3, void %for.inc197.preheader"   --->   Operation 596 'phi' 'local_accum_60_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 597 [1/1] (0.00ns)   --->   "%local_accum_56_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_56_load_3, void %for.inc197.preheader"   --->   Operation 597 'phi' 'local_accum_56_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 598 [1/1] (0.00ns)   --->   "%local_accum_52_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_52_load_3, void %for.inc197.preheader"   --->   Operation 598 'phi' 'local_accum_52_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 599 [1/1] (0.00ns)   --->   "%local_accum_48_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_48_load_3, void %for.inc197.preheader"   --->   Operation 599 'phi' 'local_accum_48_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 600 [1/1] (0.00ns)   --->   "%local_accum_44_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_44_load_3, void %for.inc197.preheader"   --->   Operation 600 'phi' 'local_accum_44_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 601 [1/1] (0.00ns)   --->   "%local_accum_40_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_40_load_3, void %for.inc197.preheader"   --->   Operation 601 'phi' 'local_accum_40_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 602 [1/1] (0.00ns)   --->   "%local_accum_36_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_36_load_3, void %for.inc197.preheader"   --->   Operation 602 'phi' 'local_accum_36_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 603 [1/1] (0.00ns)   --->   "%local_accum_32_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_32_load_3, void %for.inc197.preheader"   --->   Operation 603 'phi' 'local_accum_32_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 604 [1/1] (0.00ns)   --->   "%local_accum_28_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_28_load_3, void %for.inc197.preheader"   --->   Operation 604 'phi' 'local_accum_28_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 605 [1/1] (0.00ns)   --->   "%local_accum_24_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_24_load_3, void %for.inc197.preheader"   --->   Operation 605 'phi' 'local_accum_24_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 606 [1/1] (0.00ns)   --->   "%local_accum_20_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_20_load_3, void %for.inc197.preheader"   --->   Operation 606 'phi' 'local_accum_20_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 607 [1/1] (0.00ns)   --->   "%local_accum_16_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_16_load_3, void %for.inc197.preheader"   --->   Operation 607 'phi' 'local_accum_16_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 608 [1/1] (0.00ns)   --->   "%local_accum_12_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_12_load_3, void %for.inc197.preheader"   --->   Operation 608 'phi' 'local_accum_12_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 609 [1/1] (0.00ns)   --->   "%local_accum_8_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_8_load_3, void %for.inc197.preheader"   --->   Operation 609 'phi' 'local_accum_8_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 610 [1/1] (0.00ns)   --->   "%local_accum_4_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_4_load_3, void %for.inc197.preheader"   --->   Operation 610 'phi' 'local_accum_4_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 611 [1/1] (0.00ns)   --->   "%local_accum_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_load_3, void %for.inc197.preheader"   --->   Operation 611 'phi' 'local_accum_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 612 [1/1] (0.00ns)   --->   "%p_udiv1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %h, i3 0" [kernel_MHSA.cpp:155]   --->   Operation 612 'bitconcatenate' 'p_udiv1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 613 [2/2] (2.30ns)   --->   "%call_ln155 = call void @kernel_mhsa_Pipeline_ACCUM_WRITEBACK, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %local_accum_load, i32 %local_accum_4_load, i32 %local_accum_8_load, i32 %local_accum_12_load, i32 %local_accum_16_load, i32 %local_accum_20_load, i32 %local_accum_24_load, i32 %local_accum_28_load, i32 %local_accum_32_load, i32 %local_accum_36_load, i32 %local_accum_40_load, i32 %local_accum_44_load, i32 %local_accum_48_load, i32 %local_accum_52_load, i32 %local_accum_56_load, i32 %local_accum_60_load, i7 %p_udiv1, i32 %local_accum_1_load, i32 %local_accum_5_load, i32 %local_accum_9_load, i32 %local_accum_13_load, i32 %local_accum_17_load, i32 %local_accum_21_load, i32 %local_accum_25_load, i32 %local_accum_29_load, i32 %local_accum_33_load, i32 %local_accum_37_load, i32 %local_accum_41_load, i32 %local_accum_45_load, i32 %local_accum_49_load, i32 %local_accum_53_load, i32 %local_accum_57_load, i32 %local_accum_61_load, i32 %local_accum_2_load, i32 %local_accum_6_load, i32 %local_accum_10_load, i32 %local_accum_14_load, i32 %local_accum_18_load, i32 %local_accum_22_load, i32 %local_accum_26_load, i32 %local_accum_30_load, i32 %local_accum_34_load, i32 %local_accum_38_load, i32 %local_accum_42_load, i32 %local_accum_46_load, i32 %local_accum_50_load, i32 %local_accum_54_load, i32 %local_accum_58_load, i32 %local_accum_62_load, i32 %local_accum_3_load, i32 %local_accum_7_load, i32 %local_accum_11_load, i32 %local_accum_15_load, i32 %local_accum_19_load, i32 %local_accum_23_load, i32 %local_accum_27_load, i32 %local_accum_31_load, i32 %local_accum_35_load, i32 %local_accum_39_load, i32 %local_accum_43_load, i32 %local_accum_47_load, i32 %local_accum_51_load, i32 %local_accum_55_load, i32 %local_accum_59_load, i32 %local_accum_63_load" [kernel_MHSA.cpp:155]   --->   Operation 613 'call' 'call_ln155' <Predicate = true> <Delay = 2.30> <CoreType = "Generic">   --->   Generic Core

State 83 <SV = 82> <Delay = 0.64>
ST_83 : Operation 614 [1/2] (0.64ns)   --->   "%call_ln155 = call void @kernel_mhsa_Pipeline_ACCUM_WRITEBACK, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %local_accum_load, i32 %local_accum_4_load, i32 %local_accum_8_load, i32 %local_accum_12_load, i32 %local_accum_16_load, i32 %local_accum_20_load, i32 %local_accum_24_load, i32 %local_accum_28_load, i32 %local_accum_32_load, i32 %local_accum_36_load, i32 %local_accum_40_load, i32 %local_accum_44_load, i32 %local_accum_48_load, i32 %local_accum_52_load, i32 %local_accum_56_load, i32 %local_accum_60_load, i7 %p_udiv1, i32 %local_accum_1_load, i32 %local_accum_5_load, i32 %local_accum_9_load, i32 %local_accum_13_load, i32 %local_accum_17_load, i32 %local_accum_21_load, i32 %local_accum_25_load, i32 %local_accum_29_load, i32 %local_accum_33_load, i32 %local_accum_37_load, i32 %local_accum_41_load, i32 %local_accum_45_load, i32 %local_accum_49_load, i32 %local_accum_53_load, i32 %local_accum_57_load, i32 %local_accum_61_load, i32 %local_accum_2_load, i32 %local_accum_6_load, i32 %local_accum_10_load, i32 %local_accum_14_load, i32 %local_accum_18_load, i32 %local_accum_22_load, i32 %local_accum_26_load, i32 %local_accum_30_load, i32 %local_accum_34_load, i32 %local_accum_38_load, i32 %local_accum_42_load, i32 %local_accum_46_load, i32 %local_accum_50_load, i32 %local_accum_54_load, i32 %local_accum_58_load, i32 %local_accum_62_load, i32 %local_accum_3_load, i32 %local_accum_7_load, i32 %local_accum_11_load, i32 %local_accum_15_load, i32 %local_accum_19_load, i32 %local_accum_23_load, i32 %local_accum_27_load, i32 %local_accum_31_load, i32 %local_accum_35_load, i32 %local_accum_39_load, i32 %local_accum_43_load, i32 %local_accum_47_load, i32 %local_accum_51_load, i32 %local_accum_55_load, i32 %local_accum_59_load, i32 %local_accum_63_load" [kernel_MHSA.cpp:155]   --->   Operation 614 'call' 'call_ln155' <Predicate = true> <Delay = 0.64> <CoreType = "Generic">   --->   Generic Core
ST_83 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln155 = br void %ACCUM_ZERO" [kernel_MHSA.cpp:155]   --->   Operation 615 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>

State 84 <SV = 79> <Delay = 1.69>
ST_84 : Operation 616 [2/2] (1.69ns)   --->   "%call_ln194 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %gmem1, i64 %wo, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:194]   --->   Operation 616 'call' 'call_ln194' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Generic Core

State 85 <SV = 80> <Delay = 0.00>
ST_85 : Operation 617 [1/2] (0.00ns)   --->   "%call_ln194 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %gmem1, i64 %wo, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3" [kernel_MHSA.cpp:194]   --->   Operation 617 'call' 'call_ln194' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 86 <SV = 81> <Delay = 0.00>
ST_86 : Operation 618 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_RESIDUAL, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7"   --->   Operation 618 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 87 <SV = 82> <Delay = 0.00>
ST_87 : Operation 619 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_mhsa_Pipeline_RESIDUAL, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7"   --->   Operation 619 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_87 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln53 = br void %CACHE_STORE" [kernel_MHSA.cpp:53]   --->   Operation 620 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 88 <SV = 14> <Delay = 0.00>
ST_88 : Operation 621 [2/2] (0.00ns)   --->   "%call_ln47 = call void @kernel_mhsa_Pipeline_OUTPUT_WRITE, i32 %gmem0, i62 %trunc_ln, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14" [kernel_MHSA.cpp:47]   --->   Operation 621 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 89 <SV = 15> <Delay = 1.28>
ST_89 : Operation 622 [1/2] (1.28ns)   --->   "%call_ln47 = call void @kernel_mhsa_Pipeline_OUTPUT_WRITE, i32 %gmem0, i62 %trunc_ln, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14" [kernel_MHSA.cpp:47]   --->   Operation 622 'call' 'call_ln47' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 90 <SV = 16> <Delay = 1.08>
ST_90 : Operation 623 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_243 = muxlogic"   --->   Operation 623 'muxlogic' 'muxLogicAXIMCE_to_empty_243' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 624 [11/11] (1.08ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 624 'writeresp' 'empty_243' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 17> <Delay = 2.92>
ST_91 : Operation 625 [10/11] (2.92ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 625 'writeresp' 'empty_243' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 18> <Delay = 2.92>
ST_92 : Operation 626 [9/11] (2.92ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 626 'writeresp' 'empty_243' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 19> <Delay = 2.92>
ST_93 : Operation 627 [8/11] (2.92ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 627 'writeresp' 'empty_243' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 20> <Delay = 2.92>
ST_94 : Operation 628 [7/11] (2.92ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 628 'writeresp' 'empty_243' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 21> <Delay = 2.92>
ST_95 : Operation 629 [6/11] (2.92ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 629 'writeresp' 'empty_243' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 22> <Delay = 2.92>
ST_96 : Operation 630 [5/11] (2.92ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 630 'writeresp' 'empty_243' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 23> <Delay = 2.92>
ST_97 : Operation 631 [4/11] (2.92ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 631 'writeresp' 'empty_243' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 24> <Delay = 2.92>
ST_98 : Operation 632 [3/11] (2.92ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 632 'writeresp' 'empty_243' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 25> <Delay = 2.92>
ST_99 : Operation 633 [2/11] (2.92ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 633 'writeresp' 'empty_243' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 26> <Delay = 0.89>
ST_100 : Operation 634 [1/11] (0.89ns)   --->   "%empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:208]   --->   Operation 634 'writeresp' 'empty_243' <Predicate = true> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 635 [1/1] (0.00ns)   --->   "%ret_ln208 = ret" [kernel_MHSA.cpp:208]   --->   Operation 635 'ret' 'ret_ln208' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.082ns
The critical path consists of the following:
	s_axi read operation ('current_token_read') on port 'current_token' [29]  (1.000 ns)
	'getelementptr' operation 32 bit ('gmem0_addr', kernel_MHSA.cpp:47) [202]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty') [203]  (0.000 ns)
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (1.082 ns)

 <State 2>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (2.920 ns)

 <State 3>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (2.920 ns)

 <State 4>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (2.920 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (2.920 ns)

 <State 11>: 1.082ns
The critical path consists of the following:
	bus request operation ('empty', kernel_MHSA.cpp:47) on port 'gmem0' (kernel_MHSA.cpp:47) [205]  (1.082 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 1.975ns
The critical path consists of the following:
	'add' operation 33 bit ('add_ln53', kernel_MHSA.cpp:53) [213]  (0.850 ns)
	'icmp' operation 1 bit ('icmp_ln100', kernel_MHSA.cpp:100) [214]  (0.712 ns)
	'select' operation 33 bit ('select_ln100', kernel_MHSA.cpp:100) [215]  (0.413 ns)

 <State 14>: 1.516ns
The critical path consists of the following:
	'load' operation 4 bit ('l', kernel_MHSA.cpp:53) on local variable 'l', kernel_MHSA.cpp:53 [225]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln53', kernel_MHSA.cpp:53) [228]  (0.434 ns)
	bus request operation ('empty_242', kernel_MHSA.cpp:204) on port 'gmem0' (kernel_MHSA.cpp:204) [459]  (1.082 ns)

 <State 15>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'kernel_mhsa_Pipeline_XB_INIT' [299]  (1.284 ns)

 <State 16>: 0.437ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_local_loc_load') on local variable 'sum_local_loc' [240]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_div_i') [243]  (0.437 ns)

 <State 17>: 2.586ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.586 ns)

 <State 18>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.799 ns)

 <State 19>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.799 ns)

 <State 20>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.799 ns)

 <State 21>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.799 ns)

 <State 22>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.799 ns)

 <State 23>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.799 ns)

 <State 24>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.799 ns)

 <State 25>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.799 ns)

 <State 26>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (2.799 ns)

 <State 27>: 1.441ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div_i', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [245]  (0.091 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_p_x_assign') [246]  (1.350 ns)

 <State 28>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('__x', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [248]  (1.925 ns)

 <State 29>: 1.385ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_tmp_s') [249]  (0.000 ns)
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (1.385 ns)

 <State 30>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 31>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 32>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 33>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 34>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 35>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 36>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 37>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 38>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 39>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 40>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 41>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 42>: 2.098ns
The critical path consists of the following:
	'fsqrt' operation 32 bit ('tmp_s', C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464->kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [250]  (2.098 ns)

 <State 43>: 2.713ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln53_2', kernel_MHSA.cpp:53) [242]  (1.014 ns)
	'getelementptr' operation 32 bit ('gmem1_addr', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [256]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty_237') [257]  (0.705 ns)
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (0.994 ns)

 <State 44>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (2.920 ns)

 <State 45>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (2.920 ns)

 <State 46>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (2.920 ns)

 <State 47>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (2.920 ns)

 <State 48>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (2.920 ns)

 <State 49>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (2.920 ns)

 <State 50>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (2.920 ns)

 <State 51>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (2.920 ns)

 <State 52>: 2.920ns
The critical path consists of the following:
	bus request operation ('empty_237', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [259]  (2.920 ns)

 <State 53>: 2.799ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('norm', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [253]  (2.799 ns)

 <State 54>: 0.091ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('norm', kernel_RMS_Norm.cpp:25->kernel_MHSA.cpp:68) [253]  (0.091 ns)

 <State 55>: 0.847ns
The critical path consists of the following:
	'add' operation 27 bit ('add_ln60', kernel_MHSA.cpp:60) [271]  (0.847 ns)

 <State 56>: 2.713ns
The critical path consists of the following:
	'add' operation 64 bit ('wq', kernel_MHSA.cpp:60) [273]  (1.014 ns)
	'call' operation 0 bit ('call_ln72', kernel_MHSA.cpp:72) to 'matmul.1' [274]  (1.699 ns)

 <State 57>: 0.847ns
The critical path consists of the following:
	'add' operation 27 bit ('add_ln61', kernel_MHSA.cpp:61) [268]  (0.847 ns)

 <State 58>: 2.824ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln80', kernel_MHSA.cpp:80) to 'RoPE' [277]  (2.824 ns)

 <State 59>: 0.847ns
The critical path consists of the following:
	'add' operation 27 bit ('add_ln62', kernel_MHSA.cpp:62) [265]  (0.847 ns)

 <State 60>: 2.824ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln81', kernel_MHSA.cpp:81) to 'RoPE' [278]  (2.824 ns)

 <State 61>: 2.096ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln53_4', kernel_MHSA.cpp:53) [264]  (1.014 ns)
	'getelementptr' operation 32 bit ('gmem2_addr', kernel_MHSA.cpp:85) [281]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_empty_238') [282]  (0.000 ns)
	bus request operation ('empty_238', kernel_MHSA.cpp:85) on port 'gmem2' (kernel_MHSA.cpp:85) [284]  (1.082 ns)

 <State 62>: 0.000ns
The critical path consists of the following:

 <State 63>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln85', kernel_MHSA.cpp:85) to 'kernel_mhsa_Pipeline_CACHE_STORE' [291]  (1.284 ns)

 <State 64>: 1.082ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicAXIMCE_to_empty_240') [292]  (0.000 ns)
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (1.082 ns)

 <State 65>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (2.920 ns)

 <State 66>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (2.920 ns)

 <State 67>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (2.920 ns)

 <State 68>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (2.920 ns)

 <State 69>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (2.920 ns)

 <State 70>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (2.920 ns)

 <State 71>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (2.920 ns)

 <State 72>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (2.920 ns)

 <State 73>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (2.920 ns)

 <State 74>: 0.892ns
The critical path consists of the following:
	bus response operation ('empty_240', kernel_MHSA.cpp:92) on port 'gmem2' (kernel_MHSA.cpp:92) [293]  (0.892 ns)

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 0.434ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln100', kernel_MHSA.cpp:100) to 'kernel_mhsa_Outline_HEAD_COMPUTE' [297]  (0.434 ns)

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.434ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'kernel_mhsa_Outline_SOFTMAX_HEADS' [298]  (0.434 ns)

 <State 79>: 1.861ns
The critical path consists of the following:
	'add' operation 27 bit ('add_ln63', kernel_MHSA.cpp:63) [448]  (0.847 ns)
	'add' operation 64 bit ('wo', kernel_MHSA.cpp:63) [450]  (1.014 ns)

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 0.421ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('local_accum_63_load') with incoming values : ('local_accum_63_load_3') [380]  (0.421 ns)

 <State 82>: 2.308ns
The critical path consists of the following:
	'phi' operation 32 bit ('local_accum_63_load') with incoming values : ('local_accum_63_load_3') [380]  (0.000 ns)
	'call' operation 0 bit ('call_ln155', kernel_MHSA.cpp:155) to 'kernel_mhsa_Pipeline_ACCUM_WRITEBACK' [445]  (2.308 ns)

 <State 83>: 0.644ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln155', kernel_MHSA.cpp:155) to 'kernel_mhsa_Pipeline_ACCUM_WRITEBACK' [445]  (0.644 ns)

 <State 84>: 1.699ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln194', kernel_MHSA.cpp:194) to 'matmul.1' [451]  (1.699 ns)

 <State 85>: 0.000ns
The critical path consists of the following:

 <State 86>: 0.000ns
The critical path consists of the following:

 <State 87>: 0.000ns
The critical path consists of the following:

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln47', kernel_MHSA.cpp:47) to 'kernel_mhsa_Pipeline_OUTPUT_WRITE' [460]  (1.284 ns)

 <State 90>: 1.082ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicAXIMCE_to_empty_243') [461]  (0.000 ns)
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (1.082 ns)

 <State 91>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (2.920 ns)

 <State 92>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (2.920 ns)

 <State 93>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (2.920 ns)

 <State 94>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (2.920 ns)

 <State 95>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (2.920 ns)

 <State 96>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (2.920 ns)

 <State 97>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (2.920 ns)

 <State 98>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (2.920 ns)

 <State 99>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (2.920 ns)

 <State 100>: 0.892ns
The critical path consists of the following:
	bus response operation ('empty_243', kernel_MHSA.cpp:208) on port 'gmem0' (kernel_MHSA.cpp:208) [462]  (0.892 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
