Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Feb 23 21:07:40 2021
| Host         : nb-aspodinger running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   439 |
|    Minimum number of control sets                        |   439 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1018 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   439 |
| >= 0 to < 4        |    38 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |   129 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |    12 |
| >= 16              |   136 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1342 |          593 |
| No           | No                    | Yes                    |              12 |            4 |
| No           | Yes                   | No                     |            1150 |          377 |
| Yes          | No                    | No                     |            2419 |          738 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4267 |         1312 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                            Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pwr_mon_0/U0/uart_tx_i/r_SM_Main[2]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_dc3_out                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_vbat2_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_vdd1_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                            |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                  |                2 |              3 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                2 |              3 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                        | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                  | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                           | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[98]_i_1_n_0                                                                                                                                                                           | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[62]_i_1_n_0                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                               | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                               | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                               | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                    |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                           | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pwr_mon_0/U0/uart_tx_i/r_TX_Data_0                                                                                                                                                                                                                    | system_i/pwr_mon_0/U0/uart_tx_i/r_TX_Data[6]_i_1_n_0                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                               | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                      | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/AES_PROCESS_0/U0/FSM_onehot_axis_state[4]_i_1_n_0                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/counter                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                      | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                      | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[98]_i_1_n_0                                                                                                                                                                           | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[60]_i_1_n_0                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                      | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                     | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                     | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                     | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                    | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                  | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/aes/E[0]                                                                                                                                                                                                                             | system_i/AES_PROCESS_0/U0/FSM_onehot_axis_state[4]_i_1_n_0                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                             | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo                                                                                                                                                                                 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/FSM_onehot_current_state_reg_n_0_[0]                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                             | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pwr_mon_0/U0/uart_tx_i/r_TX_Done_reg_0[0]                                                                                                                                                                                                             | system_i/pwr_mon_0/U0/serializer_i/FSM_sequential_nxt_st[5]_i_1_n_0                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/RST_internal_reg_0                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                    |                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                              |                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                           |                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/SPI_COMP/shift_register                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                     | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                     | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0]              |                2 |              7 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                    | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                    | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                    | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                    | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                             | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                             | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                              | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                             | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                8 |              8 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                              | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_spi_data[7]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                        | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_1_in[1]                                                                                                                                                                                         | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                        | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                        | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                   | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                               | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                8 |              8 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_0                                                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                      | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                    | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                    | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                    | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                    | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                   | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                  |                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                         | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                   |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                5 |              9 |         1.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                            |                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                         | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                     | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                               |                                                                                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pwr_mon_0/U0/uart_tx_i/r_Clk_Count__9                                                                                                                                                                                                                 | system_i/pwr_mon_0/U0/uart_tx_i/r_Clk_Count0                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                     |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                        |                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_addr[10]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/AES_PROCESS_0/U0/aes_reset_reg_n_0                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                         |                                                                                                                                                                                                                                                                        |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_page[1]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/RST_internal_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[2]                                                                                        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/ms_counter                                                                                                                                                                             | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/clk_counter                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                         |                                                                                                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                       |                3 |             13 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                    | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                7 |             13 |         1.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                               |                5 |             13 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                5 |             13 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                    | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                   | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                3 |             14 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                         | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                   |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                7 |             14 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                3 |             14 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                         | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                3 |             14 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/temp_index[3]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               10 |             14 |         1.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                4 |             15 |         3.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                6 |             15 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                            |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                          | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                              |                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                4 |             16 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                       |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                 | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/clk_counter                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                               |                                                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_realign_tag_reg0                                                                        |                4 |             19 |         4.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                6 |             19 |         3.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/BTN_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                      |                6 |             21 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                      | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                                          |                4 |             21 |         5.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_last_d[3]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |               11 |             23 |         2.09 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/pwr_mon_0/U0/event_sampler_i/SR[0]                                                                                                                                                                                                                            |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                         | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/SW_LED_GPIO_AXI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                7 |             25 |         3.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                         |                                                                                                                                                                                                                                                                        |               12 |             26 |         2.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |               12 |             26 |         2.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |                7 |             28 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                       |                8 |             29 |         3.63 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                         | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |               10 |             30 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/in_buff[0]_487                                                                                                                                                                                                                       | system_i/AES_PROCESS_0/U0/FSM_onehot_axis_state[4]_i_1_n_0                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/tdata_out[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                    |               15 |             32 |         2.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/in_buff[3]_488                                                                                                                                                                                                                       | system_i/AES_PROCESS_0/U0/FSM_onehot_axis_state[4]_i_1_n_0                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                  | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                  | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       |                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                    |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pwr_mon_0/U0/uart_tx_i/E[0]                                                                                                                                                                                                                           | system_i/pwr_mon_0/U0/event_sampler_i/SR[0]                                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                      | system_i/AMA142_OLED_AXI/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/in_buff[2]_489                                                                                                                                                                                                                       | system_i/AES_PROCESS_0/U0/FSM_onehot_axis_state[4]_i_1_n_0                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/in_buff[1]_490                                                                                                                                                                                                                       | system_i/AES_PROCESS_0/U0/FSM_onehot_axis_state[4]_i_1_n_0                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                           | system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             |                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                   |               14 |             33 |         2.36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               10 |             33 |         3.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                               |                                                                                                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                               |                                                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |                7 |             33 |         4.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |               11 |             34 |         3.09 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                9 |             35 |         3.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               11 |             35 |         3.18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                            |                9 |             35 |         3.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                           | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                |                7 |             36 |         5.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][strb]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                        |                                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                6 |             37 |         6.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               16 |             37 |         2.31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                7 |             37 |         5.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                      | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                      |               15 |             37 |         2.47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                      |                                                                                                                                                                                                                                                                        |                5 |             39 |         7.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                9 |             39 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                9 |             39 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                      |                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                6 |             40 |         6.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             40 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             40 |         5.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |             40 |         5.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                  | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               16 |             41 |         2.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                    |               11 |             41 |         3.73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             41 |         5.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |                7 |             41 |         5.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               15 |             41 |         2.73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                               |                6 |             42 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                  | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                               |                7 |             43 |         6.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                      | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                       |               10 |             47 |         4.70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                         | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                       |               10 |             47 |         4.70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                        |               11 |             47 |         4.27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             47 |         5.22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                        |                9 |             48 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                        |               10 |             48 |         4.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                        |               11 |             48 |         4.36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                         |                                                                                                                                                                                                                                                                        |               10 |             48 |         4.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                |               10 |             48 |         4.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0[0]                                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |                9 |             48 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               12 |             49 |         4.08 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                8 |             49 |         6.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |               11 |             49 |         4.45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                9 |             49 |         5.44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___3_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                        |               15 |             59 |         3.93 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                                                                                                                        |               20 |             59 |         2.95 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                       |               25 |             64 |         2.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___3_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                        |               16 |             65 |         4.06 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                                                                                                                        |               21 |             65 |         3.10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/after_state[98]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               37 |             67 |         1.81 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               13 |             67 |         5.15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               12 |             67 |         5.58 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               14 |             69 |         4.93 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                                                     |               18 |             71 |         3.94 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               14 |             73 |         5.21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               14 |             73 |         5.21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               14 |             75 |         5.36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               18 |             75 |         4.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               15 |             75 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                              |               15 |             76 |         5.07 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                                                     |               18 |             77 |         4.28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               15 |             77 |         5.13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               15 |             78 |         5.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               15 |             82 |         5.47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               15 |             83 |         5.53 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/DELAY_COMP/current_state__0                                                                                                                                                                       | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/RST_internal_reg_0                                                                                                                                                                                        |               34 |             84 |         2.47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                      |                                                                                                                                                                                                                                                                        |               14 |            112 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/aes/curr_key[0][0][7]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |              108 |            128 |         1.19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AES_PROCESS_0/U0/aes/curr_state_reg[0][0]0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               61 |            128 |         2.10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/pwr_mon_0/U0/tick                                                                                                                                                                                                                                     | system_i/pwr_mon_0/U0/event_sampler_i/SR[0]                                                                                                                                                                                                                            |               57 |            160 |         2.81 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | system_i/pwr_mon_0/U0/event_sampler_i/p_0_in                                                                                                                                                                                                                           |               81 |            322 |         3.98 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen[3][0][7]_i_2_n_0                                                                                                                                                                   | system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen[3][0][7]_i_1_n_0                                                                                                                                                                           |              115 |            512 |         4.45 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |              595 |           1344 |         2.26 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


