#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27ae7d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27bf4b0 .scope module, "tb" "tb" 3 118;
 .timescale -12 -12;
L_0x27aca30 .functor NOT 1, L_0x27fc080, C4<0>, C4<0>, C4<0>;
L_0x2780a30 .functor XOR 3, L_0x27fbca0, L_0x27fbef0, C4<000>, C4<000>;
L_0x27808c0 .functor XOR 3, L_0x2780a30, L_0x27fbf90, C4<000>, C4<000>;
v0x27e9890_0 .net *"_ivl_10", 2 0, L_0x27fbf90;  1 drivers
v0x27e9990_0 .net *"_ivl_12", 2 0, L_0x27808c0;  1 drivers
v0x27e9a70_0 .net *"_ivl_2", 2 0, L_0x27fbc00;  1 drivers
v0x27e9b30_0 .net *"_ivl_4", 2 0, L_0x27fbca0;  1 drivers
v0x27e9c10_0 .net *"_ivl_6", 2 0, L_0x27fbef0;  1 drivers
v0x27e9d40_0 .net *"_ivl_8", 2 0, L_0x2780a30;  1 drivers
v0x27e9e20_0 .net "aaah_dut", 0 0, L_0x27fbac0;  1 drivers
v0x27e9ec0_0 .net "aaah_ref", 0 0, L_0x27ad330;  1 drivers
v0x27e9f60_0 .net "areset", 0 0, L_0x27acc90;  1 drivers
v0x27ea090_0 .net "bump_left", 0 0, v0x27e7f80_0;  1 drivers
v0x27ea130_0 .net "bump_right", 0 0, v0x27e8020_0;  1 drivers
v0x27ea1d0_0 .var "clk", 0 0;
v0x27ea270_0 .net "ground", 0 0, v0x27e8160_0;  1 drivers
v0x27ea310_0 .var/2u "stats1", 287 0;
v0x27ea3b0_0 .var/2u "strobe", 0 0;
v0x27ea470_0 .net "tb_match", 0 0, L_0x27fc080;  1 drivers
v0x27ea510_0 .net "tb_mismatch", 0 0, L_0x27aca30;  1 drivers
v0x27ea6c0_0 .net "walk_left_dut", 0 0, L_0x27fb840;  1 drivers
v0x27ea760_0 .net "walk_left_ref", 0 0, L_0x27facb0;  1 drivers
v0x27ea800_0 .net "walk_right_dut", 0 0, L_0x27fb930;  1 drivers
v0x27ea8a0_0 .net "walk_right_ref", 0 0, L_0x27faf80;  1 drivers
v0x27ea970_0 .net "wavedrom_enable", 0 0, v0x27e8390_0;  1 drivers
v0x27eaa40_0 .net "wavedrom_title", 511 0, v0x27e8430_0;  1 drivers
L_0x27fbc00 .concat [ 1 1 1 0], L_0x27ad330, L_0x27faf80, L_0x27facb0;
L_0x27fbca0 .concat [ 1 1 1 0], L_0x27ad330, L_0x27faf80, L_0x27facb0;
L_0x27fbef0 .concat [ 1 1 1 0], L_0x27fbac0, L_0x27fb930, L_0x27fb840;
L_0x27fbf90 .concat [ 1 1 1 0], L_0x27ad330, L_0x27faf80, L_0x27facb0;
L_0x27fc080 .cmp/eeq 3, L_0x27fbc00, L_0x27808c0;
S_0x27a7260 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x27bf4b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_0x27bfd00 .param/l "FALLL" 0 3 14, +C4<00000000000000000000000000000010>;
P_0x27bfd40 .param/l "FALLR" 0 3 14, +C4<00000000000000000000000000000011>;
P_0x27bfd80 .param/l "WL" 0 3 14, +C4<00000000000000000000000000000000>;
P_0x27bfdc0 .param/l "WR" 0 3 14, +C4<00000000000000000000000000000001>;
L_0x27ad330 .functor OR 1, L_0x27fb280, L_0x27fb530, C4<0>, C4<0>;
v0x27b1110_0 .net *"_ivl_0", 31 0, L_0x27eab40;  1 drivers
L_0x7fafc830a0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27b1600_0 .net *"_ivl_11", 29 0, L_0x7fafc830a0a8;  1 drivers
L_0x7fafc830a0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27b19a0_0 .net/2u *"_ivl_12", 31 0, L_0x7fafc830a0f0;  1 drivers
v0x27ac860_0 .net *"_ivl_16", 31 0, L_0x27fb140;  1 drivers
L_0x7fafc830a138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27acaa0_0 .net *"_ivl_19", 29 0, L_0x7fafc830a138;  1 drivers
L_0x7fafc830a180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x27acd00_0 .net/2u *"_ivl_20", 31 0, L_0x7fafc830a180;  1 drivers
v0x27ad480_0 .net *"_ivl_22", 0 0, L_0x27fb280;  1 drivers
v0x27e61c0_0 .net *"_ivl_24", 31 0, L_0x27fb400;  1 drivers
L_0x7fafc830a1c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e62a0_0 .net *"_ivl_27", 29 0, L_0x7fafc830a1c8;  1 drivers
L_0x7fafc830a210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x27e6380_0 .net/2u *"_ivl_28", 31 0, L_0x7fafc830a210;  1 drivers
L_0x7fafc830a018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e6460_0 .net *"_ivl_3", 29 0, L_0x7fafc830a018;  1 drivers
v0x27e6540_0 .net *"_ivl_30", 0 0, L_0x27fb530;  1 drivers
L_0x7fafc830a060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27e6600_0 .net/2u *"_ivl_4", 31 0, L_0x7fafc830a060;  1 drivers
v0x27e66e0_0 .net *"_ivl_8", 31 0, L_0x27fae40;  1 drivers
v0x27e67c0_0 .net "aaah", 0 0, L_0x27ad330;  alias, 1 drivers
v0x27e6880_0 .net "areset", 0 0, L_0x27acc90;  alias, 1 drivers
v0x27e6940_0 .net "bump_left", 0 0, v0x27e7f80_0;  alias, 1 drivers
v0x27e6b10_0 .net "bump_right", 0 0, v0x27e8020_0;  alias, 1 drivers
v0x27e6bd0_0 .net "clk", 0 0, v0x27ea1d0_0;  1 drivers
v0x27e6c90_0 .net "ground", 0 0, v0x27e8160_0;  alias, 1 drivers
v0x27e6d50_0 .var "next", 1 0;
v0x27e6e30_0 .var "state", 1 0;
v0x27e6f10_0 .net "walk_left", 0 0, L_0x27facb0;  alias, 1 drivers
v0x27e6fd0_0 .net "walk_right", 0 0, L_0x27faf80;  alias, 1 drivers
E_0x278ae00 .event posedge, v0x27e6880_0, v0x27e6bd0_0;
E_0x278a010 .event anyedge, v0x27e6e30_0, v0x27e6c90_0, v0x27e6940_0, v0x27e6b10_0;
L_0x27eab40 .concat [ 2 30 0 0], v0x27e6e30_0, L_0x7fafc830a018;
L_0x27facb0 .cmp/eq 32, L_0x27eab40, L_0x7fafc830a060;
L_0x27fae40 .concat [ 2 30 0 0], v0x27e6e30_0, L_0x7fafc830a0a8;
L_0x27faf80 .cmp/eq 32, L_0x27fae40, L_0x7fafc830a0f0;
L_0x27fb140 .concat [ 2 30 0 0], v0x27e6e30_0, L_0x7fafc830a138;
L_0x27fb280 .cmp/eq 32, L_0x27fb140, L_0x7fafc830a180;
L_0x27fb400 .concat [ 2 30 0 0], v0x27e6e30_0, L_0x7fafc830a1c8;
L_0x27fb530 .cmp/eq 32, L_0x27fb400, L_0x7fafc830a210;
S_0x27e7190 .scope module, "stim1" "stimulus_gen" 3 164, 3 39 0, S_0x27bf4b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "ground";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
L_0x27acc90 .functor BUFZ 1, v0x27e8250_0, C4<0>, C4<0>, C4<0>;
v0x27e7ee0_0 .net "areset", 0 0, L_0x27acc90;  alias, 1 drivers
v0x27e7f80_0 .var "bump_left", 0 0;
v0x27e8020_0 .var "bump_right", 0 0;
v0x27e80c0_0 .net "clk", 0 0, v0x27ea1d0_0;  alias, 1 drivers
v0x27e8160_0 .var "ground", 0 0;
v0x27e8250_0 .var "reset", 0 0;
v0x27e82f0_0 .net "tb_match", 0 0, L_0x27fc080;  alias, 1 drivers
v0x27e8390_0 .var "wavedrom_enable", 0 0;
v0x27e8430_0 .var "wavedrom_title", 511 0;
E_0x278a260/0 .event negedge, v0x27e6bd0_0;
E_0x278a260/1 .event posedge, v0x27e6bd0_0;
E_0x278a260 .event/or E_0x278a260/0, E_0x278a260/1;
S_0x27e74c0 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x27e7190;
 .timescale -12 -12;
v0x27e7720_0 .var/2u "arfail", 0 0;
v0x27e7800_0 .var "async", 0 0;
v0x27e78c0_0 .var/2u "datafail", 0 0;
v0x27e7960_0 .var/2u "srfail", 0 0;
E_0x276ca20 .event posedge, v0x27e6bd0_0;
E_0x27c9680 .event negedge, v0x27e6bd0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x276ca20;
    %wait E_0x276ca20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e8250_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276ca20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27c9680;
    %load/vec4 v0x27e82f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27e78c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27e8250_0, 0;
    %wait E_0x276ca20;
    %load/vec4 v0x27e82f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27e7720_0, 0, 1;
    %wait E_0x276ca20;
    %load/vec4 v0x27e82f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27e7960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27e8250_0, 0;
    %load/vec4 v0x27e7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27e7720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27e7800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27e78c0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27e7800_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27e7a20 .scope task, "wavedrom_start" "wavedrom_start" 3 79, 3 79 0, S_0x27e7190;
 .timescale -12 -12;
v0x27e7c20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27e7d00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 82, 3 82 0, S_0x27e7190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27e85b0 .scope module, "top_module1" "top_module" 3 181, 4 1 0, S_0x27bf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
enum0x276eb70 .enum4 (2)
   "WALK_LEFT" 2'b00,
   "WALK_RIGHT" 2'b01,
   "FALL" 2'b10
 ;
L_0x7fafc830a258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27e8920_0 .net/2u *"_ivl_0", 1 0, L_0x7fafc830a258;  1 drivers
L_0x7fafc830a2a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x27e8a20_0 .net/2u *"_ivl_4", 1 0, L_0x7fafc830a2a0;  1 drivers
L_0x7fafc830a2e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x27e8b00_0 .net/2u *"_ivl_8", 1 0, L_0x7fafc830a2e8;  1 drivers
v0x27e8bf0_0 .net "aaah", 0 0, L_0x27fbac0;  alias, 1 drivers
v0x27e8cb0_0 .net "areset", 0 0, L_0x27acc90;  alias, 1 drivers
v0x27e8df0_0 .net "bump_left", 0 0, v0x27e7f80_0;  alias, 1 drivers
v0x27e8ee0_0 .net "bump_right", 0 0, v0x27e8020_0;  alias, 1 drivers
v0x27e8fd0_0 .net "clk", 0 0, v0x27ea1d0_0;  alias, 1 drivers
v0x27e90c0_0 .var "current_state", 1 0;
v0x27e9230_0 .net "ground", 0 0, v0x27e8160_0;  alias, 1 drivers
v0x27e92d0_0 .var "next_state", 1 0;
v0x27e93b0_0 .net "walk_left", 0 0, L_0x27fb840;  alias, 1 drivers
v0x27e9470_0 .net "walk_right", 0 0, L_0x27fb930;  alias, 1 drivers
E_0x27c99a0 .event anyedge, v0x27e90c0_0, v0x27e6b10_0, v0x27e6940_0, v0x27e6c90_0;
L_0x27fb840 .cmp/eq 2, v0x27e90c0_0, L_0x7fafc830a258;
L_0x27fb930 .cmp/eq 2, v0x27e90c0_0, L_0x7fafc830a2a0;
L_0x27fbac0 .cmp/eq 2, v0x27e90c0_0, L_0x7fafc830a2e8;
S_0x27e9680 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 193, 3 193 0, S_0x27bf4b0;
 .timescale -12 -12;
E_0x27e9810 .event anyedge, v0x27ea3b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27ea3b0_0;
    %nor/r;
    %assign/vec4 v0x27ea3b0_0, 0;
    %wait E_0x27e9810;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27e7190;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27e8250_0, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27e8160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e8020_0, 0;
    %assign/vec4 v0x27e7f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27e7800_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27e74c0;
    %join;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x27e7f80_0, 0;
    %assign/vec4 v0x27e8020_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276ca20;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27e8160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e7f80_0, 0;
    %assign/vec4 v0x27e8020_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276ca20;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27e8160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e7f80_0, 0;
    %assign/vec4 v0x27e8020_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276ca20;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27e8160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e7f80_0, 0;
    %assign/vec4 v0x27e8020_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276ca20;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27e8160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e7f80_0, 0;
    %assign/vec4 v0x27e8020_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276ca20;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27e7d00;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27e8250_0, 0;
    %wait E_0x276ca20;
    %pushi/vec4 400, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x278a260;
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x27e7f80_0, 0;
    %assign/vec4 v0x27e8020_0, 0;
    %vpi_func 3 109 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x27e8160_0, 0;
    %vpi_func 3 110 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x27e8250_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 113 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27a7260;
T_5 ;
Ewait_0 .event/or E_0x278a010, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x27e6e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x27e6c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %load/vec4 v0x27e6940_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.7, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 9;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 9;
 ; End of false expr.
    %blend;
T_5.8;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0x27e6d50_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x27e6c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v0x27e6b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.11, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0x27e6d50_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x27e6c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 2;
    %store/vec4 v0x27e6d50_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x27e6c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 2;
    %store/vec4 v0x27e6d50_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x27a7260;
T_6 ;
    %wait E_0x278ae00;
    %load/vec4 v0x27e6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27e6e30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27e6d50_0;
    %assign/vec4 v0x27e6e30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27e85b0;
T_7 ;
    %wait E_0x278ae00;
    %load/vec4 v0x27e8cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27e90c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27e92d0_0;
    %assign/vec4 v0x27e90c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27e85b0;
T_8 ;
Ewait_1 .event/or E_0x27c99a0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x27e90c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %load/vec4 v0x27e90c0_0;
    %store/vec4 v0x27e92d0_0, 0, 2;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x27e8ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x27e8df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x27e9230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
T_8.10 ;
T_8.8 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x27e8df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x27e8ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x27e9230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
T_8.16 ;
T_8.14 ;
T_8.12 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x27e9230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.17, 4;
    %load/vec4 v0x27e90c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.19, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0x27e90c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.21, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
T_8.22 ;
T_8.20 ;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27e92d0_0, 0, 2;
T_8.18 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x27bf4b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ea1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ea3b0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x27bf4b0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x27ea1d0_0;
    %inv;
    %store/vec4 v0x27ea1d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x27bf4b0;
T_11 ;
    %vpi_call/w 3 156 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 157 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27e80c0_0, v0x27ea510_0, v0x27ea1d0_0, v0x27e9f60_0, v0x27ea090_0, v0x27ea130_0, v0x27ea270_0, v0x27ea760_0, v0x27ea6c0_0, v0x27ea8a0_0, v0x27ea800_0, v0x27e9ec0_0, v0x27e9e20_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x27bf4b0;
T_12 ;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 203 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_12.1 ;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 204 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 205 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_12.3 ;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 206 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 207 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_12.5 ;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 209 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 210 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 211 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x27bf4b0;
T_13 ;
    %wait E_0x278a260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ea310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea310_0, 4, 32;
    %load/vec4 v0x27ea470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 222 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea310_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ea310_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea310_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x27ea760_0;
    %load/vec4 v0x27ea760_0;
    %load/vec4 v0x27ea6c0_0;
    %xor;
    %load/vec4 v0x27ea760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea310_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea310_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x27ea8a0_0;
    %load/vec4 v0x27ea8a0_0;
    %load/vec4 v0x27ea800_0;
    %xor;
    %load/vec4 v0x27ea8a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 229 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea310_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea310_0, 4, 32;
T_13.8 ;
    %load/vec4 v0x27e9ec0_0;
    %load/vec4 v0x27e9ec0_0;
    %load/vec4 v0x27e9e20_0;
    %xor;
    %load/vec4 v0x27e9ec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 232 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea310_0, 4, 32;
T_13.14 ;
    %load/vec4 v0x27ea310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ea310_0, 4, 32;
T_13.12 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings2/lemmings2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/lemmings2/iter5/response0/top_module.sv";
