
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1111918824                       # Number of ticks simulated
final_tick                               400314060252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141116                       # Simulator instruction rate (inst/s)
host_op_rate                                   182553                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  26472                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374620                       # Number of bytes of host memory used
host_seconds                                 42003.80                       # Real time elapsed on the host
sim_insts                                  5927422782                       # Number of instructions simulated
sim_ops                                    7667938515                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        64256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        38016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        63360                       # Number of bytes read from this memory
system.physmem.bytes_read::total               258432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       123776                       # Number of bytes written to this memory
system.physmem.bytes_written::total            123776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          502                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          495                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2019                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             967                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  967                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57788391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18418611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3338373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     34189546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1496512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     56982577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               232419844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3338373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1496512                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21526751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         111317479                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              111317479                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         111317479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57788391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18418611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3338373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     34189546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1496512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     56982577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              343737323                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210177                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        87066                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80006                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199698                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        109665                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2422010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2159716     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27844      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32245      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17680      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20340      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11690      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7713      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20665      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124117      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2422010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.449919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       127342                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2084                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41183                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463878                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41183                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995050                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          19497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        98646                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258462                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2032931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6803345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6803345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          329825                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       472253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2422010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.564682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.257172                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1846411     76.23%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231202      9.55%     85.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124591      5.14%     90.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85785      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75336      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38689      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9355      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6120      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2422010                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1313     43.64%     55.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1350     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144782     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21291      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126782      9.27%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74645      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367666                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.512912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5162401                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1659593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27799                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41183                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14508                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1304                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140680                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75412                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.504691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092640                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.503550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       231095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22209                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2380827                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515321                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.332437                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1879330     78.94%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232739      9.78%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97570      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58504      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40162      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26309      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13807      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10785      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21621      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2380827                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21621                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3817177                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2957171                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 244463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.666468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.666468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.375028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.375028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068651                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          184153                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       150033                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19638                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        75719                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           70028                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           18450                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          891                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1787131                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1089011                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             184153                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        88478                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               223384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          61369                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        103579                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           111752                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2155114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.975615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1931730     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11683      0.54%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18774      0.87%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           28072      1.30%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           11804      0.55%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13867      0.64%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           14371      0.67%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10329      0.48%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          114484      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2155114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.069062                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.408409                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1764536                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       126841                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           221747                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1281                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40708                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        29986                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1320537                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40708                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1768928                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          52533                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        60243                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           218693                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        14000                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1317588                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          926                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2558                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         7019                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1256                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1802751                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6142967                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6142967                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1484123                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          318626                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          286                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            39926                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       133611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        73802                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3651                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14262                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1313064                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1225564                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2015                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       201450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       465429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2155114                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.253416                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1631892     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       212719      9.87%     85.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       117540      5.45%     91.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        76928      3.57%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        69998      3.25%     97.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        21615      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        15547      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5368      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3507      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2155114                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            357     12.06%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1236     41.77%     53.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1366     46.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1009131     82.34%     82.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        22542      1.84%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          136      0.01%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       121534      9.92%     94.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        72221      5.89%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1225564                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.459620                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2959                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002414                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4611216                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1514867                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1202968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1228523                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5931                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28448                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4946                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          959                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40708                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          40955                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1665                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1313350                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       133611                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        73802                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          150                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10590                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22746                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1207570                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       115167                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17994                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              187266                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          163877                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             72099                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.452872                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1203074                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1202968                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           712405                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1806714                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.451146                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394310                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       889562                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1084760                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       229554                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        19989                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2114406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.513033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.361634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1674613     79.20%     79.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       209524      9.91%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        87023      4.12%     93.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        44355      2.10%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        33192      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        19034      0.90%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        11714      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9705      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        25246      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2114406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       889562                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1084760                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                174019                       # Number of memory references committed
system.switch_cpus1.commit.loads               105163                       # Number of loads committed
system.switch_cpus1.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            150606                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           980775                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        21165                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        25246                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3403474                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2669352                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 511359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             889562                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1084760                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       889562                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.997512                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.997512                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.333610                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.333610                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5481914                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1643972                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1251130                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           272                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          217079                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       177683                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        22956                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        88087                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           83107                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21888                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1059                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2083750                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1215000                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             217079                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       104995                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               252117                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          63612                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         56372                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           129008                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        22808                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2432609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.613447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2180492     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           11562      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18233      0.75%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           24510      1.01%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           25995      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           21999      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           11638      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18525      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          119655      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2432609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081411                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455658                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2062618                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        77936                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           251511                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40162                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        35476                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1488967                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40162                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2068635                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          13830                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        50843                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           245884                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        13246                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1487747                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1696                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5872                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2076591                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6916910                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6916910                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1767217                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          309369                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            41408                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       140016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        74670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          837                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16665                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1484901                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1399882                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          405                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       182913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       443273                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2432609                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575465                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268338                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1841722     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       241720      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       122954      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        93722      3.85%     94.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        73526      3.02%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        29234      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18649      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         9736      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1346      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2432609                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            292     11.87%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           903     36.69%     48.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1266     51.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1177933     84.15%     84.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20785      1.48%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       126732      9.05%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        74258      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1399882                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.524994                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2461                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001758                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5235239                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1668188                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1376811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1402343                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2753                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        25105                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1535                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40162                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10909                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1166                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1485265                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       140016                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        74670                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           990                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        26103                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1378965                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       119155                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20917                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              193387                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          195418                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             74232                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.517149                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1376890                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1376811                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           791219                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2132456                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.516342                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1030429                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1267995                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       217274                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        23022                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2392447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.529999                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.377635                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1872435     78.26%     78.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       257570     10.77%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        97715      4.08%     93.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        46198      1.93%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        38616      1.61%     96.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        22688      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        20242      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8819      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        28164      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2392447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1030429                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1267995                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                188043                       # Number of memory references committed
system.switch_cpus2.commit.loads               114908                       # Number of loads committed
system.switch_cpus2.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            182804                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1142504                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        26125                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        28164                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3849539                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3010713                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 233864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1030429                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1267995                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1030429                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.587731                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.587731                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.386439                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.386439                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6204040                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1919518                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1379803                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          216997                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       177612                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22949                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        88050                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           83070                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21883                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1059                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2082994                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1214562                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             216997                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       104953                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               252025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63595                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         54728                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           128963                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2430107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.613862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.960085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2178082     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           11557      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18224      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           24504      1.01%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           25980      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           21991      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           11637      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           18519      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          119613      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2430107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081380                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.455494                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2061866                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        76288                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           251419                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40152                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        35465                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1488442                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40152                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2067881                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          13863                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        49168                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           245794                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        13240                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1487222                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1694                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2075886                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6914476                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6914476                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1766576                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          309305                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            41391                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       139966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          835                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16665                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1484376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1399377                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          403                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       182882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       443206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2430107                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.575850                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268742                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1839478     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       241601      9.94%     85.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       122884      5.06%     90.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        93695      3.86%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        73482      3.02%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        29236      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        18648      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9737      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1346      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2430107                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            292     11.87%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           903     36.69%     48.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1266     51.44%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1177503     84.14%     84.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20785      1.49%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       126689      9.05%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        74226      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1399377                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.524804                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2461                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001759                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5231725                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1667632                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1376305                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1401838                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2753                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        25102                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1535                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40152                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10938                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1174                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1484740                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       139966                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74638                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           996                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        26093                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1378459                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       119107                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20918                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              193307                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          195341                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             74200                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.516960                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1376384                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1376305                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           790935                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2131641                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.516152                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371045                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1030029                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1267513                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       217231                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        23015                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2389955                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.530350                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378059                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1870160     78.25%     78.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       257463     10.77%     89.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        97663      4.09%     93.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        46179      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        38600      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        22682      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        20237      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8813      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        28158      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2389955                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1030029                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1267513                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                187964                       # Number of memory references committed
system.switch_cpus3.commit.loads               114861                       # Number of loads committed
system.switch_cpus3.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            182730                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1142081                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        26120                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        28158                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3846528                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3009653                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 236366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1030029                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1267513                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1030029                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.588736                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.588736                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.386289                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.386289                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6201786                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1918841                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1379300                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          217495                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       178040                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        23010                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        88248                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           83263                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21933                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1063                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2087783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1217300                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             217495                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       105196                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               252606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63758                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         51737                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           129266                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2432588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.961166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2179982     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11587      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18273      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           24570      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           26033      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           22044      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11656      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           18555      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          119888      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2432588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081567                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.456521                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2066617                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        73336                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           251999                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40254                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35535                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1491803                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40254                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2072640                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13901                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        46168                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           246366                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13250                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1490586                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1689                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2080642                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6930140                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6930140                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1770557                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          310079                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            41460                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       140287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        74799                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          838                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16704                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1487732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1402510                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          403                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       183309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       444301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2432588                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576551                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269277                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1840585     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       242173      9.96%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       123207      5.06%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        93883      3.86%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        73665      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        29283      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        18689      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9759      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1344      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2432588                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            295     11.97%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           903     36.65%     48.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1266     51.38%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1180149     84.15%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20831      1.49%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       126970      9.05%     94.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        74386      5.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1402510                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525979                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2464                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001757                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5240475                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1671415                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1379391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1404974                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2765                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25161                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1539                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40254                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10944                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1195                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1488096                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       140287                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        74799                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1018                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26171                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1381549                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       119384                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20961                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              193745                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          195796                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             74361                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.518119                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1379470                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1379391                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           792719                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2136501                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.517309                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1032331                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1270343                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       217756                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23076                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2392334                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.531006                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378754                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1871359     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       258051     10.79%     89.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97898      4.09%     93.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        46278      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38677      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22736      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        20285      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8836      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        28214      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2392334                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1032331                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1270343                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                188382                       # Number of memory references committed
system.switch_cpus4.commit.loads               115122                       # Number of loads committed
system.switch_cpus4.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            183152                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1144602                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26170                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        28214                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3852206                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3016466                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 233885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1032331                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1270343                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1032331                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.582963                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.582963                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.387152                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.387152                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6215642                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1923188                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1382397                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          195245                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       175413                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17013                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       132240                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          128444                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10623                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2067356                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1112037                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             195245                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       139067                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               246987                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          56782                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         47675                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           126421                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        16467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2401686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.516066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.754675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2154699     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           38438      1.60%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18352      0.76%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           37910      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           10653      0.44%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           35458      1.48%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5126      0.21%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8502      0.35%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           92548      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2401686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073222                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.417044                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2043443                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        72370                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246317                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          266                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39287                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        17310                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1234656                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1677                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39287                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2046502                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          47927                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        15936                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           243483                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8548                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1231914                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1031                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         6776                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1605938                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5568068                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5568068                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1264325                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          341613                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19030                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       231003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        33370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          302                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7447                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1223553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1132297                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1197                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       246565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       522954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2401686                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.471459                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.081690                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1905891     79.36%     79.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       150900      6.28%     85.64% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       171732      7.15%     92.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        97318      4.05%     96.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        48661      2.03%     98.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        12714      0.53%     99.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        13829      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          337      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          304      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2401686                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           1902     57.79%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           782     23.76%     81.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          607     18.44%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       882536     77.94%     77.94% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         8183      0.72%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       208667     18.43%     97.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        32837      2.90%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1132297                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.424642                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3291                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002906                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4670768                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1470299                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1101106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1135588                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          879                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        51190                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1384                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39287                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          37213                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1021                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1223718                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       231003                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        33370                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10598                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        17983                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1117124                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       205539                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        15173                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              238355                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          170199                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             32816                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.418952                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1101493                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1101106                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           668686                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1423485                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.412945                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.469753                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       872901                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       974737                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       249036                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        16718                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2362399                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.412605                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.282635                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2003273     84.80%     84.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       138604      5.87%     90.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        91415      3.87%     94.53% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        28090      1.19%     95.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        49067      2.08%     97.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5         8779      0.37%     98.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         5797      0.25%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4904      0.21%     98.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        32470      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2362399                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       872901                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        974737                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                211799                       # Number of memory references committed
system.switch_cpus5.commit.loads               179813                       # Number of loads committed
system.switch_cpus5.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            150416                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           849149                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        32470                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3553689                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2486863                       # The number of ROB writes
system.switch_cpus5.timesIdled                  48259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 264787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             872901                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               974737                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       872901                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.054726                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.054726                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.327362                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.327362                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5203348                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1427691                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1321661                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          199101                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       179258                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12366                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        87904                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           69228                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10734                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          543                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2088788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1248475                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             199101                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        79962                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               246050                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39471                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        138875                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           121706                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12218                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2500525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.586493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.909660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2254475     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            8580      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18064      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7379      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           40008      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           36011      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6853      0.27%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           14750      0.59%     95.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          114405      4.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2500525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074668                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.468212                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2074818                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       153330                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           244931                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          856                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26586                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17610                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1462909                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1405                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26586                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2077807                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         131313                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        13862                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           242923                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8030                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1460713                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3195                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3103                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1723022                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6872606                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6872606                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1488250                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          234761                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          176                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            21830                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       341392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       171358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1622                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8517                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1455706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1386494                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1287                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       136454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       334558                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2500525                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.554481                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.348972                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2005042     80.18%     80.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       150156      6.00%     86.19% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       121883      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        52798      2.11%     93.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        66488      2.66%     95.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        63269      2.53%     98.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        36109      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3013      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1767      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2500525                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3462     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         26755     86.25%     97.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          802      2.59%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       873620     63.01%     63.01% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12045      0.87%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           82      0.01%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       330284     23.82%     87.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       170463     12.29%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1386494                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.519973                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              31019                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022372                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5305818                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1592404                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1372484                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1417513                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2511                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        17624                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2070                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26586                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         126681                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1968                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1455894                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       341392                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       171358                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14104                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1375410                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       328974                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11083                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              499384                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          179954                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            170410                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.515816                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1372612                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1372484                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           742848                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1468248                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.514719                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.505942                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1104399                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1297786                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       158212                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          169                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12386                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2473939                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524583                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.345548                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2001949     80.92%     80.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       173321      7.01%     87.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        80983      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        79589      3.22%     94.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        21535      0.87%     95.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        91844      3.71%     99.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7136      0.29%     99.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5100      0.21%     99.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12482      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2473939                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1104399                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1297786                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                493053                       # Number of memory references committed
system.switch_cpus6.commit.loads               323768                       # Number of loads committed
system.switch_cpus6.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            171488                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1153948                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        12576                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12482                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3917442                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2938605                       # The number of ROB writes
system.switch_cpus6.timesIdled                  46977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 165948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1104399                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1297786                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1104399                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.414411                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.414411                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.414180                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.414180                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6790646                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1599407                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1732526                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          184171                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       150103                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        19879                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        75956                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           70316                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           18476                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          898                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1792080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1089803                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             184171                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        88792                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               223692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61865                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        103418                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           112185                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        19904                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2160465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.974041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1936773     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11715      0.54%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18846      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           28175      1.30%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           11756      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           13775      0.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           14617      0.68%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10309      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          114499      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2160465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.069069                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.408706                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1769307                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       126870                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           221976                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1348                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         40963                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        29936                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1321801                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1079                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         40963                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1773773                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          54130                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        58338                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           218909                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        14343                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1318715                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          902                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2596                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         7207                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1350                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1804134                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6148461                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6148461                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1485708                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          318426                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          287                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          151                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40575                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       133937                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        73812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3669                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14251                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1314225                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1226669                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2079                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       200793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       465414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2160465                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.567780                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.252823                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1636668     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       213423      9.88%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       117207      5.43%     91.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        76834      3.56%     94.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        70196      3.25%     97.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        21629      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        15642      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5379      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3487      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2160465                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            359     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1251     41.77%     53.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1385     46.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1010082     82.34%     82.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        22534      1.84%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          136      0.01%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       121633      9.92%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        72284      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1226669                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.460034                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2995                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002442                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4618877                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1515372                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1204015                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1229664                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         5867                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        28673                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4900                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          953                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         40963                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          42304                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1712                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1314512                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           31                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       133937                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        73812                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          151                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           925                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10808                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23057                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1208611                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       115276                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18058                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              187434                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          163926                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             72158                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.453262                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1204138                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1204015                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           712789                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1809052                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.451538                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394012                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       890468                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1085878                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       229551                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20229                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2119502                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.512327                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.361064                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1679380     79.23%     79.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       209679      9.89%     89.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        87060      4.11%     93.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        44274      2.09%     95.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        33291      1.57%     96.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19093      0.90%     97.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        11751      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9670      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25304      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2119502                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       890468                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1085878                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                174176                       # Number of memory references committed
system.switch_cpus7.commit.loads               105264                       # Number of loads committed
system.switch_cpus7.commit.membars                136                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            150768                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           981779                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        21187                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25304                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3409627                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2671836                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 506008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             890468                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1085878                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       890468                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.994462                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.994462                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.333950                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.333950                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5487095                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1645385                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1252081                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           272                       # number of misc regfile writes
system.l20.replacements                           150                       # number of replacements
system.l20.tagsinuse                      4094.524676                       # Cycle average of tags in use
system.l20.total_refs                          260982                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          257.504037                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    23.209247                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    72.181373                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3741.630020                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.017622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.913484                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          447                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l20.Writeback_hits::total                  249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          450                       # number of demand (read+write) hits
system.l20.demand_hits::total                     451                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          450                       # number of overall hits
system.l20.overall_hits::total                    451                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          126                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l20.demand_misses::total                   150                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l20.overall_misses::total                  150                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     24563447                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     63940051                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       88503498                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     24563447                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     63940051                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        88503498                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     24563447                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     63940051                       # number of overall miss cycles
system.l20.overall_miss_latency::total       88503498                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          576                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          576                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.219895                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218750                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218750                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 507460.722222                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 590023.320000                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 507460.722222                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 590023.320000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 507460.722222                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 590023.320000                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  92                       # number of writebacks
system.l20.writebacks::total                       92                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          126                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          126                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     54889771                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     77729197                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     54889771                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     77729197                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     54889771                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     77729197                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 435633.103175                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 518194.646667                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 435633.103175                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 518194.646667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 435633.103175                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 518194.646667                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           520                       # number of replacements
system.l21.tagsinuse                      4090.836827                       # Cycle average of tags in use
system.l21.total_refs                          318379                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4613                       # Sample count of references to valid blocks.
system.l21.avg_refs                         69.017776                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          308.558937                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.596683                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   223.752496                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3544.928711                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.075332                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003075                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.054627                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000244                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.865461                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998739                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          512                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    512                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             508                       # number of Writeback hits
system.l21.Writeback_hits::total                  508                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          512                       # number of demand (read+write) hits
system.l21.demand_hits::total                     512                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          512                       # number of overall hits
system.l21.overall_hits::total                    512                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          457                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  470                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           45                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 45                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          502                       # number of demand (read+write) misses
system.l21.demand_misses::total                   515                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          502                       # number of overall misses
system.l21.overall_misses::total                  515                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7713404                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    260694766                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      268408170                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     19203890                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     19203890                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7713404                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    279898656                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       287612060                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7713404                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    279898656                       # number of overall miss cycles
system.l21.overall_miss_latency::total      287612060                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          969                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                982                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          508                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              508                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           45                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               45                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         1014                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                1027                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         1014                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               1027                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.471620                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.478615                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.495069                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.501461                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.495069                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.501461                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 593338.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 570448.065646                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 571081.212766                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 426753.111111                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 426753.111111                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 593338.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 557567.043825                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 558470.019417                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 593338.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 557567.043825                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 558470.019417                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 309                       # number of writebacks
system.l21.writebacks::total                      309                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          457                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             470                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           45                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            45                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          502                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              515                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          502                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             515                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6773419                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    227704566                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    234477985                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data     15955816                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     15955816                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6773419                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    243660382                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    250433801                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6773419                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    243660382                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    250433801                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.471620                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.478615                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.495069                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.501461                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.495069                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.501461                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 521032.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 498259.444201                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 498889.329787                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 354573.688889                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 354573.688889                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 521032.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 485379.247012                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 486279.225243                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 521032.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 485379.247012                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 486279.225243                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           111                       # number of replacements
system.l22.tagsinuse                      4095.726835                       # Cycle average of tags in use
system.l22.total_refs                          193717                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l22.avg_refs                         46.079210                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           91.633840                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.815906                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    39.888305                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3949.388783                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.022372                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003617                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.009738                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.964206                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999933                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          320                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    321                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l22.Writeback_hits::total                  102                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          323                       # number of demand (read+write) hits
system.l22.demand_hits::total                     324                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          323                       # number of overall hits
system.l22.overall_hits::total                    324                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           84                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           84                       # number of demand (read+write) misses
system.l22.demand_misses::total                   111                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           84                       # number of overall misses
system.l22.overall_misses::total                  111                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     33511406                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     49843222                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       83354628                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     33511406                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     49843222                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        83354628                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     33511406                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     49843222                       # number of overall miss cycles
system.l22.overall_miss_latency::total       83354628                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           28                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          404                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                432                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           28                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          407                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 435                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           28                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          407                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                435                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207921                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.256944                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206388                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.255172                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.964286                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206388                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.255172                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1241163.185185                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 593371.690476                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 750942.594595                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1241163.185185                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 593371.690476                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 750942.594595                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1241163.185185                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 593371.690476                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 750942.594595                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  50                       # number of writebacks
system.l22.writebacks::total                       50                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           84                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           84                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           84                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     31572806                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     43812022                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     75384828                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     31572806                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     43812022                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     75384828                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     31572806                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     43812022                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     75384828                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.207921                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.256944                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206388                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.255172                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.964286                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206388                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.255172                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1169363.185185                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 521571.690476                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 679142.594595                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1169363.185185                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 521571.690476                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 679142.594595                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1169363.185185                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 521571.690476                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 679142.594595                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           111                       # number of replacements
system.l23.tagsinuse                      4095.727833                       # Cycle average of tags in use
system.l23.total_refs                          193717                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l23.avg_refs                         46.079210                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           91.635177                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    14.811487                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    39.864656                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3949.416513                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022372                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003616                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.009733                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.964213                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999934                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          320                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    321                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l23.Writeback_hits::total                  102                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          323                       # number of demand (read+write) hits
system.l23.demand_hits::total                     324                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          323                       # number of overall hits
system.l23.overall_hits::total                    324                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           84                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           84                       # number of demand (read+write) misses
system.l23.demand_misses::total                   111                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           84                       # number of overall misses
system.l23.overall_misses::total                  111                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     33264659                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     49076074                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       82340733                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     33264659                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     49076074                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        82340733                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     33264659                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     49076074                       # number of overall miss cycles
system.l23.overall_miss_latency::total       82340733                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          404                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                432                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          407                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 435                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          407                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                435                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.207921                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.256944                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.206388                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.255172                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.206388                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.255172                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1232024.407407                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 584238.976190                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 741808.405405                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1232024.407407                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 584238.976190                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 741808.405405                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1232024.407407                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 584238.976190                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 741808.405405                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  50                       # number of writebacks
system.l23.writebacks::total                       50                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           84                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           84                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           84                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     31325104                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     43040530                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     74365634                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     31325104                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     43040530                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     74365634                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     31325104                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     43040530                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     74365634                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.207921                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.256944                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.206388                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.255172                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.206388                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.255172                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1160189.037037                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 512387.261905                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 669960.666667                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1160189.037037                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 512387.261905                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 669960.666667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1160189.037037                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 512387.261905                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 669960.666667                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           111                       # number of replacements
system.l24.tagsinuse                      4095.721922                       # Cycle average of tags in use
system.l24.total_refs                          193719                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l24.avg_refs                         46.079686                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           91.627274                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.837075                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    39.944692                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3949.312880                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.022370                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003622                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.009752                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.964188                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999932                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          322                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    323                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l24.Writeback_hits::total                  102                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          325                       # number of demand (read+write) hits
system.l24.demand_hits::total                     326                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          325                       # number of overall hits
system.l24.overall_hits::total                    326                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           84                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           84                       # number of demand (read+write) misses
system.l24.demand_misses::total                   111                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           84                       # number of overall misses
system.l24.overall_misses::total                  111                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33556802                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     47578951                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       81135753                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33556802                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     47578951                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        81135753                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33556802                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     47578951                       # number of overall miss cycles
system.l24.overall_miss_latency::total       81135753                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          406                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                434                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          409                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 437                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          409                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                437                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206897                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.255760                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.205379                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.254005                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.205379                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.254005                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1242844.518519                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 566416.083333                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 730952.729730                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1242844.518519                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 566416.083333                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 730952.729730                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1242844.518519                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 566416.083333                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 730952.729730                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  50                       # number of writebacks
system.l24.writebacks::total                       50                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           84                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           84                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           84                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     31618202                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     41545470                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     73163672                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     31618202                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     41545470                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     73163672                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     31618202                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     41545470                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     73163672                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206897                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.255760                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.205379                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.254005                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.205379                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.254005                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1171044.518519                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 494588.928571                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 659132.180180                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1171044.518519                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 494588.928571                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 659132.180180                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1171044.518519                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 494588.928571                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 659132.180180                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           187                       # number of replacements
system.l25.tagsinuse                      4095.705083                       # Cycle average of tags in use
system.l25.total_refs                           75391                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4283                       # Sample count of references to valid blocks.
system.l25.avg_refs                         17.602382                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.278576                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    24.605289                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    91.158269                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3901.662949                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019111                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006007                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.022255                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.952554                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999928                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          407                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    408                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              61                       # number of Writeback hits
system.l25.Writeback_hits::total                   61                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          410                       # number of demand (read+write) hits
system.l25.demand_hits::total                     411                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          410                       # number of overall hits
system.l25.overall_hits::total                    411                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          160                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  187                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          160                       # number of demand (read+write) misses
system.l25.demand_misses::total                   187                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          160                       # number of overall misses
system.l25.overall_misses::total                  187                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     24415364                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     73287032                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       97702396                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     24415364                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     73287032                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        97702396                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     24415364                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     73287032                       # number of overall miss cycles
system.l25.overall_miss_latency::total       97702396                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          567                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                595                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           61                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               61                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          570                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 598                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          570                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                598                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.282187                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.314286                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.280702                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.312709                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.280702                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.312709                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 904272.740741                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 458043.950000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 522472.705882                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 904272.740741                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 458043.950000                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 522472.705882                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 904272.740741                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 458043.950000                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 522472.705882                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  34                       # number of writebacks
system.l25.writebacks::total                       34                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          160                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             187                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          160                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              187                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          160                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             187                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     22476764                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     61795872                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     84272636                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     22476764                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     61795872                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     84272636                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     22476764                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     61795872                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     84272636                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.282187                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.314286                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.280702                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.312709                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.280702                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.312709                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 832472.740741                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 386224.200000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 450655.807487                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 832472.740741                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 386224.200000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 450655.807487                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 832472.740741                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 386224.200000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 450655.807487                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           326                       # number of replacements
system.l26.tagsinuse                      4095.706719                       # Cycle average of tags in use
system.l26.total_refs                          225276                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4422                       # Sample count of references to valid blocks.
system.l26.avg_refs                         50.944369                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.568493                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    23.139680                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   173.352159                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3888.646387                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002580                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005649                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.042322                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.949377                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999928                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          536                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    537                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             227                       # number of Writeback hits
system.l26.Writeback_hits::total                  227                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          539                       # number of demand (read+write) hits
system.l26.demand_hits::total                     540                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          539                       # number of overall hits
system.l26.overall_hits::total                    540                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           29                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          297                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  326                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           29                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          297                       # number of demand (read+write) misses
system.l26.demand_misses::total                   326                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           29                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          297                       # number of overall misses
system.l26.overall_misses::total                  326                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     24713400                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    153880152                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      178593552                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     24713400                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    153880152                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       178593552                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     24713400                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    153880152                       # number of overall miss cycles
system.l26.overall_miss_latency::total      178593552                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          833                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                863                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          227                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              227                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          836                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 866                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          836                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                866                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.966667                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.356543                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.377752                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.966667                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.355263                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.376443                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.966667                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.355263                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.376443                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 852186.206897                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 518114.989899                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 547832.981595                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 852186.206897                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 518114.989899                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 547832.981595                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 852186.206897                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 518114.989899                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 547832.981595                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  79                       # number of writebacks
system.l26.writebacks::total                       79                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          297                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             326                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          297                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              326                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          297                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             326                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     22630321                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    132540102                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    155170423                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     22630321                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    132540102                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    155170423                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     22630321                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    132540102                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    155170423                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.356543                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.377752                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.966667                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.355263                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.376443                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.966667                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.355263                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.376443                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 780355.896552                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 446262.969697                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 475982.892638                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 780355.896552                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 446262.969697                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 475982.892638                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 780355.896552                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 446262.969697                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 475982.892638                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           512                       # number of replacements
system.l27.tagsinuse                      4090.405033                       # Cycle average of tags in use
system.l27.total_refs                          318374                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4604                       # Sample count of references to valid blocks.
system.l27.avg_refs                         69.151607                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          309.759442                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.594765                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   221.922686                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.inst                    1                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3545.128139                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.075625                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003075                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.054180                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.inst            0.000244                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.865510                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.998634                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          510                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    510                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             507                       # number of Writeback hits
system.l27.Writeback_hits::total                  507                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            1                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.data          511                       # number of demand (read+write) hits
system.l27.demand_hits::total                     511                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          511                       # number of overall hits
system.l27.overall_hits::total                    511                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          446                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  459                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           49                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 49                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          495                       # number of demand (read+write) misses
system.l27.demand_misses::total                   508                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          495                       # number of overall misses
system.l27.overall_misses::total                  508                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      7230342                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    248945555                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      256175897                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     19913276                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     19913276                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      7230342                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    268858831                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       276089173                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      7230342                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    268858831                       # number of overall miss cycles
system.l27.overall_miss_latency::total      276089173                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          956                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                969                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          507                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              507                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           50                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         1006                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                1019                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         1006                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               1019                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.466527                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.473684                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.980000                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.980000                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.492048                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.498528                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.492048                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.498528                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 556180.153846                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 558173.890135                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 558117.422658                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 406393.387755                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 406393.387755                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 556180.153846                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 543149.153535                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 543482.624016                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 556180.153846                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 543149.153535                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 543482.624016                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 303                       # number of writebacks
system.l27.writebacks::total                      303                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          446                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             459                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           49                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            49                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          495                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              508                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          495                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             508                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      6296942                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    216906993                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    223203935                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data     16394179                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total     16394179                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      6296942                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    233301172                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    239598114                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      6296942                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    233301172                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    239598114                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.466527                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.473684                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.980000                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.980000                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.492048                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.498528                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.492048                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.498528                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 484380.153846                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 486338.549327                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 486283.082789                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 334575.081633                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 334575.081633                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 484380.153846                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 471315.498990                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 471649.830709                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 484380.153846                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 471315.498990                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 471649.830709                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.169681                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.564103                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.169681                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038733                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125188                       # number of overall hits
system.cpu0.icache.overall_hits::total         125188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     38887606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38887606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   576                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203603                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              142071.638221                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.212116                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.787884                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.715672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.284328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72615                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159502                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    412690485                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    412690485                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     39353433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39353433                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    452043918                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    452043918                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    452043918                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    452043918                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213166.572831                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213166.572831                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 485844.851852                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 485844.851852                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 224116.964799                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 224116.964799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 224116.964799                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 224116.964799                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       107868                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu0.dcache.writebacks::total              249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     94270455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     94270455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     94462755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     94462755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     94462755                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     94462755                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164520.863874                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164520.863874                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 163997.838542                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 163997.838542                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 163997.838542                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 163997.838542                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.595838                       # Cycle average of tags in use
system.cpu1.icache.total_refs               753303582                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1497621.435388                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.595838                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020186                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805442                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       111738                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         111738                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       111738                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          111738                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       111738                       # number of overall hits
system.cpu1.icache.overall_hits::total         111738                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8167917                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8167917                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8167917                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8167917                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8167917                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8167917                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       111752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       111752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       111752                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       111752                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       111752                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       111752                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000125                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000125                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 583422.642857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 583422.642857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 583422.642857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 583422.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 583422.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 583422.642857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7821609                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7821609                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7821609                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7821609                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7821609                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7821609                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 601662.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 601662.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 601662.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 601662.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 601662.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 601662.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1014                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125518779                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1270                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              98833.684252                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   190.079119                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    65.920881                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.742497                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.257503                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        84395                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          84395                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        68064                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68064                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          136                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       152459                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          152459                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       152459                       # number of overall hits
system.cpu1.dcache.overall_hits::total         152459                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2407                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2407                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          431                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          431                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2838                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2838                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2838                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2838                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    795737048                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    795737048                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    176294969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    176294969                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    972032017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    972032017                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    972032017                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    972032017                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        86802                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        86802                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        68495                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68495                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       155297                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       155297                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       155297                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       155297                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027730                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006292                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006292                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018275                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018275                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018275                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018275                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 330592.874117                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 330592.874117                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 409037.051044                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 409037.051044                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 342505.996124                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 342505.996124                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 342505.996124                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 342505.996124                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          508                       # number of writebacks
system.cpu1.dcache.writebacks::total              508                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1438                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1438                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          386                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          386                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1824                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1824                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          969                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          969                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           45                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1014                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1014                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    298724473                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    298724473                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     19577390                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     19577390                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    318301863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    318301863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    318301863                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    318301863                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006529                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006529                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006529                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006529                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 308281.189886                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 308281.189886                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 435053.111111                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 435053.111111                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 313907.162722                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 313907.162722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 313907.162722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 313907.162722                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               489.905160                       # Cycle average of tags in use
system.cpu2.icache.total_refs               749562916                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1490184.723658                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.905160                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023886                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.785104                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       128973                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         128973                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       128973                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          128973                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       128973                       # number of overall hits
system.cpu2.icache.overall_hits::total         128973                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.cpu2.icache.overall_misses::total           35                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     36630695                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     36630695                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     36630695                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     36630695                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     36630695                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     36630695                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       129008                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       129008                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       129008                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       129008                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       129008                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       129008                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000271                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000271                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1046591.285714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1046591.285714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1046591.285714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1046591.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1046591.285714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1046591.285714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           28                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           28                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     33808333                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     33808333                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     33808333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     33808333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     33808333                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     33808333                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1207440.464286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1207440.464286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1207440.464286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1207440.464286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1207440.464286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1207440.464286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   407                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               113240211                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   663                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              170799.714932                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   140.421430                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   115.578570                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.548521                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.451479                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        87558                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          87558                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        72777                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         72777                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          177                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       160335                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          160335                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       160335                       # number of overall hits
system.cpu2.dcache.overall_hits::total         160335                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1286                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1286                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1302                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1302                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1302                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1302                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    239305974                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    239305974                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1266368                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1266368                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    240572342                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    240572342                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    240572342                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    240572342                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        88844                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        88844                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        72793                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        72793                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       161637                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       161637                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       161637                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       161637                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014475                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014475                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008055                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008055                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008055                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008055                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 186085.516330                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 186085.516330                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        79148                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        79148                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 184771.384025                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 184771.384025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 184771.384025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 184771.384025                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu2.dcache.writebacks::total              102                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          882                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          895                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          895                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          895                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          895                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          404                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          407                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     71390385                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     71390385                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     71582685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     71582685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     71582685                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     71582685                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004547                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004547                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002518                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002518                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002518                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002518                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 176708.873762                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 176708.873762                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 175878.832924                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 175878.832924                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 175878.832924                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 175878.832924                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               489.900411                       # Cycle average of tags in use
system.cpu3.icache.total_refs               749562870                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1490184.632207                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    14.900411                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.023879                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.785097                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       128927                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         128927                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       128927                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          128927                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       128927                       # number of overall hits
system.cpu3.icache.overall_hits::total         128927                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.cpu3.icache.overall_misses::total           36                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     37612401                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37612401                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     37612401                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37612401                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     37612401                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37612401                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       128963                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       128963                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       128963                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       128963                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       128963                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       128963                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000279                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000279                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1044788.916667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1044788.916667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1044788.916667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1044788.916667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1044788.916667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1044788.916667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33557507                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33557507                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33557507                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33557507                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33557507                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33557507                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1198482.392857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1198482.392857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1198482.392857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1198482.392857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1198482.392857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1198482.392857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   407                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               113240147                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   663                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170799.618401                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   140.369459                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   115.630541                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.548318                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.451682                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        87525                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          87525                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        72746                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         72746                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          177                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          176                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       160271                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          160271                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       160271                       # number of overall hits
system.cpu3.dcache.overall_hits::total         160271                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1286                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1286                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           16                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1302                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1302                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1302                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1302                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    241070289                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    241070289                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1268304                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1268304                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    242338593                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    242338593                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    242338593                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    242338593                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        88811                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        88811                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        72762                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        72762                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       161573                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       161573                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       161573                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       161573                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014480                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014480                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000220                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008058                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008058                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008058                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008058                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 187457.456454                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 187457.456454                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data        79269                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        79269                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 186127.951613                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 186127.951613                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 186127.951613                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 186127.951613                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu3.dcache.writebacks::total              102                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          882                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          895                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          895                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          895                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          895                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          404                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     70623647                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     70623647                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     70815947                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     70815947                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     70815947                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     70815947                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004549                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004549                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002519                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002519                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002519                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002519                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 174811.007426                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 174811.007426                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 173994.955774                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 173994.955774                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 173994.955774                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 173994.955774                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.927970                       # Cycle average of tags in use
system.cpu4.icache.total_refs               749563173                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1490185.234592                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.927970                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023923                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.785141                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       129230                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         129230                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       129230                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          129230                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       129230                       # number of overall hits
system.cpu4.icache.overall_hits::total         129230                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.cpu4.icache.overall_misses::total           36                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     37596052                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     37596052                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     37596052                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     37596052                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     37596052                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     37596052                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       129266                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       129266                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       129266                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       129266                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       129266                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       129266                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000278                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000278                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000278                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000278                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1044334.777778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1044334.777778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1044334.777778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1044334.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1044334.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1044334.777778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     33849568                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33849568                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     33849568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33849568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     33849568                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33849568                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1208913.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1208913.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   409                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               113240489                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   665                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              170286.449624                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   140.498708                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   115.501292                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.548823                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.451177                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        87711                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          87711                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        72902                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         72902                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          176                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       160613                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          160613                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       160613                       # number of overall hits
system.cpu4.dcache.overall_hits::total         160613                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1290                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1306                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1306                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1306                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1306                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    242474741                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    242474741                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1266992                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1266992                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    243741733                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    243741733                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    243741733                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    243741733                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        89001                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        89001                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72918                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72918                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       161919                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       161919                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       161919                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       161919                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014494                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014494                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000219                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000219                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008066                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008066                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008066                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008066                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 187964.915504                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 187964.915504                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        79187                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        79187                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186632.261103                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186632.261103                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186632.261103                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186632.261103                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu4.dcache.writebacks::total              102                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          884                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          897                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          897                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          897                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          897                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          406                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          409                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          409                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     69254859                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     69254859                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     69447159                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     69447159                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     69447159                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     69447159                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 170578.470443                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 170578.470443                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               550.604528                       # Cycle average of tags in use
system.cpu5.icache.total_refs               646509946                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1166985.462094                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    25.487333                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.117195                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.040845                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841534                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.882379                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       126385                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         126385                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       126385                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          126385                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       126385                       # number of overall hits
system.cpu5.icache.overall_hits::total         126385                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     28376977                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     28376977                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     28376977                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     28376977                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     28376977                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     28376977                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       126421                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       126421                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       126421                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       126421                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       126421                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       126421                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000285                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000285                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000285                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000285                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000285                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000285                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 788249.361111                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 788249.361111                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 788249.361111                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 788249.361111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 788249.361111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 788249.361111                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     24705565                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     24705565                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     24705565                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     24705565                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     24705565                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     24705565                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 882341.607143                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 882341.607143                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 882341.607143                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 882341.607143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 882341.607143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 882341.607143                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   570                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               151270765                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   826                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              183136.519370                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   152.288848                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   103.711152                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.594878                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.405122                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       189184                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         189184                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        31815                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         31815                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           77                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           76                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       220999                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          220999                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       220999                       # number of overall hits
system.cpu5.dcache.overall_hits::total         220999                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1910                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1910                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           11                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1921                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1921                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1921                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1921                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    435127858                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    435127858                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       944203                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       944203                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    436072061                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    436072061                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    436072061                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    436072061                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       191094                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       191094                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       222920                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       222920                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       222920                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       222920                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009995                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009995                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000346                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000346                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008617                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008617                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008617                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008617                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227815.632461                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227815.632461                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85836.636364                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85836.636364                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 227002.634565                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 227002.634565                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 227002.634565                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 227002.634565                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           61                       # number of writebacks
system.cpu5.dcache.writebacks::total               61                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1343                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1343                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            8                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1351                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1351                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1351                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1351                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          567                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          567                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          570                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          570                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          570                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          570                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    101344473                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    101344473                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    101536773                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    101536773                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    101536773                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    101536773                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002967                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002967                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002557                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002557                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002557                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002557                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 178738.047619                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 178738.047619                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 178134.689474                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 178134.689474                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 178134.689474                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 178134.689474                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               565.513460                       # Cycle average of tags in use
system.cpu6.icache.total_refs               768704995                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   573                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1341544.493892                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    23.764412                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.749048                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.038084                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.868188                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.906272                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       121663                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         121663                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       121663                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          121663                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       121663                       # number of overall hits
system.cpu6.icache.overall_hits::total         121663                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     33040008                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     33040008                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     33040008                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     33040008                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     33040008                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     33040008                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       121706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       121706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       121706                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       121706                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       121706                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       121706                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000353                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000353                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000353                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000353                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000353                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 768372.279070                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 768372.279070                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 768372.279070                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 768372.279070                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 768372.279070                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 768372.279070                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     25024912                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     25024912                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     25024912                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     25024912                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     25024912                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     25024912                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000246                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000246                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000246                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000246                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000246                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 834163.733333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 834163.733333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 834163.733333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 834163.733333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 834163.733333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 834163.733333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   836                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               289297769                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1092                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              264924.696886                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   110.964238                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   145.035762                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433454                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566546                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       310356                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         310356                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       169095                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        169095                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           85                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           84                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       479451                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          479451                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       479451                       # number of overall hits
system.cpu6.dcache.overall_hits::total         479451                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2948                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2948                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           15                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2963                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2963                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2963                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2963                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    727122552                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    727122552                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2577780                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2577780                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    729700332                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    729700332                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    729700332                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    729700332                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       313304                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       313304                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       169110                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       169110                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       482414                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       482414                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       482414                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       482414                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009409                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009409                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000089                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.006142                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.006142                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.006142                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.006142                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 246649.440977                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 246649.440977                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data       171852                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total       171852                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 246270.783665                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 246270.783665                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 246270.783665                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 246270.783665                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu6.dcache.writebacks::total              227                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2115                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2115                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2127                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2127                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2127                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2127                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          833                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          833                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          836                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          836                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          836                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          836                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    193048040                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    193048040                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    193240340                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    193240340                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    193240340                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    193240340                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002659                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002659                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001733                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001733                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001733                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001733                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 231750.348139                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 231750.348139                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 231148.732057                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 231148.732057                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 231148.732057                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 231148.732057                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               502.593926                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753304015                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1497622.296223                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.593926                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020183                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.805439                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       112171                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         112171                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       112171                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          112171                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       112171                       # number of overall hits
system.cpu7.icache.overall_hits::total         112171                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7692718                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7692718                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7692718                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7692718                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7692718                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7692718                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       112185                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       112185                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       112185                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       112185                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       112185                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       112185                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000125                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000125                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000125                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000125                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 549479.857143                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 549479.857143                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 549479.857143                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 549479.857143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 549479.857143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 549479.857143                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            1                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            1                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7338440                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7338440                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7338440                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7338440                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7338440                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7338440                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 564495.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 564495.384615                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 564495.384615                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 564495.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 564495.384615                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 564495.384615                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1006                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125518986                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1262                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              99460.369255                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   190.188277                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    65.811723                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.742923                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.257077                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        84546                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          84546                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        68120                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         68120                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          142                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          136                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       152666                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          152666                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       152666                       # number of overall hits
system.cpu7.dcache.overall_hits::total         152666                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2403                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2403                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          431                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          431                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2834                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2834                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2834                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2834                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    790179160                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    790179160                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    171211730                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    171211730                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    961390890                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    961390890                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    961390890                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    961390890                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        86949                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        86949                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        68551                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        68551                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       155500                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       155500                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       155500                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       155500                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.027637                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027637                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006287                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006287                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.018225                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018225                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.018225                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.018225                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 328830.278818                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 328830.278818                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 397242.993039                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 397242.993039                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 339234.611856                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 339234.611856                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 339234.611856                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 339234.611856                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          507                       # number of writebacks
system.cpu7.dcache.writebacks::total              507                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1447                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1447                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          381                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          381                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1828                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1828                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1828                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1828                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          956                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          956                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1006                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    286720524                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    286720524                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     20384076                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     20384076                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    307104600                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    307104600                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    307104600                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    307104600                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010995                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010995                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000729                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000729                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006469                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006469                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006469                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006469                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 299916.866109                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 299916.866109                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 407681.520000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 407681.520000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 305272.962227                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 305272.962227                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 305272.962227                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 305272.962227                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
