{
    "name": "cva5",
    "folder": "cva5",
    "sim_files": [
        "test_benches/axi_mem_sim.sv",
        "test_benches/cva5_tb.sv",
        "test_benches/sim_mem.sv",
        "test_benches/sim_stats.sv",
        "test_benches/unit_test_benches/alu_unit_tb.sv",
        "test_benches/unit_test_benches/div_unit_tb.sv",
        "test_benches/unit_test_benches/mul_unit_tb.sv",
        "test_benches/verilator/cva5_sim.sv",
        "test_benches/verilator/AXI_DDR_simulation/axi_l2_test.sv"
    ],
    "files": [
        "examples/zedboard/scripts/design_1_wrapper.v",
        "core/cva5.sv",
        "core/decode_and_issue.sv",
        "core/fp_writeback.sv",
        "core/instruction_metadata_and_id_management.sv",
        "core/l1_arbiter.sv",
        "core/mmu.sv",
        "core/register_file.sv",
        "core/register_free_list.sv",
        "core/renamer.sv",
        "core/tlb_lut_ram.sv",
        "core/writeback.sv",
        "core/common_components/byte_en_bram.sv",
        "core/common_components/clz.sv",
        "core/common_components/cva5_fifo.sv",
        "core/common_components/cycler.sv",
        "core/common_components/dual_port_bram.sv",
        "core/common_components/lfsr.sv",
        "core/common_components/lutram_1w_1r.sv",
        "core/common_components/lutram_1w_mr.sv",
        "core/common_components/one_hot_to_integer.sv",
        "core/common_components/priority_encoder.sv",
        "core/common_components/set_clr_reg_with_rst.sv",
        "core/common_components/toggle_memory.sv",
        "core/common_components/toggle_memory_set.sv",
        "core/common_components/vendor_support/intel/intel_byte_enable_ram.sv",
        "core/common_components/vendor_support/xilinx/cva5_wrapper_xilinx.sv",
        "core/common_components/vendor_support/xilinx/xilinx_byte_enable_ram.sv",
        "core/execution_units/alu_unit.sv",
        "core/execution_units/barrel_shifter.sv",
        "core/execution_units/branch_comparator.sv",
        "core/execution_units/branch_unit.sv",
        "core/execution_units/csr_unit.sv",
        "core/execution_units/custom_unit.sv",
        "core/execution_units/div_core.sv",
        "core/execution_units/div_unit.sv",
        "core/execution_units/gc_unit.sv",
        "core/execution_units/mul_unit.sv",
        "core/execution_units/fp_unit/fp_add.sv",
        "core/execution_units/fp_unit/fp_div.sv",
        "core/execution_units/fp_unit/fp_div_sqrt_wrapper.sv",
        "core/execution_units/fp_unit/fp_madd_wrapper.sv",
        "core/execution_units/fp_unit/fp_mul.sv",
        "core/execution_units/fp_unit/fp_normalize_rounding_top.sv",
        "core/execution_units/fp_unit/fp_prenormalize.sv",
        "core/execution_units/fp_unit/fp_preprocessing.sv",
        "core/execution_units/fp_unit/fp_roundup.sv",
        "core/execution_units/fp_unit/fp_rs_preprocess.sv",
        "core/execution_units/fp_unit/fp_special_case_detection.sv",
        "core/execution_units/fp_unit/fp_sqrt.sv",
        "core/execution_units/fp_unit/fp_sqrt_core.sv",
        "core/execution_units/fp_unit/fp_sticky_tracking.sv",
        "core/execution_units/fp_unit/fp_wb2fp_misc.sv",
        "core/execution_units/fp_unit/fp_wb2int_misc.sv",
        "core/execution_units/fp_unit/fpu_top.sv",
        "core/execution_units/fp_unit/divider/carry_save_shift.sv",
        "core/execution_units/fp_unit/divider/fp_div_core.sv",
        "core/execution_units/fp_unit/divider/on_the_fly.sv",
        "core/execution_units/fp_unit/divider/q_lookup.sv",
        "core/execution_units/load_store_unit/addr_hash.sv",
        "core/execution_units/load_store_unit/amo_alu.sv",
        "core/execution_units/load_store_unit/dcache.sv",
        "core/execution_units/load_store_unit/dcache_tag_banks.sv",
        "core/execution_units/load_store_unit/load_store_queue.sv",
        "core/execution_units/load_store_unit/load_store_unit.sv",
        "core/execution_units/load_store_unit/store_queue.sv",
        "core/fetch_stage/branch_predictor.sv",
        "core/fetch_stage/fetch.sv",
        "core/fetch_stage/icache.sv",
        "core/fetch_stage/icache_tag_banks.sv",
        "core/fetch_stage/ras.sv",
        "core/memory_sub_units/avalon_master.sv",
        "core/memory_sub_units/axi_master.sv",
        "core/memory_sub_units/local_mem_sub_unit.sv",
        "core/memory_sub_units/wishbone_master.sv",
        "core/types_and_interfaces/csr_types.sv",
        "core/types_and_interfaces/cva5_config.sv",
        "core/types_and_interfaces/cva5_types.sv",
        "core/types_and_interfaces/external_interfaces.sv",
        "core/types_and_interfaces/fpu_types.sv",
        "core/types_and_interfaces/internal_interfaces.sv",
        "core/types_and_interfaces/opcodes.sv",
        "core/types_and_interfaces/riscv_types.sv",
        "debug_module/debug_cfg_types.sv",
        "debug_module/debug_interfaces.sv",
        "debug_module/debug_module.sv",
        "debug_module/jtag_module.sv",
        "debug_module/jtag_register.sv",
        "debug_module/jtag_registers.sv",
        "examples/litex/l1_to_wishbone.sv",
        "examples/litex/litex_wrapper.sv",
        "examples/nexys/l1_to_axi.sv",
        "examples/nexys/nexys_config.sv",
        "examples/nexys/nexys_sim.sv",
        "examples/nexys/nexys_wrapper.sv",
        "examples/zedboard/cva5_wrapper.sv",
        "formal/interfaces/axi4_basic_props.sv",
        "formal/models/cva5_fbm.sv",
        "formal/models/cva5_formal_wrapper.sv",
        "l2_arbiter/axi_to_arb.sv",
        "l2_arbiter/l2_arbiter.sv",
        "l2_arbiter/l2_config_and_types.sv",
        "l2_arbiter/l2_external_interfaces.sv",
        "l2_arbiter/l2_fifo.sv",
        "l2_arbiter/l2_interfaces.sv",
        "l2_arbiter/l2_reservation_logic.sv",
        "l2_arbiter/l2_round_robin.sv",
        "local_memory/local_mem.sv",
        "local_memory/local_memory_interface.sv"
    ],
    "include_dirs": [],
    "repository": "https://github.com/openhwgroup/cva5",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "design_1_wrapper",
            "file": "examples/zedboard/scripts/design_1_wrapper.v"
        },
        {
            "module": "cva5",
            "file": "core/cva5.sv"
        },
        {
            "module": "decode_and_issue",
            "file": "core/decode_and_issue.sv"
        },
        {
            "module": "fp_writeback",
            "file": "core/fp_writeback.sv"
        },
        {
            "module": "instruction_metadata_and_id_management",
            "file": "core/instruction_metadata_and_id_management.sv"
        },
        {
            "module": "l1_arbiter",
            "file": "core/l1_arbiter.sv"
        },
        {
            "module": "mmu",
            "file": "core/mmu.sv"
        },
        {
            "module": "register_file",
            "file": "core/register_file.sv"
        },
        {
            "module": "register_free_list",
            "file": "core/register_free_list.sv"
        },
        {
            "module": "renamer",
            "file": "core/renamer.sv"
        },
        {
            "module": "tlb_lut_ram",
            "file": "core/tlb_lut_ram.sv"
        },
        {
            "module": "writeback",
            "file": "core/writeback.sv"
        },
        {
            "module": "byte_en_bram",
            "file": "core/common_components/byte_en_bram.sv"
        },
        {
            "module": "clz",
            "file": "core/common_components/clz.sv"
        },
        {
            "module": "cva5_fifo",
            "file": "core/common_components/cva5_fifo.sv"
        },
        {
            "module": "cycler",
            "file": "core/common_components/cycler.sv"
        },
        {
            "module": "dual_port_bram",
            "file": "core/common_components/dual_port_bram.sv"
        },
        {
            "module": "lfsr",
            "file": "core/common_components/lfsr.sv"
        },
        {
            "module": "lutram_1w_1r",
            "file": "core/common_components/lutram_1w_1r.sv"
        },
        {
            "module": "lutram_1w_mr",
            "file": "core/common_components/lutram_1w_mr.sv"
        },
        {
            "module": "requires",
            "file": "core/common_components/one_hot_to_integer.sv"
        },
        {
            "module": "one_hot_to_integer",
            "file": "core/common_components/one_hot_to_integer.sv"
        },
        {
            "module": "priority_encoder",
            "file": "core/common_components/priority_encoder.sv"
        },
        {
            "module": "set_clr_reg_with_rst",
            "file": "core/common_components/set_clr_reg_with_rst.sv"
        },
        {
            "module": "toggle_memory",
            "file": "core/common_components/toggle_memory.sv"
        },
        {
            "module": "toggle_memory_set",
            "file": "core/common_components/toggle_memory_set.sv"
        },
        {
            "module": "intel_byte_enable_ram",
            "file": "core/common_components/vendor_support/intel/intel_byte_enable_ram.sv"
        },
        {
            "module": "cva5_wrapper_xilinx",
            "file": "core/common_components/vendor_support/xilinx/cva5_wrapper_xilinx.sv"
        },
        {
            "module": "xilinx_byte_enable_ram",
            "file": "core/common_components/vendor_support/xilinx/xilinx_byte_enable_ram.sv"
        },
        {
            "module": "alu_unit",
            "file": "core/execution_units/alu_unit.sv"
        },
        {
            "module": "barrel_shifter",
            "file": "core/execution_units/barrel_shifter.sv"
        },
        {
            "module": "branch_comparator",
            "file": "core/execution_units/branch_comparator.sv"
        },
        {
            "module": "branch_unit",
            "file": "core/execution_units/branch_unit.sv"
        },
        {
            "module": "csr_unit",
            "file": "core/execution_units/csr_unit.sv"
        },
        {
            "module": "custom_unit",
            "file": "core/execution_units/custom_unit.sv"
        },
        {
            "module": "div_core",
            "file": "core/execution_units/div_core.sv"
        },
        {
            "module": "div_unit",
            "file": "core/execution_units/div_unit.sv"
        },
        {
            "module": "gc_unit",
            "file": "core/execution_units/gc_unit.sv"
        },
        {
            "module": "mul_unit",
            "file": "core/execution_units/mul_unit.sv"
        },
        {
            "module": "fp_add",
            "file": "core/execution_units/fp_unit/fp_add.sv"
        },
        {
            "module": "fp_div",
            "file": "core/execution_units/fp_unit/fp_div.sv"
        },
        {
            "module": "fp_div_sqrt_wrapper",
            "file": "core/execution_units/fp_unit/fp_div_sqrt_wrapper.sv"
        },
        {
            "module": "fp_madd_wrapper",
            "file": "core/execution_units/fp_unit/fp_madd_wrapper.sv"
        },
        {
            "module": "fp_mul",
            "file": "core/execution_units/fp_unit/fp_mul.sv"
        },
        {
            "module": "fp_normalize_rounding_top",
            "file": "core/execution_units/fp_unit/fp_normalize_rounding_top.sv"
        },
        {
            "module": "fp_prenormalize",
            "file": "core/execution_units/fp_unit/fp_prenormalize.sv"
        },
        {
            "module": "fp_preprocessing",
            "file": "core/execution_units/fp_unit/fp_preprocessing.sv"
        },
        {
            "module": "fp_roundup",
            "file": "core/execution_units/fp_unit/fp_roundup.sv"
        },
        {
            "module": "fp_rs_preprocess",
            "file": "core/execution_units/fp_unit/fp_rs_preprocess.sv"
        },
        {
            "module": "fp_special_case_detection",
            "file": "core/execution_units/fp_unit/fp_special_case_detection.sv"
        },
        {
            "module": "fp_sqrt",
            "file": "core/execution_units/fp_unit/fp_sqrt.sv"
        },
        {
            "module": "fp_sqrt_core",
            "file": "core/execution_units/fp_unit/fp_sqrt_core.sv"
        },
        {
            "module": "fp_sticky_tracking",
            "file": "core/execution_units/fp_unit/fp_sticky_tracking.sv"
        },
        {
            "module": "fp_wb2fp_misc",
            "file": "core/execution_units/fp_unit/fp_wb2fp_misc.sv"
        },
        {
            "module": "fp_wb2int_misc",
            "file": "core/execution_units/fp_unit/fp_wb2int_misc.sv"
        },
        {
            "module": "fpu_top",
            "file": "core/execution_units/fp_unit/fpu_top.sv"
        },
        {
            "module": "carry_save_shift",
            "file": "core/execution_units/fp_unit/divider/carry_save_shift.sv"
        },
        {
            "module": "fp_div_core",
            "file": "core/execution_units/fp_unit/divider/fp_div_core.sv"
        },
        {
            "module": "on_the_fly",
            "file": "core/execution_units/fp_unit/divider/on_the_fly.sv"
        },
        {
            "module": "q_lookup",
            "file": "core/execution_units/fp_unit/divider/q_lookup.sv"
        },
        {
            "module": "addr_hash",
            "file": "core/execution_units/load_store_unit/addr_hash.sv"
        },
        {
            "module": "amo_alu",
            "file": "core/execution_units/load_store_unit/amo_alu.sv"
        },
        {
            "module": "dcache",
            "file": "core/execution_units/load_store_unit/dcache.sv"
        },
        {
            "module": "dcache_tag_banks",
            "file": "core/execution_units/load_store_unit/dcache_tag_banks.sv"
        },
        {
            "module": "load_store_queue",
            "file": "core/execution_units/load_store_unit/load_store_queue.sv"
        },
        {
            "module": "load_store_unit",
            "file": "core/execution_units/load_store_unit/load_store_unit.sv"
        },
        {
            "module": "store_queue",
            "file": "core/execution_units/load_store_unit/store_queue.sv"
        },
        {
            "module": "branch_predictor",
            "file": "core/fetch_stage/branch_predictor.sv"
        },
        {
            "module": "fetch",
            "file": "core/fetch_stage/fetch.sv"
        },
        {
            "module": "icache",
            "file": "core/fetch_stage/icache.sv"
        },
        {
            "module": "itag_banks",
            "file": "core/fetch_stage/icache_tag_banks.sv"
        },
        {
            "module": "ras",
            "file": "core/fetch_stage/ras.sv"
        },
        {
            "module": "avalon_master",
            "file": "core/memory_sub_units/avalon_master.sv"
        },
        {
            "module": "axi_master",
            "file": "core/memory_sub_units/axi_master.sv"
        },
        {
            "module": "local_mem_sub_unit",
            "file": "core/memory_sub_units/local_mem_sub_unit.sv"
        },
        {
            "module": "wishbone_master",
            "file": "core/memory_sub_units/wishbone_master.sv"
        },
        {
            "module": "debug_module",
            "file": "debug_module/debug_module.sv"
        },
        {
            "module": "jtag_module",
            "file": "debug_module/jtag_module.sv"
        },
        {
            "module": "jtag_register",
            "file": "debug_module/jtag_register.sv"
        },
        {
            "module": "jtag_registers",
            "file": "debug_module/jtag_registers.sv"
        },
        {
            "module": "l1_to_wishbone",
            "file": "examples/litex/l1_to_wishbone.sv"
        },
        {
            "module": "litex_wrapper",
            "file": "examples/litex/litex_wrapper.sv"
        },
        {
            "module": "l1_to_axi",
            "file": "examples/nexys/l1_to_axi.sv"
        },
        {
            "module": "cva5_sim",
            "file": "examples/nexys/nexys_sim.sv"
        },
        {
            "module": "nexys_wrapper",
            "file": "examples/nexys/nexys_wrapper.sv"
        },
        {
            "module": "cva5_wrapper",
            "file": "examples/zedboard/cva5_wrapper.sv"
        },
        {
            "module": "axi4_basic_props",
            "file": "formal/interfaces/axi4_basic_props.sv"
        },
        {
            "module": "cva5_fbm",
            "file": "formal/models/cva5_fbm.sv"
        },
        {
            "module": "cva5_formal_wrapper",
            "file": "formal/models/cva5_formal_wrapper.sv"
        },
        {
            "module": "axi_to_arb",
            "file": "l2_arbiter/axi_to_arb.sv"
        },
        {
            "module": "l2_arbiter",
            "file": "l2_arbiter/l2_arbiter.sv"
        },
        {
            "module": "l2_fifo",
            "file": "l2_arbiter/l2_fifo.sv"
        },
        {
            "module": "l2_reservation_logic",
            "file": "l2_arbiter/l2_reservation_logic.sv"
        },
        {
            "module": "l2_round_robin",
            "file": "l2_arbiter/l2_round_robin.sv"
        },
        {
            "module": "local_mem",
            "file": "local_memory/local_mem.sv"
        },
        {
            "module": "axi_mem_sim",
            "file": "test_benches/axi_mem_sim.sv"
        },
        {
            "module": "cva5_tb",
            "file": "test_benches/cva5_tb.sv"
        },
        {
            "module": "sim_stats",
            "file": "test_benches/sim_stats.sv"
        },
        {
            "module": "alu_unit_tb",
            "file": "test_benches/unit_test_benches/alu_unit_tb.sv"
        },
        {
            "module": "div_unit_tb",
            "file": "test_benches/unit_test_benches/div_unit_tb.sv"
        },
        {
            "module": "mul_unit_tb",
            "file": "test_benches/unit_test_benches/mul_unit_tb.sv"
        },
        {
            "module": "cva5_sim",
            "file": "test_benches/verilator/cva5_sim.sv"
        },
        {
            "module": "axi_l2_test",
            "file": "test_benches/verilator/AXI_DDR_simulation/axi_l2_test.sv"
        }
    ],
    "module_graph": {
        "design_1_wrapper": [],
        "cva5": [
            "cva5_wrapper_xilinx",
            "litex_wrapper",
            "cva5_sim",
            "nexys_wrapper",
            "cva5_wrapper",
            "cva5_formal_wrapper",
            "cva5_tb",
            "cva5_sim"
        ],
        "decode_and_issue": [
            "cva5"
        ],
        "fp_writeback": [],
        "instruction_metadata_and_id_management": [
            "cva5"
        ],
        "l1_arbiter": [],
        "mmu": [
            "cva5",
            "cva5"
        ],
        "register_file": [
            "cva5",
            "cva5"
        ],
        "register_free_list": [
            "renamer"
        ],
        "renamer": [
            "cva5",
            "cva5"
        ],
        "tlb_lut_ram": [],
        "writeback": [],
        "byte_en_bram": [
            "cva5_wrapper",
            "local_mem"
        ],
        "clz": [
            "clz",
            "div_unit"
        ],
        "cva5_fifo": [
            "dcache",
            "load_store_queue",
            "fetch",
            "icache",
            "l1_to_wishbone",
            "l1_to_wishbone",
            "l1_to_axi",
            "l1_to_axi",
            "l2_arbiter",
            "l2_arbiter",
            "l2_arbiter",
            "l2_arbiter"
        ],
        "cycler": [
            "tlb_lut_ram",
            "branch_predictor"
        ],
        "dual_port_bram": [],
        "lfsr": [
            "renamer",
            "cva5_fifo",
            "cva5_fifo"
        ],
        "lutram_1w_1r": [
            "instruction_metadata_and_id_management",
            "instruction_metadata_and_id_management",
            "renamer",
            "cva5_fifo",
            "store_queue",
            "store_queue",
            "store_queue",
            "branch_predictor",
            "ras"
        ],
        "lutram_1w_mr": [
            "renamer"
        ],
        "requires": [],
        "one_hot_to_integer": [
            "decode_and_issue",
            "renamer",
            "dcache",
            "dcache",
            "load_store_unit",
            "fetch"
        ],
        "priority_encoder": [
            "csr_unit"
        ],
        "set_clr_reg_with_rst": [
            "branch_unit",
            "div_unit",
            "div_unit",
            "axi_master"
        ],
        "toggle_memory": [],
        "toggle_memory_set": [
            "register_file"
        ],
        "intel_byte_enable_ram": [
            "byte_en_bram"
        ],
        "cva5_wrapper_xilinx": [],
        "xilinx_byte_enable_ram": [],
        "alu_unit": [
            "cva5",
            "alu_unit_tb"
        ],
        "barrel_shifter": [],
        "branch_comparator": [
            "branch_unit"
        ],
        "branch_unit": [
            "cva5"
        ],
        "csr_unit": [],
        "custom_unit": [],
        "div_core": [],
        "div_unit": [
            "div_unit_tb"
        ],
        "gc_unit": [
            "cva5"
        ],
        "mul_unit": [
            "mul_unit_tb"
        ],
        "fp_add": [
            "fp_madd_wrapper"
        ],
        "fp_div": [
            "fp_div_sqrt_wrapper"
        ],
        "fp_div_sqrt_wrapper": [
            "fpu_top"
        ],
        "fp_madd_wrapper": [
            "fpu_top"
        ],
        "fp_mul": [
            "fp_madd_wrapper"
        ],
        "fp_normalize_rounding_top": [
            "fpu_top"
        ],
        "fp_prenormalize": [],
        "fp_preprocessing": [],
        "fp_roundup": [
            "fp_normalize_rounding_top"
        ],
        "fp_rs_preprocess": [
            "fp_preprocessing",
            "fp_preprocessing"
        ],
        "fp_special_case_detection": [
            "fp_rs_preprocess",
            "fp_rs_preprocess"
        ],
        "fp_sqrt": [
            "fp_div_sqrt_wrapper"
        ],
        "fp_sqrt_core": [
            "fp_sqrt"
        ],
        "fp_sticky_tracking": [
            "fp_normalize_rounding_top"
        ],
        "fp_wb2fp_misc": [
            "fpu_top"
        ],
        "fp_wb2int_misc": [
            "fpu_top"
        ],
        "fpu_top": [
            "cva5"
        ],
        "carry_save_shift": [],
        "fp_div_core": [
            "fp_div"
        ],
        "on_the_fly": [
            "fp_div_core"
        ],
        "q_lookup": [],
        "addr_hash": [
            "load_store_queue"
        ],
        "amo_alu": [],
        "dcache": [
            "load_store_unit"
        ],
        "dcache_tag_banks": [
            "dcache"
        ],
        "load_store_queue": [],
        "load_store_unit": [
            "cva5"
        ],
        "store_queue": [
            "load_store_queue"
        ],
        "branch_predictor": [
            "cva5"
        ],
        "fetch": [
            "cva5"
        ],
        "icache": [
            "fetch"
        ],
        "itag_banks": [],
        "ras": [
            "cva5"
        ],
        "avalon_master": [],
        "axi_master": [],
        "local_mem_sub_unit": [
            "load_store_unit",
            "fetch"
        ],
        "wishbone_master": [
            "fetch"
        ],
        "debug_module": [],
        "jtag_module": [],
        "jtag_register": [
            "jtag_register",
            "jtag_registers",
            "jtag_registers"
        ],
        "jtag_registers": [
            "jtag_module"
        ],
        "l1_to_wishbone": [],
        "litex_wrapper": [],
        "l1_to_axi": [
            "cva5_sim",
            "nexys_wrapper"
        ],
        "cva5_sim": [],
        "nexys_wrapper": [],
        "cva5_wrapper": [],
        "axi4_basic_props": [
            "cva5_fbm"
        ],
        "cva5_fbm": [
            "cva5_formal_wrapper"
        ],
        "cva5_formal_wrapper": [],
        "axi_to_arb": [
            "cva5_wrapper",
            "cva5_tb",
            "cva5_sim",
            "axi_l2_test"
        ],
        "l2_arbiter": [
            "cva5_tb",
            "cva5_sim",
            "axi_l2_test"
        ],
        "l2_fifo": [],
        "l2_reservation_logic": [
            "l2_arbiter"
        ],
        "l2_round_robin": [
            "l2_arbiter"
        ],
        "local_mem": [],
        "axi_mem_sim": [
            "cva5_tb"
        ],
        "cva5_tb": [],
        "sim_stats": [
            "cva5_sim",
            "cva5_sim"
        ],
        "alu_unit_tb": [],
        "div_unit_tb": [],
        "mul_unit_tb": [],
        "axi_l2_test": []
    },
    "module_graph_inverse": {
        "design_1_wrapper": [],
        "cva5": [
            "instruction_metadata_and_id_management",
            "fetch",
            "branch_predictor",
            "ras",
            "mmu",
            "renamer",
            "decode_and_issue",
            "register_file",
            "branch_unit",
            "alu_unit",
            "load_store_unit",
            "mmu",
            "gc_unit",
            "fpu_top",
            "register_file",
            "renamer"
        ],
        "decode_and_issue": [
            "one_hot_to_integer"
        ],
        "fp_writeback": [],
        "instruction_metadata_and_id_management": [
            "lutram_1w_1r",
            "lutram_1w_1r"
        ],
        "l1_arbiter": [],
        "mmu": [],
        "register_file": [
            "toggle_memory_set"
        ],
        "register_free_list": [],
        "renamer": [
            "lfsr",
            "register_free_list",
            "lutram_1w_1r",
            "one_hot_to_integer",
            "lutram_1w_mr"
        ],
        "tlb_lut_ram": [
            "cycler"
        ],
        "writeback": [],
        "byte_en_bram": [
            "intel_byte_enable_ram"
        ],
        "clz": [
            "clz"
        ],
        "cva5_fifo": [
            "lfsr",
            "lfsr",
            "lutram_1w_1r"
        ],
        "cycler": [],
        "dual_port_bram": [],
        "lfsr": [],
        "lutram_1w_1r": [],
        "lutram_1w_mr": [],
        "requires": [],
        "one_hot_to_integer": [],
        "priority_encoder": [],
        "set_clr_reg_with_rst": [],
        "toggle_memory": [],
        "toggle_memory_set": [],
        "intel_byte_enable_ram": [],
        "cva5_wrapper_xilinx": [
            "cva5"
        ],
        "xilinx_byte_enable_ram": [],
        "alu_unit": [],
        "barrel_shifter": [],
        "branch_comparator": [],
        "branch_unit": [
            "set_clr_reg_with_rst",
            "branch_comparator"
        ],
        "csr_unit": [
            "priority_encoder"
        ],
        "custom_unit": [],
        "div_core": [],
        "div_unit": [
            "set_clr_reg_with_rst",
            "clz",
            "set_clr_reg_with_rst"
        ],
        "gc_unit": [],
        "mul_unit": [],
        "fp_add": [],
        "fp_div": [
            "fp_div_core"
        ],
        "fp_div_sqrt_wrapper": [
            "fp_div",
            "fp_sqrt"
        ],
        "fp_madd_wrapper": [
            "fp_mul",
            "fp_add"
        ],
        "fp_mul": [],
        "fp_normalize_rounding_top": [
            "fp_sticky_tracking",
            "fp_roundup"
        ],
        "fp_prenormalize": [],
        "fp_preprocessing": [
            "fp_rs_preprocess",
            "fp_rs_preprocess"
        ],
        "fp_roundup": [],
        "fp_rs_preprocess": [
            "fp_special_case_detection",
            "fp_special_case_detection"
        ],
        "fp_special_case_detection": [],
        "fp_sqrt": [
            "fp_sqrt_core"
        ],
        "fp_sqrt_core": [],
        "fp_sticky_tracking": [],
        "fp_wb2fp_misc": [],
        "fp_wb2int_misc": [],
        "fpu_top": [
            "fp_madd_wrapper",
            "fp_div_sqrt_wrapper",
            "fp_wb2fp_misc",
            "fp_wb2int_misc",
            "fp_normalize_rounding_top"
        ],
        "carry_save_shift": [],
        "fp_div_core": [
            "on_the_fly"
        ],
        "on_the_fly": [],
        "q_lookup": [],
        "addr_hash": [],
        "amo_alu": [],
        "dcache": [
            "cva5_fifo",
            "dcache_tag_banks",
            "one_hot_to_integer",
            "one_hot_to_integer"
        ],
        "dcache_tag_banks": [],
        "load_store_queue": [
            "addr_hash",
            "cva5_fifo",
            "store_queue"
        ],
        "load_store_unit": [
            "one_hot_to_integer",
            "local_mem_sub_unit",
            "dcache"
        ],
        "store_queue": [
            "lutram_1w_1r",
            "lutram_1w_1r",
            "lutram_1w_1r"
        ],
        "branch_predictor": [
            "cycler",
            "lutram_1w_1r"
        ],
        "fetch": [
            "one_hot_to_integer",
            "cva5_fifo",
            "local_mem_sub_unit",
            "wishbone_master",
            "icache"
        ],
        "icache": [
            "cva5_fifo"
        ],
        "itag_banks": [],
        "ras": [
            "lutram_1w_1r"
        ],
        "avalon_master": [],
        "axi_master": [
            "set_clr_reg_with_rst"
        ],
        "local_mem_sub_unit": [],
        "wishbone_master": [],
        "debug_module": [],
        "jtag_module": [
            "jtag_registers"
        ],
        "jtag_register": [
            "jtag_register"
        ],
        "jtag_registers": [
            "jtag_register",
            "jtag_register"
        ],
        "l1_to_wishbone": [
            "cva5_fifo",
            "cva5_fifo"
        ],
        "litex_wrapper": [
            "cva5"
        ],
        "l1_to_axi": [
            "cva5_fifo",
            "cva5_fifo"
        ],
        "cva5_sim": [
            "l1_to_axi",
            "cva5",
            "sim_stats",
            "axi_to_arb",
            "l2_arbiter",
            "cva5",
            "sim_stats"
        ],
        "nexys_wrapper": [
            "l1_to_axi",
            "cva5"
        ],
        "cva5_wrapper": [
            "cva5",
            "axi_to_arb",
            "byte_en_bram"
        ],
        "axi4_basic_props": [],
        "cva5_fbm": [
            "axi4_basic_props"
        ],
        "cva5_formal_wrapper": [
            "cva5",
            "cva5_fbm"
        ],
        "axi_to_arb": [],
        "l2_arbiter": [
            "l2_round_robin",
            "cva5_fifo",
            "l2_reservation_logic",
            "cva5_fifo",
            "cva5_fifo",
            "cva5_fifo"
        ],
        "l2_fifo": [],
        "l2_reservation_logic": [],
        "l2_round_robin": [],
        "local_mem": [
            "byte_en_bram"
        ],
        "axi_mem_sim": [],
        "cva5_tb": [
            "cva5",
            "l2_arbiter",
            "axi_to_arb",
            "axi_mem_sim"
        ],
        "sim_stats": [],
        "alu_unit_tb": [
            "alu_unit"
        ],
        "div_unit_tb": [
            "div_unit"
        ],
        "mul_unit_tb": [
            "mul_unit"
        ],
        "axi_l2_test": [
            "axi_to_arb",
            "l2_arbiter"
        ]
    },
    "non_tb_files": [
        "examples/zedboard/scripts/design_1_wrapper.v",
        "core/cva5.sv",
        "core/decode_and_issue.sv",
        "core/fp_writeback.sv",
        "core/instruction_metadata_and_id_management.sv",
        "core/l1_arbiter.sv",
        "core/mmu.sv",
        "core/register_file.sv",
        "core/register_free_list.sv",
        "core/renamer.sv",
        "core/tlb_lut_ram.sv",
        "core/writeback.sv",
        "core/common_components/byte_en_bram.sv",
        "core/common_components/clz.sv",
        "core/common_components/cva5_fifo.sv",
        "core/common_components/cycler.sv",
        "core/common_components/dual_port_bram.sv",
        "core/common_components/lfsr.sv",
        "core/common_components/lutram_1w_1r.sv",
        "core/common_components/lutram_1w_mr.sv",
        "core/common_components/one_hot_to_integer.sv",
        "core/common_components/priority_encoder.sv",
        "core/common_components/set_clr_reg_with_rst.sv",
        "core/common_components/toggle_memory.sv",
        "core/common_components/toggle_memory_set.sv",
        "core/common_components/vendor_support/intel/intel_byte_enable_ram.sv",
        "core/common_components/vendor_support/xilinx/cva5_wrapper_xilinx.sv",
        "core/common_components/vendor_support/xilinx/xilinx_byte_enable_ram.sv",
        "core/execution_units/alu_unit.sv",
        "core/execution_units/barrel_shifter.sv",
        "core/execution_units/branch_comparator.sv",
        "core/execution_units/branch_unit.sv",
        "core/execution_units/csr_unit.sv",
        "core/execution_units/custom_unit.sv",
        "core/execution_units/div_core.sv",
        "core/execution_units/div_unit.sv",
        "core/execution_units/gc_unit.sv",
        "core/execution_units/mul_unit.sv",
        "core/execution_units/fp_unit/fp_add.sv",
        "core/execution_units/fp_unit/fp_div.sv",
        "core/execution_units/fp_unit/fp_div_sqrt_wrapper.sv",
        "core/execution_units/fp_unit/fp_madd_wrapper.sv",
        "core/execution_units/fp_unit/fp_mul.sv",
        "core/execution_units/fp_unit/fp_normalize_rounding_top.sv",
        "core/execution_units/fp_unit/fp_prenormalize.sv",
        "core/execution_units/fp_unit/fp_preprocessing.sv",
        "core/execution_units/fp_unit/fp_roundup.sv",
        "core/execution_units/fp_unit/fp_rs_preprocess.sv",
        "core/execution_units/fp_unit/fp_special_case_detection.sv",
        "core/execution_units/fp_unit/fp_sqrt.sv",
        "core/execution_units/fp_unit/fp_sqrt_core.sv",
        "core/execution_units/fp_unit/fp_sticky_tracking.sv",
        "core/execution_units/fp_unit/fp_wb2fp_misc.sv",
        "core/execution_units/fp_unit/fp_wb2int_misc.sv",
        "core/execution_units/fp_unit/fpu_top.sv",
        "core/execution_units/fp_unit/divider/carry_save_shift.sv",
        "core/execution_units/fp_unit/divider/fp_div_core.sv",
        "core/execution_units/fp_unit/divider/on_the_fly.sv",
        "core/execution_units/fp_unit/divider/q_lookup.sv",
        "core/execution_units/load_store_unit/addr_hash.sv",
        "core/execution_units/load_store_unit/amo_alu.sv",
        "core/execution_units/load_store_unit/dcache.sv",
        "core/execution_units/load_store_unit/dcache_tag_banks.sv",
        "core/execution_units/load_store_unit/load_store_queue.sv",
        "core/execution_units/load_store_unit/load_store_unit.sv",
        "core/execution_units/load_store_unit/store_queue.sv",
        "core/fetch_stage/branch_predictor.sv",
        "core/fetch_stage/fetch.sv",
        "core/fetch_stage/icache.sv",
        "core/fetch_stage/icache_tag_banks.sv",
        "core/fetch_stage/ras.sv",
        "core/memory_sub_units/avalon_master.sv",
        "core/memory_sub_units/axi_master.sv",
        "core/memory_sub_units/local_mem_sub_unit.sv",
        "core/memory_sub_units/wishbone_master.sv",
        "core/types_and_interfaces/csr_types.sv",
        "core/types_and_interfaces/cva5_config.sv",
        "core/types_and_interfaces/cva5_types.sv",
        "core/types_and_interfaces/external_interfaces.sv",
        "core/types_and_interfaces/fpu_types.sv",
        "core/types_and_interfaces/internal_interfaces.sv",
        "core/types_and_interfaces/opcodes.sv",
        "core/types_and_interfaces/riscv_types.sv",
        "debug_module/debug_cfg_types.sv",
        "debug_module/debug_interfaces.sv",
        "debug_module/debug_module.sv",
        "debug_module/jtag_module.sv",
        "debug_module/jtag_register.sv",
        "debug_module/jtag_registers.sv",
        "examples/litex/l1_to_wishbone.sv",
        "examples/litex/litex_wrapper.sv",
        "examples/nexys/l1_to_axi.sv",
        "examples/nexys/nexys_config.sv",
        "examples/nexys/nexys_sim.sv",
        "examples/nexys/nexys_wrapper.sv",
        "examples/zedboard/cva5_wrapper.sv",
        "formal/interfaces/axi4_basic_props.sv",
        "formal/models/cva5_fbm.sv",
        "formal/models/cva5_formal_wrapper.sv",
        "l2_arbiter/axi_to_arb.sv",
        "l2_arbiter/l2_arbiter.sv",
        "l2_arbiter/l2_config_and_types.sv",
        "l2_arbiter/l2_external_interfaces.sv",
        "l2_arbiter/l2_fifo.sv",
        "l2_arbiter/l2_interfaces.sv",
        "l2_arbiter/l2_reservation_logic.sv",
        "l2_arbiter/l2_round_robin.sv",
        "local_memory/local_mem.sv",
        "local_memory/local_memory_interface.sv"
    ]
}