NAME = lfsr_randgen
LEVEL = ..

# VERILOG_FILES = 
# VHDL_FILES = lfsr_randgen.vhd lfsr_pkg.vhd

include $(LEVEL)/Makefile.common


