<div id="pfe7" class="pf w0 h0" data-page-no="e7"><div class="pc pce7 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bge7.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">To reenter Normal Run mode, clear RUNM. The PMSTAT register is a read-only status</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">register that can be used to determine when the system has completed an exit to RUN</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">mode. When PMSTAT=RUN, the system is in run regulation and the MCU can run at</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">full speed in any clock mode. If a higher execution frequency is desired, poll the</div><div class="t m0 x9 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">PMSTAT register until it is set to RUN when returning from VLPR mode.</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">Any reset always causes an exit from VLPR and returns the device to RUN mode after</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0 ws0">the MCU exits its reset flow.</div><div class="t m0 x9 he y14a6 ff1 fs1 fc0 sc0 ls0 ws0">13.4.4<span class="_ _b"> </span>Wait modes</div><div class="t m0 x9 hf y14a7 ff3 fs5 fc0 sc0 ls0 ws0">This device contains two different wait modes:</div><div class="t m0 x33 hf y14a8 ff3 fs5 fc0 sc0 ls0 ws199">• Wait</div><div class="t m0 x33 hf y14a9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Very-Low Power Wait (VLPW)</div><div class="t m0 x9 h1b y14aa ff1 fsc fc0 sc0 ls0 ws0">13.4.4.1<span class="_ _b"> </span>WAIT mode</div><div class="t m0 x9 hf y56d ff3 fs5 fc0 sc0 ls0 ws0">WAIT mode is entered when the ARM core enters the Sleep-Now or Sleep-On-Exit</div><div class="t m0 x9 hf y14ab ff3 fs5 fc0 sc0 ls0 ws0">modes while SLEEDEEP is cleared. The ARM CPU enters a low-power state in which it</div><div class="t m0 x9 hf y14ac ff3 fs5 fc0 sc0 ls0 ws0">is not clocked, but peripherals continue to be clocked provided they are enabled. Clock</div><div class="t m0 x9 hf y14ad ff3 fs5 fc0 sc0 ls0 ws0">gating to the peripheral is enabled via the SIM..</div><div class="t m0 x9 hf ya3c ff3 fs5 fc0 sc0 ls0 ws0">When an interrupt request occurs, the CPU exits WAIT mode and resumes processing in</div><div class="t m0 x9 hf y14ae ff3 fs5 fc0 sc0 ls0 ws0">RUN mode, beginning with the stacking operations leading to the interrupt service</div><div class="t m0 x9 hf y14af ff3 fs5 fc0 sc0 ls0">routine.</div><div class="t m0 x9 hf y14b0 ff3 fs5 fc0 sc0 ls0 ws0">A system reset will cause an exit from WAIT mode, returning the device to normal RUN</div><div class="t m0 x9 hf y14b1 ff3 fs5 fc0 sc0 ls0">mode.</div><div class="t m0 x9 h1b y14b2 ff1 fsc fc0 sc0 ls0 ws0">13.4.4.2<span class="_ _b"> </span>Very-Low-Power Wait (VLPW) mode</div><div class="t m0 x9 hf ya42 ff3 fs5 fc0 sc0 ls0 ws0">VLPW is entered by the entering the Sleep-Now or Sleep-On-Exit mode while</div><div class="t m0 x9 hf y14b3 ff3 fs5 fc0 sc0 ls0 ws0">SLEEPDEEP is cleared and the MCU is in VLPR mode.</div><div class="t m0 x9 hf ya44 ff3 fs5 fc0 sc0 ls0 ws0">In VLPW, the on-chip voltage regulator remains in its stop regulation state. In this state,</div><div class="t m0 x9 hf y14b4 ff3 fs5 fc0 sc0 ls0 ws0">the regulator is designed to supply enough current to the MCU over a reduced frequency.</div><div class="t m0 x9 hf y14b5 ff3 fs5 fc0 sc0 ls0 ws0">To further reduce power in this mode, disable the clocks to unused modules by clearing</div><div class="t m0 x9 hf y14b6 ff3 fs5 fc0 sc0 ls0 ws0">the peripherals&apos; corresponding clock gating control bits in the SIM.</div><div class="t m0 x9 hf y14b7 ff3 fs5 fc0 sc0 ls0 ws0">VLPR mode restrictions also apply to VLPW.</div><div class="t m0 xa4 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 13 System Mode Controller (SMC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>231</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
