// Seed: 1314274948
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5
    , id_8,
    input wor id_6
);
  wire id_9 = (id_9);
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    output wand id_5,
    input tri id_6,
    input logic id_7,
    input tri0 id_8,
    output logic id_9,
    input uwire id_10,
    input supply1 id_11,
    output supply0 id_12,
    input wand id_13,
    input wire id_14
    , id_36, id_37,
    output tri id_15,
    input wire id_16,
    output supply1 id_17,
    input uwire id_18,
    input tri0 id_19,
    input tri0 id_20,
    input wor id_21,
    input supply0 id_22,
    input tri1 id_23,
    input supply0 id_24,
    output uwire id_25,
    output supply0 id_26,
    output logic id_27,
    input tri1 id_28,
    output supply0 id_29,
    input wor id_30,
    input wor id_31,
    input supply0 id_32,
    input wor id_33
    , id_38,
    input tri0 id_34
);
  always_ff @(1'b0 or negedge 1) id_27 <= id_7;
  initial begin : LABEL_0
    id_9 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_28,
      id_28,
      id_8,
      id_10,
      id_26,
      id_23
  );
  assign modCall_1.id_1 = 0;
endmodule
