#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep  4 11:39:17 2023
# Process ID: 22552
# Current directory: C:/Users/11731/Desktop/miniTerm/myPipeline/code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14288 C:\Users\11731\Desktop\miniTerm\myPipeline\code\pipeline.xpr
# Log file: C:/Users/11731/Desktop/miniTerm/myPipeline/code/vivado.log
# Journal file: C:/Users/11731/Desktop/miniTerm/myPipeline/code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/ZZZ/lab3/single_cycle/single_cycle.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2021/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 776.461 ; gain = 70.898
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:220]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_in was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/branch was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/dmem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/reg_we was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 861.332 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 861.332 ; gain = 36.859
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 861.332 ; gain = 38.672
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:255]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:255]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:255]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_in was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/branch was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/dmem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/reg_we was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 873.000 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:229]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_in was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/branch was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/dmem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/reg_we was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 875.371 ; gain = 2.371
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:229]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_in was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/branch was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/dmem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/reg_we was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 880.777 ; gain = 0.238
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:229]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_in was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/branch was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/dmem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/reg_we was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 885.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:229]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_in was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/branch was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/dmem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/reg_we was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 888.117 ; gain = 1.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:229]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_in was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/branch was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/dmem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/reg_we was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 905.223 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:266]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:266]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:231]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_in was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/pc_out was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/instr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/inst_id was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_ra2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_rd2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wa was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/opcode was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/funct7 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c1 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/c3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/alu_op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/branch was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/dmem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/_cu/reg_we was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 905.223 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/debug_pc_now}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/debug_reg3}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/debug_reg2}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/debug_reg1}} 
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:266]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:266]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:231]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_inst}} 
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/add.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/add.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/add.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 12:18:55 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:266]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:266]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:231]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/debug_pc_now was not found in the design.
WARNING: Simulation object /testbench/debug_reg3 was not found in the design.
WARNING: Simulation object /testbench/debug_reg2 was not found in the design.
WARNING: Simulation object /testbench/debug_reg1 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_pc_now}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_reg2}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_reg1}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_reg3}} 
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:267]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:267]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:232]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_imm}} 
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
00000000000000000000000000000001
00000000000000000000000000000010
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
ERROR: [VRFC 10-4982] syntax error near '.' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:48]
ERROR: [VRFC 10-2865] module 'pipeline_cycle' ignored due to previous errors [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:268]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:233]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:269]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:269]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:269]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:269]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:269]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:234]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_alu_res}} 
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:271]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:271]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:271]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:236]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1160.406 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_in1}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_in2}} 
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol if_id_rs1, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:273]
INFO: [VRFC 10-2458] undeclared symbol if_id_rs2, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:273]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'if_id_rs1' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:273]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'res' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v:238]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1160.406 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_RD1}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_RD2}} 
launch_runs synth_1 -jobs 8
[Mon Sep  4 14:11:20 2023] Launched data_ram_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/data_ram_synth_1/runme.log
[Mon Sep  4 14:11:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1838.391 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Sep  4 14:20:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Sep  4 14:21:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Sep  4 14:23:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Sep  4 14:30:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               115000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2065.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2065.879 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/WAR.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/WAR.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/WAR.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 14:50:52 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/WAR.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2065.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/WAR.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2065.879 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/WAR.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/WAR.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/WAR.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 14:56:47 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1

reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/WAR.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2065.879 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/ral.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/ral.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/ral.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 15:04:42 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/WAR.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2065.879 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/ral.coe}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/ral.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/ral.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/data_ram_synth_1

launch_runs -jobs 8 data_ram_synth_1
[Mon Sep  4 15:09:14 2023] Launched data_ram_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/data_ram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/WAR.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2065.879 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/ral2.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/ral2.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/ral2.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 15:13:51 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/WAR.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2065.879 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/jal.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/jal.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/jal.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 15:20:01 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/WAR.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2065.879 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Sep  4 15:35:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
set_property -dict [list CONFIG.coefficient_file {c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test.hex.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test.hex.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/led_test.hex.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 15:37:45 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Sep  4 15:37:51 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
[Mon Sep  4 15:37:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/add.coe}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/add.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/add.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/data_ram_synth_1

launch_runs -jobs 8 data_ram_synth_1
[Mon Sep  4 15:39:53 2023] Launched data_ram_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/data_ram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Sep  4 15:40:00 2023] Launched data_ram_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/data_ram_synth_1/runme.log
[Mon Sep  4 15:40:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/constrs_1/new/single_cycle.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/constrs_1/new/single_cycle.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Sep  4 15:44:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/WAR.coe] -no_script -reset -force -quiet
remove_files  c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/WAR.coe
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Sep  4 15:45:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Sep  4 15:46:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep  4 15:47:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/constrs_1/new/pipeline_cycle.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep  4 15:49:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
[Mon Sep  4 15:49:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2509.895 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/pipeline_cycle.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/pipeline_cycle.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw_manager
set_property -dict [list CONFIG.coefficient_file {c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_lui.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_lui.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/led_lui.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 16:18:58 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Sep  4 16:20:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <dist_mem_gen_v8_0_13> not found while processing module instance <inst> [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
ERROR: [VRFC 10-4982] syntax error near '.' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:46]
ERROR: [VRFC 10-2865] module 'pipeline_cycle' ignored due to previous errors [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_inst was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_pc_now was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_imm was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_alu_res was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_in1 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_in2 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_RD1 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_RD2 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2902.984 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_reg1}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/u_pipeline_cycle/debug_reg2}} 
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Sep  4 16:25:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Sep  4 16:26:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
set_property -dict [list CONFIG.coefficient_file {c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test.hex.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test.hex.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/led_test.hex.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 16:28:17 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Sep  4 16:28:29 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
[Mon Sep  4 16:28:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Sep  4 16:29:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep  4 16:31:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2908.309 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/pipeline_cycle.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/pipeline_cycle.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_mini_test.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_mini_test.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/led_mini_test.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 16:39:21 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg2 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg1 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg3 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg1 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg2 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2908.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <dist_mem_gen_v8_0_13> not found while processing module instance <inst> [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2908.469 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test.hex.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test.hex.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/led_test.hex.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 16:46:19 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Sep  4 16:46:34 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
[Mon Sep  4 16:46:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Sep  4 16:47:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Sep  4 16:49:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Sep  4 16:50:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep  4 16:53:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/impl_1/pipeline_cycle.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3253.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 594 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 3932.777 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 3932.777 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3932.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 4084.059 ; gain = 1081.508
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4101.984 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               205000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4101.984 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 4101.984 ; gain = 0.000
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4101.984 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.u_pipeline_cycle.data_ram_4k.inst at time               205000 ns: 
Reading from out-of-range address. Max address in testbench.u_pipeline_cycle.data_ram_4k.inst is        1023
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4101.984 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 4101.984 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/ral.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/ral.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/ral.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 17:47:26 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4102.914 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 4102.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 4102.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4102.914 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4102.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 4102.914 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test2.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test2.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/led_test2.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 20:59:13 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2458] undeclared symbol debug_reg4, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:51]
INFO: [VRFC 10-2458] undeclared symbol debug_reg5, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:52]
INFO: [VRFC 10-2458] undeclared symbol debug_reg6, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:53]
INFO: [VRFC 10-2458] undeclared symbol debug_reg7, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'debug_reg4' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'debug_reg5' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'debug_reg6' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'debug_reg7' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:54]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4102.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4102.988 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 4102.988 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 4102.988 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
WARNING: Simulation object /testbench/u_pipeline_cycle/mycpu0/debug_reg1 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg2 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg3 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg4 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg5 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg7 was not found in the design.
WARNING: Simulation object /testbench/u_pipeline_cycle/debug_reg6 was not found in the design.
open_wave_config: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4102.988 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4102.988 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 4102.988 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test2.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test2.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/led_test2.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 21:14:07 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4104.176 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test2.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test2.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/led_test2.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1

launch_runs -jobs 8 inst_rom_synth_1
[Mon Sep  4 21:21:15 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4104.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado2021/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/add.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/ral2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/jal.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_lui.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/led_mini_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_exe_mem_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_exe_mem_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/forwarding_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/nop_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/myCPU/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cycle
INFO: [VRFC 10-2458] undeclared symbol ram_wen, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:54]
INFO: [VRFC 10-2458] undeclared symbol confreg_wen, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:96]
INFO: [VRFC 10-2458] undeclared symbol confreg_wdata, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:97]
INFO: [VRFC 10-2458] undeclared symbol confreg_addr, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:98]
INFO: [VRFC 10-2458] undeclared symbol confreg_rdata, assumed default net type wire [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'confreg_write_data' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'confreg_addr' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'confreg_read_data' [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/top.v:99]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/11731/Desktop/miniTerm/myPipeline/code/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4104.680 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test2.coe}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/coe/led_test2.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/coe/led_test2.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/data_ram_synth_1

launch_runs -jobs 8 data_ram_synth_1
[Mon Sep  4 21:33:15 2023] Launched data_ram_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/data_ram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: : "C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.sim/sim_1/behav/xsim/simulate.log"
set_property -dict [list CONFIG.coefficient_file {C:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/led_test2.coe}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/11731/Desktop/miniTerm/myPipeline/func_test/hex/led_test2.coe' provided. It will be converted relative to IP Instance files '../../../../../../func_test/hex/led_test2.coe'
generate_target all [get_files  C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
launch_runs -jobs 8 data_ram_synth_1
[Mon Sep  4 21:58:29 2023] Launched data_ram_synth_1...
Run output will be captured here: C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.runs/data_ram_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/data_ram/data_ram.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files -ipstatic_source_dir C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/modelsim} {questa=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/questa} {riviera=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/riviera} {activehdl=C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
