# fsm-button-sync
A VHDL and Verilog implementation of an FSM that makes an input synchronous. Input is high only for 1 clock cycle.
