$date
	Sat Sep 27 11:53:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dlatch_tb $end
$var wire 1 ! output_led2_q_0_2 $end
$var wire 1 " output_led1_q_0_1 $end
$var integer 32 # pass_count [31:0] $end
$var integer 32 $ test_count [31:0] $end
$scope module dut $end
$var wire 1 % nand_4 $end
$var wire 1 & nand_5 $end
$var wire 1 ' nand_6 $end
$var wire 1 ( nand_7 $end
$var wire 1 ) not_3 $end
$var wire 1 " output_led1_q_0_1 $end
$var wire 1 ! output_led2_q_0_2 $end
$upscope $end
$scope task test_latch_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
x(
1'
x&
1%
b0 $
b0 #
x"
x!
$end
#50000
b1 $
#150000
b10 $
b1 #
#250000
b11 $
b10 #
#350000
b11 #
